

================================================================
== Vitis HLS Report for 'pe'
================================================================
* Date:           Thu Oct 15 11:22:51 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        CONV_LAYER
* Solution:       SOTA (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 3.867 ns |   0.81 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       74|       74| 0.286 us | 0.286 us |   75|   75|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_3_VITIS_LOOP_27_1_VITIS_LOOP_30_2  |       72|       72|         7|          6|          1|    12|    yes   |
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1053|    -|
|FIFO                 |        -|     -|      594|      408|    -|
|Instance             |        -|     0|        0|       17|    -|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      891|    -|
|Register             |        -|     -|      353|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     0|      947|     2369|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+---+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-------------------+---------+----+---+----+-----+
    |mul_5ns_3ns_7_1_1_U1  |mul_5ns_3ns_7_1_1  |        0|   0|  0|  17|    0|
    +----------------------+-------------------+---------+----+---+----+-----+
    |Total                 |                   |        0|   0|  0|  17|    0|
    +----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |weight_registers_V_U  |weight_registers_V  |        1|  0|   0|    0|     9|    8|     1|           72|
    +----------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                    |        1|  0|   0|    0|     9|    8|     1|           72|
    +----------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +----------------------------+---------+----+----+-----+------+-----+---------+
    |            Name            | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------------+---------+----+----+-----+------+-----+---------+
    |inner_fifos_0_0_V_V_fifo_U  |        0|  99|   0|    -|     6|    8|       48|
    |inner_fifos_0_1_V_V_fifo_U  |        0|  99|   0|    -|     6|    8|       48|
    |inner_fifos_0_2_V_V_fifo_U  |        0|  99|   0|    -|     6|    8|       48|
    |inner_fifos_1_0_V_V_fifo_U  |        0|  99|   0|    -|     6|    8|       48|
    |inner_fifos_1_1_V_V_fifo_U  |        0|  99|   0|    -|     6|    8|       48|
    |inner_fifos_1_2_V_V_fifo_U  |        0|  99|   0|    -|     6|    8|       48|
    +----------------------------+---------+----+----+-----+------+-----+---------+
    |Total                       |        0| 594|   0|    0|    36|   48|      288|
    +----------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln125_fu_1626_p2                |     +    |   0|  0|  12|           1|           4|
    |add_ln216_10_fu_1378_p2             |     +    |   0|  0|  13|           6|           6|
    |add_ln216_11_fu_1388_p2             |     +    |   0|  0|  15|           1|           5|
    |add_ln216_12_fu_1419_p2             |     +    |   0|  0|  13|           6|           6|
    |add_ln216_13_fu_1429_p2             |     +    |   0|  0|  15|           2|           5|
    |add_ln216_14_fu_1460_p2             |     +    |   0|  0|  13|           6|           6|
    |add_ln216_15_fu_1668_p2             |     +    |   0|  0|  15|           1|           5|
    |add_ln216_16_fu_1699_p2             |     +    |   0|  0|  13|           6|           6|
    |add_ln216_17_fu_1710_p2             |     +    |   0|  0|  15|           2|           5|
    |add_ln216_18_fu_1741_p2             |     +    |   0|  0|  13|           6|           6|
    |add_ln216_19_fu_1771_p2             |     +    |   0|  0|  13|           6|           6|
    |add_ln216_1_fu_1028_p2              |     +    |   0|  0|  13|           6|           6|
    |add_ln216_2_fu_1039_p2              |     +    |   0|  0|  15|           2|           5|
    |add_ln216_3_fu_1071_p2              |     +    |   0|  0|  13|           6|           6|
    |add_ln216_4_fu_1313_p2              |     +    |   0|  0|  13|           6|           6|
    |add_ln216_5_fu_1165_p2              |     +    |   0|  0|  15|           2|           5|
    |add_ln216_6_fu_1197_p2              |     +    |   0|  0|  13|           6|           6|
    |add_ln216_7_fu_1233_p2              |     +    |   0|  0|  13|           6|           6|
    |add_ln216_8_fu_1318_p2              |     +    |   0|  0|  15|           1|           5|
    |add_ln216_9_fu_1349_p2              |     +    |   0|  0|  13|           6|           6|
    |add_ln216_fu_996_p2                 |     +    |   0|  0|  15|           1|           5|
    |add_ln25_1_fu_816_p2                |     +    |   0|  0|   9|           1|           2|
    |add_ln25_fu_796_p2                  |     +    |   0|  0|  12|           1|           4|
    |add_ln27_1_fu_1094_p2               |     +    |   0|  0|  12|           4|           1|
    |add_ln30_fu_1883_p2                 |     +    |   0|  0|   9|           2|           1|
    |add_ln38_fu_1483_p2                 |     +    |   0|  0|  12|           4|           1|
    |add_ln695_1_fu_1088_p2              |     +    |   0|  0|  12|           1|           4|
    |add_ln695_2_fu_1253_p2              |     +    |   0|  0|  12|           1|           4|
    |add_ln695_3_fu_1470_p2              |     +    |   0|  0|  12|           1|           4|
    |add_ln695_4_fu_1499_p2              |     +    |   0|  0|  12|           1|           4|
    |add_ln695_5_fu_1571_p2              |     +    |   0|  0|  12|           1|           4|
    |add_ln695_6_fu_1612_p2              |     +    |   0|  0|  12|           1|           4|
    |add_ln695_7_fu_1782_p2              |     +    |   0|  0|  12|           4|           1|
    |add_ln695_8_fu_1801_p2              |     +    |   0|  0|  12|           4|           1|
    |add_ln695_9_fu_1850_p2              |     +    |   0|  0|  12|           4|           1|
    |add_ln695_fu_1869_p2                |     +    |   0|  0|  12|           4|           1|
    |empty_16_fu_926_p2                  |     +    |   0|  0|  11|           2|           3|
    |grp_fu_753_p2                       |     +    |   0|  0|  12|           4|           2|
    |output_y_2_fu_868_p2                |     +    |   0|  0|   9|           1|           2|
    |empty_15_fu_1118_p2                 |     -    |   0|  0|  12|           4|           4|
    |sub_ln216_10_fu_1413_p2             |     -    |   0|  0|  13|           6|           6|
    |sub_ln216_11_fu_1454_p2             |     -    |   0|  0|  13|           6|           6|
    |sub_ln216_12_fu_1544_p2             |     -    |   0|  0|  15|           5|           5|
    |sub_ln216_13_fu_1693_p2             |     -    |   0|  0|  13|           6|           6|
    |sub_ln216_14_fu_1560_p2             |     -    |   0|  0|  15|           5|           5|
    |sub_ln216_15_fu_1735_p2             |     -    |   0|  0|  13|           6|           6|
    |sub_ln216_16_fu_1600_p2             |     -    |   0|  0|  15|           5|           5|
    |sub_ln216_17_fu_1765_p2             |     -    |   0|  0|  13|           6|           6|
    |sub_ln216_1_fu_1022_p2              |     -    |   0|  0|  13|           6|           6|
    |sub_ln216_2_fu_1065_p2              |     -    |   0|  0|  13|           6|           6|
    |sub_ln216_3_fu_1307_p2              |     -    |   0|  0|  13|           6|           6|
    |sub_ln216_4_fu_1159_p2              |     -    |   0|  0|  15|           5|           5|
    |sub_ln216_5_fu_1191_p2              |     -    |   0|  0|  13|           6|           6|
    |sub_ln216_6_fu_1227_p2              |     -    |   0|  0|  13|           6|           6|
    |sub_ln216_7_fu_1343_p2              |     -    |   0|  0|  13|           6|           6|
    |sub_ln216_8_fu_1283_p2              |     -    |   0|  0|  15|           5|           5|
    |sub_ln216_9_fu_1372_p2              |     -    |   0|  0|  13|           6|           6|
    |sub_ln216_fu_990_p2                 |     -    |   0|  0|  15|           5|           5|
    |and_ln25_fu_854_p2                  |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001           |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001           |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001           |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001           |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001           |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001           |    and   |   0|  0|   2|           1|           1|
    |ap_condition_1816                   |    and   |   0|  0|   2|           1|           1|
    |ap_condition_1820                   |    and   |   0|  0|   2|           1|           1|
    |ap_condition_1834                   |    and   |   0|  0|   2|           1|           1|
    |ap_condition_342                    |    and   |   0|  0|   2|           1|           1|
    |ap_condition_392                    |    and   |   0|  0|   2|           1|           1|
    |ap_condition_472                    |    and   |   0|  0|   2|           1|           1|
    |ap_condition_548                    |    and   |   0|  0|   2|           1|           1|
    |ap_condition_903                    |    and   |   0|  0|   2|           1|           1|
    |ap_condition_910                    |    and   |   0|  0|   2|           1|           1|
    |ap_condition_911                    |    and   |   0|  0|   2|           1|           1|
    |ap_condition_920                    |    and   |   0|  0|   2|           1|           1|
    |ap_condition_933                    |    and   |   0|  0|   2|           1|           1|
    |ap_condition_945                    |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op158_read_state3      |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op162_read_state3      |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op211_write_state3     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op310_write_state5     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op421_write_state7     |    and   |   0|  0|   2|           1|           1|
    |cmp50_fu_958_p2                     |   icmp   |   0|  0|   8|           2|           1|
    |cmp98_fu_964_p2                     |   icmp   |   0|  0|   9|           2|           3|
    |icmp_ln25_fu_790_p2                 |   icmp   |   0|  0|   9|           4|           4|
    |icmp_ln27_fu_802_p2                 |   icmp   |   0|  0|   9|           4|           3|
    |icmp_ln30_fu_848_p2                 |   icmp   |   0|  0|   8|           2|           2|
    |icmp_ln874_1_fu_1082_p2             |   icmp   |   0|  0|   9|           4|           2|
    |icmp_ln874_2_fu_1247_p2             |   icmp   |   0|  0|   9|           4|           2|
    |icmp_ln874_3_fu_1465_p2             |   icmp   |   0|  0|   9|           4|           2|
    |icmp_ln874_4_fu_1493_p2             |   icmp   |   0|  0|   9|           4|           2|
    |icmp_ln874_5_fu_1566_p2             |   icmp   |   0|  0|   9|           4|           2|
    |icmp_ln874_6_fu_1606_p2             |   icmp   |   0|  0|   9|           4|           2|
    |icmp_ln874_7_fu_1777_p2             |   icmp   |   0|  0|   9|           4|           2|
    |icmp_ln874_8_fu_1795_p2             |   icmp   |   0|  0|   9|           4|           2|
    |icmp_ln874_9_fu_1845_p2             |   icmp   |   0|  0|   9|           4|           2|
    |icmp_ln874_fu_1863_p2               |   icmp   |   0|  0|   9|           4|           2|
    |ap_block_state3_pp0_stage1_iter0    |    or    |   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage2_iter0    |    or    |   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage3_iter0    |    or    |   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage4_iter0    |    or    |   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage5_iter0    |    or    |   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter1    |    or    |   0|  0|   2|           1|           1|
    |conv_i302_145_fu_1659_p2            |    or    |   0|  0|   2|           2|           1|
    |empty_13_fu_784_p2                  |    or    |   0|  0|   2|           1|           1|
    |or_ln27_fu_874_p2                   |    or    |   0|  0|   2|           1|           1|
    |p_mid1_fu_900_p2                    |    or    |   0|  0|   2|           1|           1|
    |input_registers_0_3_V_1_fu_1641_p3  |  select  |   0|  0|   8|           1|           8|
    |input_registers_0_3_V_3_fu_1825_p3  |  select  |   0|  0|   8|           1|           8|
    |input_registers_1_3_V_1_fu_1648_p3  |  select  |   0|  0|   8|           1|           8|
    |input_registers_1_3_V_3_fu_1888_p3  |  select  |   0|  0|   8|           1|           8|
    |select_ln119_1_fu_1259_p3           |  select  |   0|  0|   4|           1|           1|
    |select_ln119_2_fu_1475_p3           |  select  |   0|  0|   4|           1|           1|
    |select_ln119_3_fu_1505_p3           |  select  |   0|  0|   4|           1|           1|
    |select_ln119_4_fu_1576_p3           |  select  |   0|  0|   4|           1|           1|
    |select_ln119_5_fu_1618_p3           |  select  |   0|  0|   4|           1|           1|
    |select_ln119_6_fu_1787_p3           |  select  |   0|  0|   4|           1|           1|
    |select_ln119_7_fu_1807_p3           |  select  |   0|  0|   4|           1|           1|
    |select_ln119_8_fu_1855_p3           |  select  |   0|  0|   4|           1|           1|
    |select_ln119_fu_1137_p3             |  select  |   0|  0|   4|           1|           1|
    |select_ln155_fu_1875_p3             |  select  |   0|  0|   4|           1|           1|
    |select_ln25_1_fu_826_p3             |  select  |   0|  0|   2|           1|           1|
    |select_ln25_2_fu_834_p3             |  select  |   0|  0|   2|           1|           1|
    |select_ln25_3_fu_860_p3             |  select  |   0|  0|   2|           1|           2|
    |select_ln25_fu_808_p3               |  select  |   0|  0|   2|           1|           1|
    |select_ln27_1_fu_888_p3             |  select  |   0|  0|   4|           1|           1|
    |select_ln27_2_fu_906_p3             |  select  |   0|  0|   2|           1|           1|
    |select_ln27_3_fu_914_p3             |  select  |   0|  0|   2|           1|           2|
    |select_ln27_4_fu_1100_p3            |  select  |   0|  0|   4|           1|           1|
    |select_ln27_fu_880_p3               |  select  |   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |   0|  0|   2|           1|           2|
    |xor_ln25_fu_842_p2                  |    xor   |   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|1053|         347|         391|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                         | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                             |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1                               |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten26_phi_fu_501_p4             |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_523_p4               |   9|          2|    4|          8|
    |ap_phi_mux_input_registers_0_1_V_2_phi_fu_698_p4      |   9|          2|    8|         16|
    |ap_phi_mux_input_registers_0_2_V_2_phi_fu_710_p4      |   9|          2|    8|         16|
    |ap_phi_mux_input_registers_1_2_V_2_phi_fu_744_p4      |  15|          3|    8|         24|
    |ap_phi_mux_kernel_y_phi_fu_545_p4                     |   9|          2|    2|          4|
    |ap_phi_mux_output_x_phi_fu_512_p4                     |   9|          2|    2|          4|
    |ap_phi_mux_output_y_phi_fu_534_p4                     |   9|          2|    2|          4|
    |ap_phi_mux_p_lcssa611740_lcssa8311341_phi_fu_556_p4   |   9|          2|    4|          8|
    |ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_647  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_575    |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_659  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_587    |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_635  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_598    |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_670  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_611    |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_683  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_623    |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_storemerge_reg_563               |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_695  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_707  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_718  |  15|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_729  |  15|          3|    8|         24|
    |indvar_flatten26_reg_497                              |   9|          2|    4|          8|
    |indvar_flatten_reg_519                                |   9|          2|    4|          8|
    |inner_fifos_0_0_V_V_din                               |  21|          4|    8|         32|
    |inner_fifos_0_1_V_V_din                               |  21|          4|    8|         32|
    |inner_fifos_0_2_V_V_din                               |  21|          4|    8|         32|
    |inner_fifos_1_0_V_V_din                               |  21|          4|    8|         32|
    |inner_fifos_1_1_V_V_din                               |  21|          4|    8|         32|
    |inner_fifos_1_2_V_V_din                               |  15|          3|    8|         24|
    |input_buffers_Addr_A_orig                             |  38|          7|   32|        224|
    |input_buffers_Addr_B_orig                             |  38|          7|   32|        224|
    |kernel_y_reg_541                                      |   9|          2|    2|          4|
    |output_x_reg_508                                      |   9|          2|    2|          4|
    |output_y_reg_530                                      |   9|          2|    2|          4|
    |p_lcssa611740_lcssa8311341_reg_552                    |   9|          2|    4|          8|
    |pe_input_stream_V_0_blk_n                             |   9|          2|    1|          2|
    |pe_input_stream_V_0_din                               |  27|          5|    8|         40|
    |pe_input_stream_V_1_blk_n                             |   9|          2|    1|          2|
    |pe_input_stream_V_1_din                               |  21|          4|    8|         32|
    |pe_input_stream_V_2_blk_n                             |   9|          2|    1|          2|
    |pe_input_stream_V_2_din                               |  21|          4|    8|         32|
    |pe_input_stream_V_3_blk_n                             |   9|          2|    1|          2|
    |pe_input_stream_V_3_din                               |  21|          4|    8|         32|
    |pe_input_stream_V_4_blk_n                             |   9|          2|    1|          2|
    |pe_input_stream_V_4_din                               |  21|          4|    8|         32|
    |pe_input_stream_V_5_blk_n                             |   9|          2|    1|          2|
    |pe_input_stream_V_5_din                               |  21|          4|    8|         32|
    |pe_input_stream_V_6_blk_n                             |   9|          2|    1|          2|
    |pe_input_stream_V_6_din                               |  21|          4|    8|         32|
    |pe_input_stream_V_7_blk_n                             |   9|          2|    1|          2|
    |pe_input_stream_V_7_din                               |  21|          4|    8|         32|
    |pe_input_stream_V_8_blk_n                             |   9|          2|    1|          2|
    |pe_input_stream_V_8_din                               |  15|          3|    8|         24|
    |pe_weight_stream_V_blk_n                              |   9|          2|    1|          2|
    |pe_weight_stream_V_din                                |  15|          3|    8|         24|
    |reg_770                                               |   9|          2|    8|         16|
    |weight_registers_V_address0                           |  21|          4|    4|         16|
    |weight_registers_V_address1                           |  21|          4|    4|         16|
    |weight_stream_V_blk_n                                 |   9|          2|    1|          2|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                 | 891|        182|  401|       1409|
    +------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |add_ln216_14_reg_2172                                 |  5|   0|    6|          1|
    |add_ln216_18_reg_2289                                 |  5|   0|    6|          1|
    |add_ln216_19_reg_2294                                 |  5|   0|    6|          1|
    |add_ln216_4_reg_2132                                  |  5|   0|    6|          1|
    |add_ln216_9_reg_2157                                  |  5|   0|    6|          1|
    |add_ln25_reg_1976                                     |  4|   0|    4|          0|
    |add_ln30_reg_2340                                     |  2|   0|    2|          0|
    |add_ln695_1_reg_2051                                  |  4|   0|    4|          0|
    |ap_CS_fsm                                             |  8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0                               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                               |  1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_647  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_575    |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_659  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_587    |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_635  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_598    |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_670  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_611    |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_683  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_623    |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_storemerge_reg_563               |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_695  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_707  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_718  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_729  |  8|   0|    8|          0|
    |cmp50_reg_2007                                        |  1|   0|    1|          0|
    |cmp98_reg_2015                                        |  1|   0|    1|          0|
    |empty_15_reg_2061                                     |  4|   0|    4|          0|
    |icmp_ln25_reg_1972                                    |  1|   0|    1|          0|
    |icmp_ln874_1_reg_2046                                 |  1|   0|    1|          0|
    |indvar_flatten26_reg_497                              |  4|   0|    4|          0|
    |indvar_flatten_reg_519                                |  4|   0|    4|          0|
    |input_registers_0_1_V_reg_575                         |  8|   0|    8|          0|
    |input_registers_0_2_V_reg_587                         |  8|   0|    8|          0|
    |input_registers_0_3_V_4_fu_138                        |  8|   0|    8|          0|
    |input_registers_1_0_V_3_fu_142                        |  8|   0|    8|          0|
    |input_registers_1_2_V_reg_623                         |  8|   0|    8|          0|
    |input_registers_1_3_V_4_fu_146                        |  8|   0|    8|          0|
    |input_registers_2_0_V_fu_150                          |  8|   0|    8|          0|
    |input_registers_2_1_V_fu_154                          |  8|   0|    8|          0|
    |input_registers_2_2_V_1_reg_2210                      |  8|   0|    8|          0|
    |kernel_y_reg_541                                      |  2|   0|    2|          0|
    |mul1_reg_2002                                         |  1|   0|    2|          1|
    |output_x_reg_508                                      |  2|   0|    2|          0|
    |output_y_reg_530                                      |  2|   0|    2|          0|
    |p_cast_reg_2068                                       |  4|   0|   64|         60|
    |p_lcssa611740_lcssa8311341_reg_552                    |  4|   0|    4|          0|
    |reg_764                                               |  8|   0|    8|          0|
    |reg_770                                               |  8|   0|    8|          0|
    |select_ln119_1_reg_2118                               |  4|   0|    4|          0|
    |select_ln119_2_reg_2177                               |  4|   0|    4|          0|
    |select_ln119_3_reg_2188                               |  4|   0|    4|          0|
    |select_ln119_5_reg_2238                               |  4|   0|    4|          0|
    |select_ln119_7_reg_2299                               |  4|   0|    4|          0|
    |select_ln155_reg_2335                                 |  4|   0|    4|          0|
    |select_ln25_3_reg_1981                                |  2|   0|    2|          0|
    |select_ln27_2_reg_1993                                |  1|   0|    1|          0|
    |select_ln27_3_reg_1997                                |  2|   0|    2|          0|
    |select_ln27_4_reg_2056                                |  4|   0|    4|          0|
    |select_ln27_reg_1986                                  |  2|   0|    2|          0|
    |sub_ln216_12_reg_2217                                 |  5|   0|    5|          0|
    |sub_ln216_14_reg_2222                                 |  5|   0|    5|          0|
    |sub_ln216_16_reg_2232                                 |  5|   0|    5|          0|
    |sub_ln216_4_reg_2098                                  |  5|   0|    5|          0|
    |sub_ln216_8_reg_2124                                  |  5|   0|    5|          0|
    |sub_ln216_reg_2030                                    |  5|   0|    5|          0|
    |trunc_ln216_14_reg_2195                               |  3|   0|    3|          0|
    |zext_ln216_reg_2019                                   |  1|   0|    6|          5|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 |353|   0|  424|         71|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |          pe         | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |          pe         | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |          pe         | return value |
|ap_done                     | out |    1| ap_ctrl_hs |          pe         | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |          pe         | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |          pe         | return value |
|input_buffers_Addr_A        | out |   32|    bram    |    input_buffers    |     array    |
|input_buffers_EN_A          | out |    1|    bram    |    input_buffers    |     array    |
|input_buffers_WEN_A         | out |    1|    bram    |    input_buffers    |     array    |
|input_buffers_Din_A         | out |    8|    bram    |    input_buffers    |     array    |
|input_buffers_Dout_A        |  in |    8|    bram    |    input_buffers    |     array    |
|input_buffers_Clk_A         | out |    1|    bram    |    input_buffers    |     array    |
|input_buffers_Rst_A         | out |    1|    bram    |    input_buffers    |     array    |
|input_buffers_Addr_B        | out |   32|    bram    |    input_buffers    |     array    |
|input_buffers_EN_B          | out |    1|    bram    |    input_buffers    |     array    |
|input_buffers_WEN_B         | out |    1|    bram    |    input_buffers    |     array    |
|input_buffers_Din_B         | out |    8|    bram    |    input_buffers    |     array    |
|input_buffers_Dout_B        |  in |    8|    bram    |    input_buffers    |     array    |
|input_buffers_Clk_B         | out |    1|    bram    |    input_buffers    |     array    |
|input_buffers_Rst_B         | out |    1|    bram    |    input_buffers    |     array    |
|weight_stream_V_dout        |  in |    8|   ap_fifo  |   weight_stream_V   |    pointer   |
|weight_stream_V_empty_n     |  in |    1|   ap_fifo  |   weight_stream_V   |    pointer   |
|weight_stream_V_read        | out |    1|   ap_fifo  |   weight_stream_V   |    pointer   |
|pe_input_stream_V_0_din     | out |    8|   ap_fifo  | pe_input_stream_V_0 |    pointer   |
|pe_input_stream_V_0_full_n  |  in |    1|   ap_fifo  | pe_input_stream_V_0 |    pointer   |
|pe_input_stream_V_0_write   | out |    1|   ap_fifo  | pe_input_stream_V_0 |    pointer   |
|pe_input_stream_V_1_din     | out |    8|   ap_fifo  | pe_input_stream_V_1 |    pointer   |
|pe_input_stream_V_1_full_n  |  in |    1|   ap_fifo  | pe_input_stream_V_1 |    pointer   |
|pe_input_stream_V_1_write   | out |    1|   ap_fifo  | pe_input_stream_V_1 |    pointer   |
|pe_input_stream_V_2_din     | out |    8|   ap_fifo  | pe_input_stream_V_2 |    pointer   |
|pe_input_stream_V_2_full_n  |  in |    1|   ap_fifo  | pe_input_stream_V_2 |    pointer   |
|pe_input_stream_V_2_write   | out |    1|   ap_fifo  | pe_input_stream_V_2 |    pointer   |
|pe_input_stream_V_3_din     | out |    8|   ap_fifo  | pe_input_stream_V_3 |    pointer   |
|pe_input_stream_V_3_full_n  |  in |    1|   ap_fifo  | pe_input_stream_V_3 |    pointer   |
|pe_input_stream_V_3_write   | out |    1|   ap_fifo  | pe_input_stream_V_3 |    pointer   |
|pe_input_stream_V_4_din     | out |    8|   ap_fifo  | pe_input_stream_V_4 |    pointer   |
|pe_input_stream_V_4_full_n  |  in |    1|   ap_fifo  | pe_input_stream_V_4 |    pointer   |
|pe_input_stream_V_4_write   | out |    1|   ap_fifo  | pe_input_stream_V_4 |    pointer   |
|pe_input_stream_V_5_din     | out |    8|   ap_fifo  | pe_input_stream_V_5 |    pointer   |
|pe_input_stream_V_5_full_n  |  in |    1|   ap_fifo  | pe_input_stream_V_5 |    pointer   |
|pe_input_stream_V_5_write   | out |    1|   ap_fifo  | pe_input_stream_V_5 |    pointer   |
|pe_input_stream_V_6_din     | out |    8|   ap_fifo  | pe_input_stream_V_6 |    pointer   |
|pe_input_stream_V_6_full_n  |  in |    1|   ap_fifo  | pe_input_stream_V_6 |    pointer   |
|pe_input_stream_V_6_write   | out |    1|   ap_fifo  | pe_input_stream_V_6 |    pointer   |
|pe_input_stream_V_7_din     | out |    8|   ap_fifo  | pe_input_stream_V_7 |    pointer   |
|pe_input_stream_V_7_full_n  |  in |    1|   ap_fifo  | pe_input_stream_V_7 |    pointer   |
|pe_input_stream_V_7_write   | out |    1|   ap_fifo  | pe_input_stream_V_7 |    pointer   |
|pe_input_stream_V_8_din     | out |    8|   ap_fifo  | pe_input_stream_V_8 |    pointer   |
|pe_input_stream_V_8_full_n  |  in |    1|   ap_fifo  | pe_input_stream_V_8 |    pointer   |
|pe_input_stream_V_8_write   | out |    1|   ap_fifo  | pe_input_stream_V_8 |    pointer   |
|pe_weight_stream_V_din      | out |    8|   ap_fifo  |  pe_weight_stream_V |    pointer   |
|pe_weight_stream_V_full_n   |  in |    1|   ap_fifo  |  pe_weight_stream_V |    pointer   |
|pe_weight_stream_V_write    | out |    1|   ap_fifo  |  pe_weight_stream_V |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_registers_0_3_V_4 = alloca i32"   --->   Operation 10 'alloca' 'input_registers_0_3_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_3 = alloca i32"   --->   Operation 11 'alloca' 'input_registers_1_0_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_registers_1_3_V_4 = alloca i32"   --->   Operation 12 'alloca' 'input_registers_1_3_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_registers_2_0_V = alloca i32"   --->   Operation 13 'alloca' 'input_registers_2_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_registers_2_1_V = alloca i32"   --->   Operation 14 'alloca' 'input_registers_2_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_8, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_7, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_6, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_8"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_7"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_6"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_5"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_4"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_3"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_2"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_1"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_0"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 33 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_buffers, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_buffers"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weight_stream_V, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weight_stream_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_weight_stream_V, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_weight_stream_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.59ns)   --->   "%weight_registers_V = alloca i64" [CONV_LAYER/buf2pe.cpp:17]   --->   Operation 40 'alloca' 'weight_registers_V' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%inner_fifos_0_0_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 41 'alloca' 'inner_fifos_0_0_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_0_NF_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_0_0_V_V, i8 %inner_fifos_0_0_V_V"   --->   Operation 42 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_0_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%inner_fifos_0_1_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 44 'alloca' 'inner_fifos_0_1_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_8 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_0_NF_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_0_1_V_V, i8 %inner_fifos_0_1_V_V"   --->   Operation 45 'specchannel' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_0_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%inner_fifos_0_2_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 47 'alloca' 'inner_fifos_0_2_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty_9 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_0_NF_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_0_2_V_V, i8 %inner_fifos_0_2_V_V"   --->   Operation 48 'specchannel' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_0_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%inner_fifos_1_0_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 50 'alloca' 'inner_fifos_1_0_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty_10 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_1_NF_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_1_0_V_V, i8 %inner_fifos_1_0_V_V"   --->   Operation 51 'specchannel' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_1_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%inner_fifos_1_1_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 53 'alloca' 'inner_fifos_1_1_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty_11 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_1_NF_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_1_1_V_V, i8 %inner_fifos_1_1_V_V"   --->   Operation 54 'specchannel' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_1_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%inner_fifos_1_2_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 56 'alloca' 'inner_fifos_1_2_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_12 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_1_NF_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_1_2_V_V, i8 %inner_fifos_1_2_V_V"   --->   Operation 57 'specchannel' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_1_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.60ns)   --->   "%br_ln25 = br void" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 59 'br' 'br_ln25' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 3.86>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten26 = phi i4, void %bb1493, i4 %add_ln25, void %bb1486.2.2.2" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 60 'phi' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%output_x = phi i2, void %bb1493, i2 %select_ln25_3, void %bb1486.2.2.2" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 61 'phi' 'output_x' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4, void %bb1493, i4 %select_ln27_4, void %bb1486.2.2.2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 62 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%output_y = phi i2, void %bb1493, i2 %select_ln27_3, void %bb1486.2.2.2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 63 'phi' 'output_y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_y = phi i2, void %bb1493, i2 %add_ln30, void %bb1486.2.2.2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 64 'phi' 'kernel_y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_lcssa611740_lcssa8311341 = phi i4, void %bb1493, i4 %select_ln155, void %bb1486.2.2.2" [CONV_LAYER/buf2pe.cpp:155]   --->   Operation 65 'phi' 'p_lcssa611740_lcssa8311341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i2 %output_x" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 66 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i2 %output_y" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 67 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.12ns)   --->   "%empty_13 = or i1 %trunc_ln27, i1 %trunc_ln25" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 68 'or' 'empty_13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.65ns)   --->   "%icmp_ln25 = icmp_eq  i4 %indvar_flatten26, i4" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 69 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.70ns)   --->   "%add_ln25 = add i4, i4 %indvar_flatten26" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 70 'add' 'add_ln25' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split11, void" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 71 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.65ns)   --->   "%icmp_ln27 = icmp_eq  i4 %indvar_flatten, i4" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 72 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.27ns)   --->   "%select_ln25 = select i1 %icmp_ln27, i2, i2 %output_y" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 73 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.43ns)   --->   "%add_ln25_1 = add i2, i2 %output_x" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 74 'add' 'add_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = trunc i2 %add_ln25_1" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 75 'trunc' 'trunc_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%select_ln25_1 = select i1 %icmp_ln27, i1 %trunc_ln25_1, i1 %trunc_ln25" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 76 'select' 'select_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_2)   --->   "%select_ln25_2 = select i1 %icmp_ln27, i1 %trunc_ln25_1, i1 %empty_13" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 77 'select' 'select_ln25_2' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln25)   --->   "%xor_ln25 = xor i1 %icmp_ln27, i1" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 78 'xor' 'xor_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.34ns)   --->   "%icmp_ln30 = icmp_eq  i2 %kernel_y, i2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 79 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln25 = and i1 %icmp_ln30, i1 %xor_ln25" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 80 'and' 'and_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.27ns)   --->   "%select_ln25_3 = select i1 %icmp_ln27, i2 %add_ln25_1, i2 %output_x" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 81 'select' 'select_ln25_3' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.43ns)   --->   "%output_y_2 = add i2, i2 %select_ln25" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 82 'add' 'output_y_2' <Predicate = (!icmp_ln25)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.12ns)   --->   "%or_ln27 = or i1 %and_ln25, i1 %icmp_ln27" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 83 'or' 'or_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.27ns)   --->   "%select_ln27 = select i1 %or_ln27, i2, i2 %kernel_y" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 84 'select' 'select_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.35ns)   --->   "%select_ln27_1 = select i1 %or_ln27, i4, i4 %p_lcssa611740_lcssa8311341" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 85 'select' 'select_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%trunc_ln27_1 = trunc i2 %output_y_2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 86 'trunc' 'trunc_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.27ns) (out node of the LUT)   --->   "%p_mid1 = or i1 %trunc_ln27_1, i1 %select_ln25_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 87 'or' 'p_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln27_2 = select i1 %and_ln25, i1 %p_mid1, i1 %select_ln25_2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 88 'select' 'select_ln27_2' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.27ns)   --->   "%select_ln27_3 = select i1 %and_ln25, i2 %output_y_2, i2 %select_ln25" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 89 'select' 'select_ln27_3' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%kernel_y_cast1 = zext i2 %select_ln27" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 90 'zext' 'kernel_y_cast1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.57ns)   --->   "%empty_16 = add i3, i3 %kernel_y_cast1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 91 'add' 'empty_16' <Predicate = (!icmp_ln25)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_cast40 = zext i3 %empty_16" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 92 'zext' 'p_cast40' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.91ns)   --->   "%mul = mul i7, i7 %p_cast40" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 93 'mul' 'mul' <Predicate = (!icmp_ln25)> <Delay = 0.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %mul, i32" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 94 'bitselect' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%mul1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp, i1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 95 'bitconcatenate' 'mul1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.34ns)   --->   "%cmp50 = icmp_eq  i2 %select_ln27, i2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 96 'icmp' 'cmp50' <Predicate = (!icmp_ln25)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.34ns)   --->   "%cmp98 = icmp_ne  i2 %select_ln27, i2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 97 'icmp' 'cmp98' <Predicate = (!icmp_ln25)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %select_ln27_2, void %bb1492.0, void %.split5._crit_edge.0" [CONV_LAYER/buf2pe.cpp:37]   --->   Operation 98 'br' 'br_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i2 %mul1"   --->   Operation 99 'zext' 'zext_ln216' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln216_1 = zext i4 %select_ln27_1"   --->   Operation 100 'zext' 'zext_ln216_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln216 = trunc i4 %select_ln27_1"   --->   Operation 101 'trunc' 'trunc_ln216' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln216, i2"   --->   Operation 102 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.70ns)   --->   "%sub_ln216 = sub i5 %shl_ln, i5 %zext_ln216_1"   --->   Operation 103 'sub' 'sub_ln216' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.60ns)   --->   "%br_ln71 = br i1 %cmp50, void %bb1491.0.0.0, void %bb1486.0.0.0" [CONV_LAYER/buf2pe.cpp:71]   --->   Operation 104 'br' 'br_ln71' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_2 : Operation 105 [1/1] (0.70ns)   --->   "%add_ln216 = add i5, i5 %sub_ln216"   --->   Operation 105 'add' 'add_ln216' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln216_1 = trunc i5 %add_ln216"   --->   Operation 106 'trunc' 'trunc_ln216_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln216_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_1, i3"   --->   Operation 107 'bitconcatenate' 'shl_ln216_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln216_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln216, i1"   --->   Operation 108 'bitconcatenate' 'shl_ln216_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_1 = sub i6 %shl_ln216_1, i6 %shl_ln216_2"   --->   Operation 109 'sub' 'sub_ln216_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 110 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_1 = add i6 %sub_ln216_1, i6 %zext_ln216"   --->   Operation 110 'add' 'add_ln216_1' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %cmp50, void %bb1491.0.0.1, void %bb1489.0.0.1" [CONV_LAYER/buf2pe.cpp:73]   --->   Operation 111 'br' 'br_ln73' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i6 %add_ln216_1"   --->   Operation 112 'zext' 'zext_ln538' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%input_buffers_addr = getelementptr i8 %input_buffers, i64, i64 %zext_ln538"   --->   Operation 113 'getelementptr' 'input_buffers_addr' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_2 : Operation 114 [2/2] (0.59ns)   --->   "%input_buffers_load = load i6 %input_buffers_addr"   --->   Operation 114 'load' 'input_buffers_load' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_2 : Operation 115 [1/1] (0.70ns)   --->   "%add_ln216_2 = add i5, i5 %sub_ln216"   --->   Operation 115 'add' 'add_ln216_2' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln216_2 = trunc i5 %add_ln216_2"   --->   Operation 116 'trunc' 'trunc_ln216_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln216_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_2, i3"   --->   Operation 117 'bitconcatenate' 'shl_ln216_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln216_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln216_2, i1"   --->   Operation 118 'bitconcatenate' 'shl_ln216_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_2 = sub i6 %shl_ln216_3, i6 %shl_ln216_4"   --->   Operation 119 'sub' 'sub_ln216_2' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 120 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_3 = add i6 %sub_ln216_2, i6 %zext_ln216"   --->   Operation 120 'add' 'add_ln216_3' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %cmp50, void %bb1491.0.0.2, void %bb1489.0.0.2" [CONV_LAYER/buf2pe.cpp:73]   --->   Operation 121 'br' 'br_ln73' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln538_1 = zext i6 %add_ln216_3"   --->   Operation 122 'zext' 'zext_ln538_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%input_buffers_addr_1 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_1"   --->   Operation 123 'getelementptr' 'input_buffers_addr_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (0.59ns)   --->   "%input_buffers_load_1 = load i6 %input_buffers_addr_1"   --->   Operation 124 'load' 'input_buffers_load_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_2 : Operation 125 [1/1] (0.65ns)   --->   "%icmp_ln874_1 = icmp_eq  i4 %select_ln27_1, i4"   --->   Operation 125 'icmp' 'icmp_ln874_1' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.70ns)   --->   "%add_ln695_1 = add i4, i4 %select_ln27_1"   --->   Operation 126 'add' 'add_ln695_1' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.60ns)   --->   "%br_ln71 = br i1 %cmp50, void %bb1491.0.1.0, void %._crit_edge11.0.1.0" [CONV_LAYER/buf2pe.cpp:71]   --->   Operation 127 'br' 'br_ln71' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.0.1.0, void %bb1487.0.1.0" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 128 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.0.1.1, void %bb1487.0.1.1" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 129 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.0.1.2_ifconv, void %bb1487.0.1.2" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 130 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.0.2.0, void %bb1487.0.2.0" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 131 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.0.2.1, void %bb1487.0.2.1" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 132 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.0.2.2, void %bb1487.0.2.2" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 133 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %select_ln27_2, void %bb1492.1, void %.split5._crit_edge.1" [CONV_LAYER/buf2pe.cpp:37]   --->   Operation 134 'br' 'br_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.1.1.0, void %bb1487.1.1.0" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 135 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.1.1.1, void %bb1487.1.1.1" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 136 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.1.1.2_ifconv, void %bb1487.1.1.2" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 137 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.1.2.1.critedge, void %bb1487.1.2.0" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 138 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.1.2.2, void %bb1487.1.2.2" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 139 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %select_ln27_2, void %bb1492.2, void %.split5._crit_edge.2" [CONV_LAYER/buf2pe.cpp:37]   --->   Operation 140 'br' 'br_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %cmp50, void %bb1491.2.0.0, void %bb1490.2.0.1.critedge" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 141 'br' 'br_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.2.1.0, void %bb1487.2.1.0" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 142 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.2.1.1, void %bb1487.2.1.1" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 143 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.2.1.2, void %bb1487.2.1.2" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 144 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.2.2.1.critedge, void %bb1487.2.2.0" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 145 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.2.2.2, void %bb1487.2.2.2" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 146 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.70ns)   --->   "%add_ln27_1 = add i4 %indvar_flatten, i4" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 147 'add' 'add_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.35ns)   --->   "%select_ln27_4 = select i1 %icmp_ln27, i4, i4 %add_ln27_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 148 'select' 'select_ln27_4' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_3_VITIS_LOOP_27_1_VITIS_LOOP_30_2_str"   --->   Operation 149 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 150 'speclooptripcount' 'empty_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_1_VITIS_LOOP_30_2_str"   --->   Operation 151 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i2 %select_ln27" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 152 'zext' 'zext_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 153 'specpipeline' 'specpipeline_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 154 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln27, i2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 155 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.70ns)   --->   "%empty_15 = sub i4 %p_shl, i4 %zext_ln30" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 156 'sub' 'empty_15' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_15" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 157 'zext' 'p_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (1.09ns)   --->   "%weight_stream_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %weight_stream_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 158 'read' 'weight_stream_V_read' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%weight_registers_V_addr = getelementptr i8 %weight_registers_V, i64, i64 %p_cast" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 159 'getelementptr' 'weight_registers_V_addr' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.59ns)   --->   "%store_ln182 = store i8 %weight_stream_V_read, i4 %weight_registers_V_addr"   --->   Operation 160 'store' 'store_ln182' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln38 = br void %.split5._crit_edge.0" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 161 'br' 'br_ln38' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (1.09ns)   --->   "%inner_fifos_0_0_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 162 'read' 'inner_fifos_0_0_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_3 : Operation 163 [1/1] (0.60ns)   --->   "%br_ln88 = br void %bb1486.0.0.0" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 163 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_3 : Operation 164 [1/1] (1.09ns)   --->   "%inner_fifos_0_1_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 164 'read' 'inner_fifos_0_1_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_3 : Operation 165 [1/1] (0.60ns)   --->   "%br_ln88 = br void %bb1486.0.0.1" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 165 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_3 : Operation 166 [1/2] (0.59ns)   --->   "%input_buffers_load = load i6 %input_buffers_addr"   --->   Operation 166 'load' 'input_buffers_load' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_3 : Operation 167 [1/1] (0.60ns)   --->   "%br_ln80 = br void %bb1486.0.0.1" [CONV_LAYER/buf2pe.cpp:80]   --->   Operation 167 'br' 'br_ln80' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_3_load = load i8 %input_registers_1_0_V_3" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 168 'load' 'input_registers_1_0_V_3_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_1, i8 %input_registers_1_0_V_3_load" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 169 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 170 [1/1] (1.09ns)   --->   "%inner_fifos_0_2_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 170 'read' 'inner_fifos_0_2_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_3 : Operation 171 [1/1] (0.60ns)   --->   "%br_ln88 = br void %bb1486.0.0.2_ifconv" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 171 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_3 : Operation 172 [1/2] (0.59ns)   --->   "%input_buffers_load_1 = load i6 %input_buffers_addr_1"   --->   Operation 172 'load' 'input_buffers_load_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_3 : Operation 173 [1/1] (0.60ns)   --->   "%br_ln80 = br void %bb1486.0.0.2_ifconv" [CONV_LAYER/buf2pe.cpp:80]   --->   Operation 173 'br' 'br_ln80' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%input_registers_2_0_V_load = load i8 %input_registers_2_0_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 174 'load' 'input_registers_2_0_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_2, i8 %input_registers_2_0_V_load" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 175 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 176 [1/1] (0.35ns)   --->   "%select_ln119 = select i1 %icmp_ln874_1, i4, i4 %add_ln695_1" [CONV_LAYER/buf2pe.cpp:119]   --->   Operation 176 'select' 'select_ln119' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln216_2 = zext i4 %select_ln119"   --->   Operation 177 'zext' 'zext_ln216_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln216_4 = trunc i4 %select_ln119"   --->   Operation 178 'trunc' 'trunc_ln216_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln216_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln216_4, i2"   --->   Operation 179 'bitconcatenate' 'shl_ln216_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.70ns)   --->   "%sub_ln216_4 = sub i5 %shl_ln216_7, i5 %zext_ln216_2"   --->   Operation 180 'sub' 'sub_ln216_4' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (1.09ns)   --->   "%inner_fifos_1_0_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 181 'read' 'inner_fifos_1_0_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_3 : Operation 182 [1/1] (0.60ns)   --->   "%br_ln88 = br void %._crit_edge11.0.1.0" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 182 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_3 : Operation 183 [1/1] (0.70ns)   --->   "%add_ln216_5 = add i5, i5 %sub_ln216_4"   --->   Operation 183 'add' 'add_ln216_5' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln216_5 = trunc i5 %add_ln216_5"   --->   Operation 184 'trunc' 'trunc_ln216_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln216_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_5, i3"   --->   Operation 185 'bitconcatenate' 'shl_ln216_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln216_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln216_5, i1"   --->   Operation 186 'bitconcatenate' 'shl_ln216_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_5 = sub i6 %shl_ln216_8, i6 %shl_ln216_9"   --->   Operation 187 'sub' 'sub_ln216_5' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 188 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_6 = add i6 %sub_ln216_5, i6 %zext_ln216"   --->   Operation 188 'add' 'add_ln216_6' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %cmp50, void %bb1491.0.1.1, void %bb1489.0.1.1" [CONV_LAYER/buf2pe.cpp:73]   --->   Operation 189 'br' 'br_ln73' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln538_3 = zext i6 %add_ln216_6"   --->   Operation 190 'zext' 'zext_ln538_3' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%input_buffers_addr_3 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_3"   --->   Operation 191 'getelementptr' 'input_buffers_addr_3' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_3 : Operation 192 [2/2] (0.59ns)   --->   "%input_buffers_load_3 = load i6 %input_buffers_addr_3"   --->   Operation 192 'load' 'input_buffers_load_3' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln216_6 = trunc i5 %sub_ln216_4"   --->   Operation 193 'trunc' 'trunc_ln216_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln216_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_6, i3"   --->   Operation 194 'bitconcatenate' 'shl_ln216_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln216_10 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %sub_ln216_4, i1"   --->   Operation 195 'bitconcatenate' 'shl_ln216_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_6 = sub i6 %shl_ln216_s, i6 %shl_ln216_10"   --->   Operation 196 'sub' 'sub_ln216_6' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 197 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_7 = add i6 %sub_ln216_6, i6 %zext_ln216"   --->   Operation 197 'add' 'add_ln216_7' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %cmp50, void %bb1491.0.1.2, void %bb1489.0.1.2" [CONV_LAYER/buf2pe.cpp:73]   --->   Operation 198 'br' 'br_ln73' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln538_4 = zext i6 %add_ln216_7"   --->   Operation 199 'zext' 'zext_ln538_4' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%input_buffers_addr_4 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_4"   --->   Operation 200 'getelementptr' 'input_buffers_addr_4' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_3 : Operation 201 [2/2] (0.59ns)   --->   "%input_buffers_load_4 = load i6 %input_buffers_addr_4"   --->   Operation 201 'load' 'input_buffers_load_4' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%input_registers_2_1_V_load = load i8 %input_registers_2_1_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 202 'load' 'input_registers_2_1_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_5, i8 %input_registers_2_1_V_load" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 203 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 204 [1/1] (0.65ns)   --->   "%icmp_ln874_2 = icmp_eq  i4 %select_ln119, i4"   --->   Operation 204 'icmp' 'icmp_ln874_2' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.70ns)   --->   "%add_ln695_2 = add i4, i4 %select_ln119"   --->   Operation 205 'add' 'add_ln695_2' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.35ns)   --->   "%select_ln119_1 = select i1 %icmp_ln874_2, i4, i4 %add_ln695_2" [CONV_LAYER/buf2pe.cpp:119]   --->   Operation 206 'select' 'select_ln119_1' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln216_3 = zext i4 %select_ln119_1"   --->   Operation 207 'zext' 'zext_ln216_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln216_8 = trunc i4 %select_ln119_1"   --->   Operation 208 'trunc' 'trunc_ln216_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%shl_ln216_13 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln216_8, i2"   --->   Operation 209 'bitconcatenate' 'shl_ln216_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.70ns)   --->   "%sub_ln216_8 = sub i5 %shl_ln216_13, i5 %zext_ln216_3"   --->   Operation 210 'sub' 'sub_ln216_8' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8, i8 %inner_fifos_1_0_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 211 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.0.2.0" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 212 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.11>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%storemerge = phi i8 %inner_fifos_0_0_V_V_read, void %bb1491.0.0.0, i8, void %.split5._crit_edge.0" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 213 'phi' 'storemerge' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %storemerge" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 214 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%input_registers_0_1_V = phi i8 %input_buffers_load, void %bb1489.0.0.1, i8 %inner_fifos_0_1_V_V_read, void %bb1491.0.0.1"   --->   Operation 215 'phi' 'input_registers_0_1_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%input_registers_0_2_V = phi i8 %input_buffers_load_1, void %bb1489.0.0.2, i8 %inner_fifos_0_2_V_V_read, void %bb1491.0.0.2"   --->   Operation 216 'phi' 'input_registers_0_2_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln216_3 = trunc i5 %sub_ln216"   --->   Operation 217 'trunc' 'trunc_ln216_3' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%shl_ln216_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_3, i3"   --->   Operation 218 'bitconcatenate' 'shl_ln216_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%shl_ln216_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %sub_ln216, i1"   --->   Operation 219 'bitconcatenate' 'shl_ln216_6' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_3 = sub i6 %shl_ln216_5, i6 %shl_ln216_6"   --->   Operation 220 'sub' 'sub_ln216_3' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 221 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_4 = add i6 %sub_ln216_3, i6 %zext_ln216"   --->   Operation 221 'add' 'add_ln216_4' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%input_registers_1_0_V = phi i8 %inner_fifos_1_0_V_V_read, void %bb1491.0.1.0, i8, void %bb1486.0.0.2_ifconv" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 222 'phi' 'input_registers_1_0_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %input_registers_1_0_V, i8 %inner_fifos_0_0_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 223 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.0.1.0" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 224 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_3, i8 %input_registers_0_1_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 225 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 226 [1/1] (1.09ns)   --->   "%inner_fifos_1_1_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 226 'read' 'inner_fifos_1_1_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_4 : Operation 227 [1/1] (0.60ns)   --->   "%br_ln88 = br void %._crit_edge11.0.1.1" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 227 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_4 : Operation 228 [1/2] (0.59ns)   --->   "%input_buffers_load_3 = load i6 %input_buffers_addr_3"   --->   Operation 228 'load' 'input_buffers_load_3' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_4 : Operation 229 [1/1] (0.60ns)   --->   "%br_ln80 = br void %._crit_edge11.0.1.1" [CONV_LAYER/buf2pe.cpp:80]   --->   Operation 229 'br' 'br_ln80' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_4 : Operation 230 [1/1] (1.09ns)   --->   "%inner_fifos_1_2_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 230 'read' 'inner_fifos_1_2_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_4 : Operation 231 [1/1] (0.60ns)   --->   "%br_ln88 = br void %._crit_edge11.0.1.2" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 231 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_4 : Operation 232 [1/2] (0.59ns)   --->   "%input_buffers_load_4 = load i6 %input_buffers_addr_4"   --->   Operation 232 'load' 'input_buffers_load_4' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_4 : Operation 233 [1/1] (0.60ns)   --->   "%br_ln80 = br void %._crit_edge11.0.1.2" [CONV_LAYER/buf2pe.cpp:80]   --->   Operation 233 'br' 'br_ln80' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_4 : Operation 234 [1/1] (0.70ns)   --->   "%add_ln216_8 = add i5, i5 %sub_ln216_4"   --->   Operation 234 'add' 'add_ln216_8' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln216_7 = trunc i5 %add_ln216_8"   --->   Operation 235 'trunc' 'trunc_ln216_7' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln216_11 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_7, i3"   --->   Operation 236 'bitconcatenate' 'shl_ln216_11' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%shl_ln216_12 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln216_8, i1"   --->   Operation 237 'bitconcatenate' 'shl_ln216_12' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_7 = sub i6 %shl_ln216_11, i6 %shl_ln216_12"   --->   Operation 238 'sub' 'sub_ln216_7' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 239 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_9 = add i6 %sub_ln216_7, i6 %zext_ln216"   --->   Operation 239 'add' 'add_ln216_9' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 240 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 240 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln216_9 = trunc i5 %sub_ln216_8"   --->   Operation 241 'trunc' 'trunc_ln216_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln216_14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_9, i3"   --->   Operation 242 'bitconcatenate' 'shl_ln216_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%shl_ln216_15 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %sub_ln216_8, i1"   --->   Operation 243 'bitconcatenate' 'shl_ln216_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_9 = sub i6 %shl_ln216_14, i6 %shl_ln216_15"   --->   Operation 244 'sub' 'sub_ln216_9' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 245 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_10 = add i6 %sub_ln216_9, i6 %zext_ln216"   --->   Operation 245 'add' 'add_ln216_10' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln538_6 = zext i6 %add_ln216_10"   --->   Operation 246 'zext' 'zext_ln538_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%input_buffers_addr_6 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_6"   --->   Operation 247 'getelementptr' 'input_buffers_addr_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 248 [2/2] (0.59ns)   --->   "%input_registers_2_1_V_4 = load i6 %input_buffers_addr_6"   --->   Operation 248 'load' 'input_registers_2_1_V_4' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_4 : Operation 249 [1/1] (0.70ns)   --->   "%add_ln216_11 = add i5, i5 %sub_ln216_8"   --->   Operation 249 'add' 'add_ln216_11' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln216_10 = trunc i5 %add_ln216_11"   --->   Operation 250 'trunc' 'trunc_ln216_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln216_16 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_10, i3"   --->   Operation 251 'bitconcatenate' 'shl_ln216_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln216_17 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln216_11, i1"   --->   Operation 252 'bitconcatenate' 'shl_ln216_17' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_10 = sub i6 %shl_ln216_16, i6 %shl_ln216_17"   --->   Operation 253 'sub' 'sub_ln216_10' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 254 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_12 = add i6 %sub_ln216_10, i6 %zext_ln216"   --->   Operation 254 'add' 'add_ln216_12' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln538_7 = zext i6 %add_ln216_12"   --->   Operation 255 'zext' 'zext_ln538_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%input_buffers_addr_7 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_7"   --->   Operation 256 'getelementptr' 'input_buffers_addr_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 257 [2/2] (0.59ns)   --->   "%input_registers_2_2_V_1 = load i6 %input_buffers_addr_7"   --->   Operation 257 'load' 'input_registers_2_2_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_4 : Operation 258 [1/1] (0.70ns)   --->   "%add_ln216_13 = add i5, i5 %sub_ln216_8"   --->   Operation 258 'add' 'add_ln216_13' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln216_11 = trunc i5 %add_ln216_13"   --->   Operation 259 'trunc' 'trunc_ln216_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%shl_ln216_18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_11, i3"   --->   Operation 260 'bitconcatenate' 'shl_ln216_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%shl_ln216_19 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln216_13, i1"   --->   Operation 261 'bitconcatenate' 'shl_ln216_19' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_11 = sub i6 %shl_ln216_18, i6 %shl_ln216_19"   --->   Operation 262 'sub' 'sub_ln216_11' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 263 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_14 = add i6 %sub_ln216_11, i6 %zext_ln216"   --->   Operation 263 'add' 'add_ln216_14' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 264 [1/1] (0.65ns)   --->   "%icmp_ln874_3 = icmp_eq  i4 %select_ln119_1, i4"   --->   Operation 264 'icmp' 'icmp_ln874_3' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (0.70ns)   --->   "%add_ln695_3 = add i4, i4 %select_ln119_1"   --->   Operation 265 'add' 'add_ln695_3' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.35ns)   --->   "%select_ln119_2 = select i1 %icmp_ln874_3, i4, i4 %add_ln695_3" [CONV_LAYER/buf2pe.cpp:119]   --->   Operation 266 'select' 'select_ln119_2' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%weight_registers_V_addr_1 = getelementptr i8 %weight_registers_V, i64, i64 %p_cast" [CONV_LAYER/buf2pe.cpp:125]   --->   Operation 267 'getelementptr' 'weight_registers_V_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 268 [2/2] (0.59ns)   --->   "%weight_registers_V_load = load i4 %weight_registers_V_addr_1, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 268 'load' 'weight_registers_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 269 [1/1] (1.09ns)   --->   "%weight_stream_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %weight_stream_V, i8 %weight_stream_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 269 'read' 'weight_stream_V_read_1' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 270 [1/1] (0.70ns)   --->   "%add_ln38 = add i4 %empty_15, i4" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 270 'add' 'add_ln38' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i4 %add_ln38" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 271 'zext' 'zext_ln38' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%weight_registers_V_addr_3 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln38" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 272 'getelementptr' 'weight_registers_V_addr_3' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.59ns)   --->   "%store_ln182 = store i8 %weight_stream_V_read_1, i4 %weight_registers_V_addr_3"   --->   Operation 273 'store' 'store_ln182' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln38 = br void %.split5._crit_edge.1" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 274 'br' 'br_ln38' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_1, i8 %input_registers_1_0_V, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 275 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 276 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_2, i8, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 276 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 277 [1/1] (0.65ns)   --->   "%icmp_ln874_4 = icmp_eq  i4 %select_ln119_2, i4"   --->   Operation 277 'icmp' 'icmp_ln874_4' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [1/1] (0.70ns)   --->   "%add_ln695_4 = add i4, i4 %select_ln119_2"   --->   Operation 278 'add' 'add_ln695_4' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (0.35ns)   --->   "%select_ln119_3 = select i1 %icmp_ln874_4, i4, i4 %add_ln695_4" [CONV_LAYER/buf2pe.cpp:119]   --->   Operation 279 'select' 'select_ln119_3' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln216_14 = trunc i4 %select_ln119_3"   --->   Operation 280 'trunc' 'trunc_ln216_14' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.11>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln538_2 = zext i6 %add_ln216_4"   --->   Operation 281 'zext' 'zext_ln538_2' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%input_buffers_addr_2 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_2"   --->   Operation 282 'getelementptr' 'input_buffers_addr_2' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 283 [2/2] (0.59ns)   --->   "%input_registers_0_3_V = load i6 %input_buffers_addr_2"   --->   Operation 283 'load' 'input_registers_0_3_V' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%input_registers_1_1_V = phi i8 %input_buffers_load_3, void %bb1489.0.1.1, i8 %inner_fifos_1_1_V_V_read, void %bb1491.0.1.1"   --->   Operation 284 'phi' 'input_registers_1_1_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %input_registers_1_1_V, i8 %inner_fifos_0_1_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 285 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.0.1.1" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 286 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_4, i8 %input_registers_1_1_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 287 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%input_registers_1_2_V = phi i8 %input_buffers_load_4, void %bb1489.0.1.2, i8 %inner_fifos_1_2_V_V_read, void %bb1491.0.1.2"   --->   Operation 288 'phi' 'input_registers_1_2_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %input_registers_1_2_V, i8 %inner_fifos_0_2_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 289 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.0.1.2_ifconv" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 290 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln538_5 = zext i6 %add_ln216_9"   --->   Operation 291 'zext' 'zext_ln538_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%input_buffers_addr_5 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_5"   --->   Operation 292 'getelementptr' 'input_buffers_addr_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 293 [2/2] (0.59ns)   --->   "%input_registers_1_3_V = load i6 %input_buffers_addr_5"   --->   Operation 293 'load' 'input_registers_1_3_V' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_5 : Operation 294 [1/2] (0.59ns)   --->   "%input_registers_2_1_V_4 = load i6 %input_buffers_addr_6"   --->   Operation 294 'load' 'input_registers_2_1_V_4' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_5 : Operation 295 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %input_registers_2_1_V_4, i8 %inner_fifos_1_1_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 295 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.0.2.1" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 296 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_7, i8 %input_registers_1_2_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 297 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 298 [1/2] (0.59ns)   --->   "%input_registers_2_2_V_1 = load i6 %input_buffers_addr_7"   --->   Operation 298 'load' 'input_registers_2_2_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%store_ln107 = store i8 %input_registers_2_2_V_1, i8 %input_registers_2_0_V, i8 %input_registers_2_0_V_load" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 299 'store' 'store_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %input_registers_2_2_V_1, i8 %inner_fifos_1_2_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 300 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.0.2.2" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 301 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_8, i8 %input_registers_2_2_V_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 302 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 303 [1/2] (0.59ns)   --->   "%weight_registers_V_load = load i4 %weight_registers_V_addr_1, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 303 'load' 'weight_registers_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 304 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_weight_stream_V, i8 %weight_registers_V_load" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 304 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln216_5 = zext i4 %select_ln119_2"   --->   Operation 305 'zext' 'zext_ln216_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln216_12 = trunc i4 %select_ln119_2"   --->   Operation 306 'trunc' 'trunc_ln216_12' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%shl_ln216_20 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln216_12, i2"   --->   Operation 307 'bitconcatenate' 'shl_ln216_20' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.70ns)   --->   "%sub_ln216_12 = sub i5 %shl_ln216_20, i5 %zext_ln216_5"   --->   Operation 308 'sub' 'sub_ln216_12' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %cmp50, void %bb1491.1.0.0, void %bb1490.1.0.1.critedge" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 309 'br' 'br_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %input_registers_0_1_V, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 310 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 311 [1/1] (0.60ns)   --->   "%br_ln84 = br void %bb1486.1.0.1" [CONV_LAYER/buf2pe.cpp:84]   --->   Operation 311 'br' 'br_ln84' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln216_6 = zext i4 %select_ln119_3"   --->   Operation 312 'zext' 'zext_ln216_6' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln216_23 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln216_14, i2"   --->   Operation 313 'bitconcatenate' 'shl_ln216_23' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (0.70ns)   --->   "%sub_ln216_14 = sub i5 %shl_ln216_23, i5 %zext_ln216_6"   --->   Operation 314 'sub' 'sub_ln216_14' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (0.60ns)   --->   "%br_ln83 = br i1 %cmp50, void %bb1491.1.1.0, void %._crit_edge11.1.1.0" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 315 'br' 'br_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_5 : Operation 316 [1/1] (1.09ns)   --->   "%inner_fifos_1_0_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %inner_fifos_1_0_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 316 'read' 'inner_fifos_1_0_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_5 : Operation 317 [1/1] (0.60ns)   --->   "%br_ln88 = br void %._crit_edge11.1.1.0" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 317 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_5 : Operation 318 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_5, i8 %input_registers_2_1_V_4, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 318 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 319 [1/1] (0.65ns)   --->   "%icmp_ln874_5 = icmp_eq  i4 %select_ln119_3, i4"   --->   Operation 319 'icmp' 'icmp_ln874_5' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 320 [1/1] (0.70ns)   --->   "%add_ln695_5 = add i4, i4 %select_ln119_3"   --->   Operation 320 'add' 'add_ln695_5' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 321 [1/1] (0.35ns)   --->   "%select_ln119_4 = select i1 %icmp_ln874_5, i4, i4 %add_ln695_5" [CONV_LAYER/buf2pe.cpp:119]   --->   Operation 321 'select' 'select_ln119_4' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln216_7 = zext i4 %select_ln119_4"   --->   Operation 322 'zext' 'zext_ln216_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln216_16 = trunc i4 %select_ln119_4"   --->   Operation 323 'trunc' 'trunc_ln216_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%shl_ln216_26 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln216_16, i2"   --->   Operation 324 'bitconcatenate' 'shl_ln216_26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.70ns)   --->   "%sub_ln216_16 = sub i5 %shl_ln216_26, i5 %zext_ln216_7"   --->   Operation 325 'sub' 'sub_ln216_16' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 326 [1/1] (0.65ns)   --->   "%icmp_ln874_6 = icmp_eq  i4 %select_ln119_4, i4"   --->   Operation 326 'icmp' 'icmp_ln874_6' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 327 [1/1] (0.70ns)   --->   "%add_ln695_6 = add i4, i4 %select_ln119_4"   --->   Operation 327 'add' 'add_ln695_6' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 328 [1/1] (0.35ns)   --->   "%select_ln119_5 = select i1 %icmp_ln874_6, i4, i4 %add_ln695_6" [CONV_LAYER/buf2pe.cpp:119]   --->   Operation 328 'select' 'select_ln119_5' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.70ns)   --->   "%add_ln125 = add i4, i4 %empty_15" [CONV_LAYER/buf2pe.cpp:125]   --->   Operation 329 'add' 'add_ln125' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i4 %add_ln125" [CONV_LAYER/buf2pe.cpp:125]   --->   Operation 330 'zext' 'zext_ln125' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%weight_registers_V_addr_4 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln125" [CONV_LAYER/buf2pe.cpp:125]   --->   Operation 331 'getelementptr' 'weight_registers_V_addr_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 332 [2/2] (0.59ns)   --->   "%weight_registers_V_load_1 = load i4 %weight_registers_V_addr_4, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 332 'load' 'weight_registers_V_load_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 333 [1/1] (1.09ns)   --->   "%weight_stream_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %weight_stream_V, i8 %weight_stream_V_read, i8 %weight_stream_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 333 'read' 'weight_stream_V_read_2' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 334 [1/1] (0.70ns)   --->   "%add_ln38_1 = add i4 %empty_15, i4" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 334 'add' 'add_ln38_1' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i4 %add_ln38_1" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 335 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%weight_registers_V_addr_2 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln38_1" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 336 'getelementptr' 'weight_registers_V_addr_2' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_5 : Operation 337 [1/1] (0.59ns)   --->   "%store_ln182 = store i8 %weight_stream_V_read_2, i4 %weight_registers_V_addr_2"   --->   Operation 337 'store' 'store_ln182' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln38 = br void %.split5._crit_edge.2" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 338 'br' 'br_ln38' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_2, i8 %input_registers_2_1_V_4, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 339 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%input_registers_0_3_V_4_load = load i8 %input_registers_0_3_V_4"   --->   Operation 340 'load' 'input_registers_0_3_V_4_load' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.00>
ST_6 : Operation 341 [1/2] (0.59ns)   --->   "%input_registers_0_3_V = load i6 %input_buffers_addr_2"   --->   Operation 341 'load' 'input_registers_0_3_V' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_6 : Operation 342 [1/1] (0.30ns)   --->   "%input_registers_0_3_V_1 = select i1 %cmp50, i8 %input_registers_0_3_V, i8 %input_registers_0_3_V_4_load" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 342 'select' 'input_registers_0_3_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%input_registers_1_3_V_4_load = load i8 %input_registers_1_3_V_4"   --->   Operation 343 'load' 'input_registers_1_3_V_4_load' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.00>
ST_6 : Operation 344 [1/2] (0.59ns)   --->   "%input_registers_1_3_V = load i6 %input_buffers_addr_5"   --->   Operation 344 'load' 'input_registers_1_3_V' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_6 : Operation 345 [1/1] (0.30ns)   --->   "%input_registers_1_3_V_1 = select i1 %cmp50, i8 %input_registers_1_3_V, i8 %input_registers_1_3_V_4_load" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 345 'select' 'input_registers_1_3_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln538_8 = zext i6 %add_ln216_14"   --->   Operation 346 'zext' 'zext_ln538_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%input_buffers_addr_8 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_8"   --->   Operation 347 'getelementptr' 'input_buffers_addr_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 348 [2/2] (0.59ns)   --->   "%input_registers_2_3_V = load i6 %input_buffers_addr_8"   --->   Operation 348 'load' 'input_registers_2_3_V' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%conv_i302_145 = or i2 %mul1, i2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 349 'or' 'conv_i302_145' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln216_4 = zext i2 %conv_i302_145"   --->   Operation 350 'zext' 'zext_ln216_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (1.09ns)   --->   "%inner_fifos_0_0_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %inner_fifos_0_0_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 351 'read' 'inner_fifos_0_0_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 352 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %inner_fifos_0_0_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 352 'write' 'write_ln167' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_6 : Operation 353 [1/1] (1.09ns)   --->   "%inner_fifos_0_1_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %inner_fifos_0_1_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 353 'read' 'inner_fifos_0_1_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 354 [1/1] (0.60ns)   --->   "%br_ln88 = br void %bb1486.1.0.1" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 354 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_6 : Operation 355 [1/1] (0.60ns)   --->   "%br_ln83 = br i1 %cmp50, void %bb1491.1.0.2, void %bb1486.1.0.2_ifconv" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 355 'br' 'br_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_6 : Operation 356 [1/1] (1.09ns)   --->   "%inner_fifos_0_2_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %inner_fifos_0_2_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 356 'read' 'inner_fifos_0_2_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 357 [1/1] (0.60ns)   --->   "%br_ln88 = br void %bb1486.1.0.2_ifconv" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 357 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_6 : Operation 358 [1/1] (0.70ns)   --->   "%add_ln216_15 = add i5, i5 %sub_ln216_12"   --->   Operation 358 'add' 'add_ln216_15' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln216_13 = trunc i5 %add_ln216_15"   --->   Operation 359 'trunc' 'trunc_ln216_13' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%shl_ln216_21 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_13, i3"   --->   Operation 360 'bitconcatenate' 'shl_ln216_21' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%shl_ln216_22 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln216_15, i1"   --->   Operation 361 'bitconcatenate' 'shl_ln216_22' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_13 = sub i6 %shl_ln216_21, i6 %shl_ln216_22"   --->   Operation 362 'sub' 'sub_ln216_13' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 363 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_16 = add i6 %sub_ln216_13, i6 %zext_ln216_4"   --->   Operation 363 'add' 'add_ln216_16' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln538_9 = zext i6 %add_ln216_16"   --->   Operation 364 'zext' 'zext_ln538_9' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%input_buffers_addr_9 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_9"   --->   Operation 365 'getelementptr' 'input_buffers_addr_9' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_6 : Operation 366 [2/2] (0.59ns)   --->   "%input_registers_0_3_V_5 = load i6 %input_buffers_addr_9"   --->   Operation 366 'load' 'input_registers_0_3_V_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_1 = phi i8 %inner_fifos_1_0_V_V_read_1, void %bb1491.1.1.0, i8 %input_registers_1_1_V, void %bb1486.1.0.2_ifconv"   --->   Operation 367 'phi' 'input_registers_1_0_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %input_registers_1_0_V_1, i8 %inner_fifos_0_0_V_V_read, void %write_ln167, i8 %inner_fifos_0_0_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 368 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.1.1.0" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 369 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.60ns)   --->   "%br_ln83 = br i1 %cmp50, void %bb1491.1.1.1, void %._crit_edge11.1.1.1" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 370 'br' 'br_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_6 : Operation 371 [1/1] (1.09ns)   --->   "%inner_fifos_1_1_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %inner_fifos_1_1_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 371 'read' 'inner_fifos_1_1_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 372 [1/1] (0.60ns)   --->   "%br_ln88 = br void %._crit_edge11.1.1.1" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 372 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_6 : Operation 373 [1/1] (0.60ns)   --->   "%br_ln83 = br i1 %cmp50, void %bb1491.1.1.2, void %._crit_edge11.1.1.2" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 373 'br' 'br_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_6 : Operation 374 [1/1] (1.09ns)   --->   "%inner_fifos_1_2_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %inner_fifos_1_2_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 374 'read' 'inner_fifos_1_2_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 375 [1/1] (0.60ns)   --->   "%br_ln88 = br void %._crit_edge11.1.1.2" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 375 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_6 : Operation 376 [1/1] (0.70ns)   --->   "%add_ln216_17 = add i5, i5 %sub_ln216_14"   --->   Operation 376 'add' 'add_ln216_17' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln216_15 = trunc i5 %add_ln216_17"   --->   Operation 377 'trunc' 'trunc_ln216_15' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%shl_ln216_24 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_15, i3"   --->   Operation 378 'bitconcatenate' 'shl_ln216_24' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%shl_ln216_25 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln216_17, i1"   --->   Operation 379 'bitconcatenate' 'shl_ln216_25' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_15 = sub i6 %shl_ln216_24, i6 %shl_ln216_25"   --->   Operation 380 'sub' 'sub_ln216_15' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 381 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_18 = add i6 %sub_ln216_15, i6 %zext_ln216_4"   --->   Operation 381 'add' 'add_ln216_18' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 382 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %input_registers_2_1_V_4, i8 %inner_fifos_1_0_V_V_read, void %write_ln167, i8 %inner_fifos_1_0_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 382 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 383 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %input_registers_2_2_V_1, i8 %inner_fifos_1_1_V_V_read, void %write_ln167, i8 %inner_fifos_1_1_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 383 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln216_17 = trunc i5 %sub_ln216_16"   --->   Operation 384 'trunc' 'trunc_ln216_17' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%shl_ln216_27 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_17, i3"   --->   Operation 385 'bitconcatenate' 'shl_ln216_27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%shl_ln216_28 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %sub_ln216_16, i1"   --->   Operation 386 'bitconcatenate' 'shl_ln216_28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_17 = sub i6 %shl_ln216_27, i6 %shl_ln216_28"   --->   Operation 387 'sub' 'sub_ln216_17' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 388 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_19 = add i6 %sub_ln216_17, i6 %zext_ln216_4"   --->   Operation 388 'add' 'add_ln216_19' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 389 [1/2] (0.59ns)   --->   "%weight_registers_V_load_1 = load i4 %weight_registers_V_addr_4, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 389 'load' 'weight_registers_V_load_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 390 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_1, i8 %input_registers_1_0_V_1, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 390 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_6 : Operation 391 [1/1] (0.65ns)   --->   "%icmp_ln874_7 = icmp_eq  i4 %select_ln119_5, i4"   --->   Operation 391 'icmp' 'icmp_ln874_7' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 392 [1/1] (0.70ns)   --->   "%add_ln695_7 = add i4 %select_ln119_5, i4"   --->   Operation 392 'add' 'add_ln695_7' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 393 [1/1] (0.35ns)   --->   "%select_ln119_6 = select i1 %icmp_ln874_7, i4, i4 %add_ln695_7" [CONV_LAYER/buf2pe.cpp:119]   --->   Operation 393 'select' 'select_ln119_6' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 394 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_5, i8 %input_registers_2_2_V_1, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 394 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_6 : Operation 395 [1/1] (0.65ns)   --->   "%icmp_ln874_8 = icmp_eq  i4 %select_ln119_6, i4"   --->   Operation 395 'icmp' 'icmp_ln874_8' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 396 [1/1] (0.70ns)   --->   "%add_ln695_8 = add i4 %select_ln119_6, i4"   --->   Operation 396 'add' 'add_ln695_8' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 397 [1/1] (0.35ns)   --->   "%select_ln119_7 = select i1 %icmp_ln874_8, i4, i4 %add_ln695_8" [CONV_LAYER/buf2pe.cpp:119]   --->   Operation 397 'select' 'select_ln119_7' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 398 [1/1] (0.70ns)   --->   "%add_ln125_1 = add i4 %empty_15, i4" [CONV_LAYER/buf2pe.cpp:125]   --->   Operation 398 'add' 'add_ln125_1' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i4 %add_ln125_1" [CONV_LAYER/buf2pe.cpp:125]   --->   Operation 399 'zext' 'zext_ln125_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%weight_registers_V_addr_5 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln125_1" [CONV_LAYER/buf2pe.cpp:125]   --->   Operation 400 'getelementptr' 'weight_registers_V_addr_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 401 [2/2] (0.59ns)   --->   "%weight_registers_V_load_2 = load i4 %weight_registers_V_addr_5, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 401 'load' 'weight_registers_V_load_2' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 7 <SV = 6> <Delay = 2.11>
ST_7 : Operation 402 [1/2] (0.59ns)   --->   "%input_registers_2_3_V = load i6 %input_buffers_addr_8"   --->   Operation 402 'load' 'input_registers_2_3_V' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_7 : Operation 403 [1/1] (0.00ns)   --->   "%store_ln37 = store i8 %input_registers_2_3_V, i8 %input_registers_2_1_V, i8 %input_registers_2_1_V_load" [CONV_LAYER/buf2pe.cpp:37]   --->   Operation 403 'store' 'store_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 404 [1/1] (0.00ns)   --->   "%input_registers_0_1_V_1 = phi i8 %inner_fifos_0_1_V_V_read_1, void %bb1491.1.0.0, i8 %input_registers_0_2_V, void %bb1490.1.0.1.critedge"   --->   Operation 404 'phi' 'input_registers_0_1_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 405 [1/1] (0.00ns)   --->   "%input_registers_0_2_V_1 = phi i8 %inner_fifos_0_2_V_V_read_1, void %bb1491.1.0.2, i8 %input_registers_0_3_V_1, void %bb1486.1.0.1"   --->   Operation 405 'phi' 'input_registers_0_2_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 406 [1/1] (0.00ns)   --->   "%input_registers_0_3_V_4_load_1 = load i8 %input_registers_0_3_V_4"   --->   Operation 406 'load' 'input_registers_0_3_V_4_load_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.00>
ST_7 : Operation 407 [1/2] (0.59ns)   --->   "%input_registers_0_3_V_5 = load i6 %input_buffers_addr_9"   --->   Operation 407 'load' 'input_registers_0_3_V_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_7 : Operation 408 [1/1] (0.30ns)   --->   "%input_registers_0_3_V_3 = select i1 %cmp50, i8 %input_registers_0_3_V_5, i8 %input_registers_0_3_V_4_load_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 408 'select' 'input_registers_0_3_V_3' <Predicate = (!icmp_ln25)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 409 [1/1] (0.00ns)   --->   "%store_ln83 = store i8 %input_registers_0_3_V_3, i8 %input_registers_0_3_V_4, i8 %input_registers_0_3_V_4_load_1, i8 %input_registers_0_3_V_4_load" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 409 'store' 'store_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 410 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_3, i8 %input_registers_0_1_V_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 410 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 411 [1/1] (0.00ns)   --->   "%input_registers_1_1_V_1 = phi i8 %inner_fifos_1_1_V_V_read_1, void %bb1491.1.1.1, i8 %input_registers_1_2_V, void %bb1486.1.1.0"   --->   Operation 411 'phi' 'input_registers_1_1_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 412 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %input_registers_1_1_V_1, i8 %inner_fifos_0_1_V_V_read, void %write_ln167, i8 %inner_fifos_0_1_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 412 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_7 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.1.1.1" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 413 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>
ST_7 : Operation 414 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_4, i8 %input_registers_1_1_V_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 414 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 415 [1/1] (0.00ns)   --->   "%input_registers_1_2_V_1 = phi i8 %inner_fifos_1_2_V_V_read_1, void %bb1491.1.1.2, i8 %input_registers_1_3_V_1, void %bb1486.1.1.1"   --->   Operation 415 'phi' 'input_registers_1_2_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 416 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %input_registers_1_2_V_1, i8 %inner_fifos_0_2_V_V_read, void %write_ln167, i8 %inner_fifos_0_2_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 416 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_7 : Operation 417 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.1.1.2_ifconv" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 417 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>
ST_7 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln538_10 = zext i6 %add_ln216_18"   --->   Operation 418 'zext' 'zext_ln538_10' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_7 : Operation 419 [1/1] (0.00ns)   --->   "%input_buffers_addr_10 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_10"   --->   Operation 419 'getelementptr' 'input_buffers_addr_10' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_7 : Operation 420 [2/2] (0.59ns)   --->   "%input_registers_1_3_V_5 = load i6 %input_buffers_addr_10"   --->   Operation 420 'load' 'input_registers_1_3_V_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_7 : Operation 421 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 421 'write' 'write_ln167' <Predicate = (!icmp_ln25 & !cmp98)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1486.1.2.1"   --->   Operation 422 'br' 'br_ln0' <Predicate = (!icmp_ln25 & !cmp98)> <Delay = 0.00>
ST_7 : Operation 423 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 423 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.1.2.1" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 424 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>
ST_7 : Operation 425 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_7, i8 %input_registers_1_2_V_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 425 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 426 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %input_registers_2_3_V, i8 %inner_fifos_1_2_V_V_read, void %write_ln167, i8 %inner_fifos_1_2_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 426 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_7 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.1.2.2" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 427 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>
ST_7 : Operation 428 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_8, i8 %input_registers_2_3_V, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 428 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln538_11 = zext i6 %add_ln216_19"   --->   Operation 429 'zext' 'zext_ln538_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 430 [1/1] (0.00ns)   --->   "%input_buffers_addr_11 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_11"   --->   Operation 430 'getelementptr' 'input_buffers_addr_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 431 [2/2] (0.59ns)   --->   "%input_registers_2_3_V_1 = load i6 %input_buffers_addr_11"   --->   Operation 431 'load' 'input_registers_2_3_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_7 : Operation 432 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_weight_stream_V, i8 %weight_registers_V_load_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 432 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 433 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %input_registers_0_1_V_1, void %write_ln167, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 433 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 434 [1/1] (0.60ns)   --->   "%br_ln84 = br void %bb1486.2.0.1" [CONV_LAYER/buf2pe.cpp:84]   --->   Operation 434 'br' 'br_ln84' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_7 : Operation 435 [1/1] (0.60ns)   --->   "%br_ln83 = br i1 %cmp50, void %bb1491.2.0.2, void %bb1486.2.0.2" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 435 'br' 'br_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_7 : Operation 436 [1/1] (0.60ns)   --->   "%br_ln83 = br i1 %cmp50, void %bb1491.2.1.0, void %._crit_edge11.2.1.0" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 436 'br' 'br_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_7 : Operation 437 [1/1] (1.09ns)   --->   "%inner_fifos_1_0_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %inner_fifos_1_0_V_V_read, void %write_ln167, i8 %inner_fifos_1_0_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 437 'read' 'inner_fifos_1_0_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_7 : Operation 438 [1/1] (0.60ns)   --->   "%br_ln88 = br void %._crit_edge11.2.1.0" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 438 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_7 : Operation 439 [1/1] (0.60ns)   --->   "%br_ln83 = br i1 %cmp50, void %bb1491.2.1.1, void %._crit_edge11.2.1.1" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 439 'br' 'br_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_7 : Operation 440 [1/1] (1.09ns)   --->   "%inner_fifos_1_1_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %inner_fifos_1_1_V_V_read, void %write_ln167, i8 %inner_fifos_1_1_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 440 'read' 'inner_fifos_1_1_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_7 : Operation 441 [1/1] (0.60ns)   --->   "%br_ln88 = br void %._crit_edge11.2.1.1" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 441 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_7 : Operation 442 [1/1] (0.65ns)   --->   "%icmp_ln874_9 = icmp_eq  i4 %select_ln119_7, i4"   --->   Operation 442 'icmp' 'icmp_ln874_9' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 443 [1/1] (0.70ns)   --->   "%add_ln695_9 = add i4 %select_ln119_7, i4"   --->   Operation 443 'add' 'add_ln695_9' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 444 [1/1] (0.35ns)   --->   "%select_ln119_8 = select i1 %icmp_ln874_9, i4, i4 %add_ln695_9" [CONV_LAYER/buf2pe.cpp:119]   --->   Operation 444 'select' 'select_ln119_8' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 445 [1/2] (0.59ns)   --->   "%weight_registers_V_load_2 = load i4 %weight_registers_V_addr_5, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 445 'load' 'weight_registers_V_load_2' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 446 [1/1] (0.65ns)   --->   "%icmp_ln874 = icmp_eq  i4 %select_ln119_8, i4"   --->   Operation 446 'icmp' 'icmp_ln874' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 447 [1/1] (0.70ns)   --->   "%add_ln695 = add i4 %select_ln119_8, i4"   --->   Operation 447 'add' 'add_ln695' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 448 [1/1] (0.35ns)   --->   "%select_ln155 = select i1 %icmp_ln874, i4, i4 %add_ln695" [CONV_LAYER/buf2pe.cpp:155]   --->   Operation 448 'select' 'select_ln155' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 449 [1/1] (0.43ns)   --->   "%add_ln30 = add i2 %select_ln27, i2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 449 'add' 'add_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.79>
ST_8 : Operation 450 [1/1] (0.00ns)   --->   "%input_registers_1_3_V_4_load_1 = load i8 %input_registers_1_3_V_4"   --->   Operation 450 'load' 'input_registers_1_3_V_4_load_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.00>
ST_8 : Operation 451 [1/2] (0.59ns)   --->   "%input_registers_1_3_V_5 = load i6 %input_buffers_addr_10"   --->   Operation 451 'load' 'input_registers_1_3_V_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_8 : Operation 452 [1/1] (0.30ns)   --->   "%input_registers_1_3_V_3 = select i1 %cmp50, i8 %input_registers_1_3_V_5, i8 %input_registers_1_3_V_4_load_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 452 'select' 'input_registers_1_3_V_3' <Predicate = (!icmp_ln25)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 453 [1/1] (0.00ns)   --->   "%store_ln107 = store i8 %input_registers_1_3_V_3, i8 %input_registers_1_3_V_4, i8 %input_registers_1_3_V_4_load_1, i8 %input_registers_1_3_V_4_load" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 453 'store' 'store_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 454 [1/2] (0.59ns)   --->   "%input_registers_2_3_V_1 = load i6 %input_buffers_addr_11"   --->   Operation 454 'load' 'input_registers_2_3_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_8 : Operation 455 [1/1] (1.09ns)   --->   "%inner_fifos_0_0_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %inner_fifos_0_0_V_V_read, void %write_ln167, i8 %inner_fifos_0_0_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 455 'read' 'inner_fifos_0_0_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 456 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %inner_fifos_0_0_V_V_read_2, void %write_ln167, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 456 'write' 'write_ln167' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 457 [1/1] (1.09ns)   --->   "%inner_fifos_0_1_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %inner_fifos_0_1_V_V_read, void %write_ln167, i8 %inner_fifos_0_1_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 457 'read' 'inner_fifos_0_1_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 458 [1/1] (0.60ns)   --->   "%br_ln88 = br void %bb1486.2.0.1" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 458 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_8 : Operation 459 [1/1] (0.00ns)   --->   "%input_registers_0_1_V_2 = phi i8 %inner_fifos_0_1_V_V_read_2, void %bb1491.2.0.0, i8 %input_registers_0_2_V_1, void %bb1490.2.0.1.critedge"   --->   Operation 459 'phi' 'input_registers_0_1_V_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 460 [1/1] (1.09ns)   --->   "%inner_fifos_0_2_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %inner_fifos_0_2_V_V_read, void %write_ln167, i8 %inner_fifos_0_2_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 460 'read' 'inner_fifos_0_2_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 461 [1/1] (0.60ns)   --->   "%br_ln88 = br void %bb1486.2.0.2" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 461 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_8 : Operation 462 [1/1] (0.00ns)   --->   "%input_registers_0_2_V_2 = phi i8 %inner_fifos_0_2_V_V_read_2, void %bb1491.2.0.2, i8 %input_registers_0_3_V_3, void %bb1486.2.0.1"   --->   Operation 462 'phi' 'input_registers_0_2_V_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 463 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_2 = phi i8 %inner_fifos_1_0_V_V_read_2, void %bb1491.2.1.0, i8 %input_registers_1_1_V_1, void %bb1486.2.0.2"   --->   Operation 463 'phi' 'input_registers_1_0_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 464 [1/1] (0.00ns)   --->   "%store_ln107 = store i8 %input_registers_1_0_V_2, i8 %input_registers_1_0_V_3, i8 %input_registers_1_0_V_3_load" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 464 'store' 'store_ln107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 465 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %input_registers_1_0_V_2, i8 %inner_fifos_0_0_V_V_read, void %write_ln167, i8 %inner_fifos_0_0_V_V_read_1, void %write_ln167, i8 %inner_fifos_0_0_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 465 'write' 'write_ln167' <Predicate = (cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 466 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.2.1.0" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 466 'br' 'br_ln108' <Predicate = (cmp98)> <Delay = 0.00>
ST_8 : Operation 467 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_3, i8 %input_registers_0_1_V_2, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 467 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 468 [1/1] (0.00ns)   --->   "%input_registers_1_1_V_2 = phi i8 %inner_fifos_1_1_V_V_read_2, void %bb1491.2.1.1, i8 %input_registers_1_2_V_1, void %bb1486.2.1.0"   --->   Operation 468 'phi' 'input_registers_1_1_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 469 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %input_registers_1_1_V_2, i8 %inner_fifos_0_1_V_V_read, void %write_ln167, i8 %inner_fifos_0_1_V_V_read_1, void %write_ln167, i8 %inner_fifos_0_1_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 469 'write' 'write_ln167' <Predicate = (cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.2.1.1" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 470 'br' 'br_ln108' <Predicate = (cmp98)> <Delay = 0.00>
ST_8 : Operation 471 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_4, i8 %input_registers_1_1_V_2, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 471 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 472 [1/1] (0.60ns)   --->   "%br_ln83 = br i1 %cmp50, void %bb1491.2.1.2, void %._crit_edge11.2.1.2" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 472 'br' 'br_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_8 : Operation 473 [1/1] (1.09ns)   --->   "%inner_fifos_1_2_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %inner_fifos_1_2_V_V_read, void %write_ln167, i8 %inner_fifos_1_2_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 473 'read' 'inner_fifos_1_2_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 474 [1/1] (0.60ns)   --->   "%br_ln88 = br void %._crit_edge11.2.1.2" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 474 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_8 : Operation 475 [1/1] (0.00ns)   --->   "%input_registers_1_2_V_2 = phi i8 %inner_fifos_1_2_V_V_read_2, void %bb1491.2.1.2, i8 %input_registers_1_3_V_3, void %bb1486.2.1.1"   --->   Operation 475 'phi' 'input_registers_1_2_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 476 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %input_registers_1_2_V_2, i8 %inner_fifos_0_2_V_V_read, void %write_ln167, i8 %inner_fifos_0_2_V_V_read_1, void %write_ln167, i8 %inner_fifos_0_2_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 476 'write' 'write_ln167' <Predicate = (cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.2.1.2" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 477 'br' 'br_ln108' <Predicate = (cmp98)> <Delay = 0.00>
ST_8 : Operation 478 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V_2, void %write_ln167, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 478 'write' 'write_ln167' <Predicate = (!cmp98)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1486.2.2.1"   --->   Operation 479 'br' 'br_ln0' <Predicate = (!cmp98)> <Delay = 0.00>
ST_8 : Operation 480 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %input_registers_2_2_V_1, i8 %inner_fifos_1_0_V_V_read, void %write_ln167, i8 %inner_fifos_1_0_V_V_read_1, void %write_ln167, i8 %inner_fifos_1_0_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 480 'write' 'write_ln167' <Predicate = (cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 481 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V_2, void %write_ln167, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 481 'write' 'write_ln167' <Predicate = (cmp98)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 482 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %input_registers_2_3_V, i8 %inner_fifos_1_1_V_V_read, void %write_ln167, i8 %inner_fifos_1_1_V_V_read_1, void %write_ln167, i8 %inner_fifos_1_1_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 482 'write' 'write_ln167' <Predicate = (cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 483 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.2.2.1" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 483 'br' 'br_ln108' <Predicate = (cmp98)> <Delay = 0.00>
ST_8 : Operation 484 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_7, i8 %input_registers_1_2_V_2, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 484 'write' 'write_ln167' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 485 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %input_registers_2_3_V_1, i8 %inner_fifos_1_2_V_V_read, void %write_ln167, i8 %inner_fifos_1_2_V_V_read_1, void %write_ln167, i8 %inner_fifos_1_2_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 485 'write' 'write_ln167' <Predicate = (cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.2.2.2" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 486 'br' 'br_ln108' <Predicate = (cmp98)> <Delay = 0.00>
ST_8 : Operation 487 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_8, i8 %input_registers_2_3_V_1, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 487 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 488 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_weight_stream_V, i8 %weight_registers_V_load_2, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 488 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 489 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 489 'br' 'br_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 490 [1/1] (0.00ns)   --->   "%ret_ln164 = ret" [CONV_LAYER/buf2pe.cpp:164]   --->   Operation 490 'ret' 'ret_ln164' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_buffers]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=bram:ce=0
Port [ weight_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pe_input_stream_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pe_input_stream_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pe_input_stream_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pe_input_stream_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pe_input_stream_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pe_input_stream_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pe_input_stream_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pe_input_stream_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pe_input_stream_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pe_weight_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_registers_0_3_V_4        (alloca           ) [ 0011111110]
input_registers_1_0_V_3        (alloca           ) [ 0011111110]
input_registers_1_3_V_4        (alloca           ) [ 0011111110]
input_registers_2_0_V          (alloca           ) [ 0011111110]
input_registers_2_1_V          (alloca           ) [ 0011111110]
specinterface_ln0              (specinterface    ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
spectopmodule_ln0              (spectopmodule    ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
weight_registers_V             (alloca           ) [ 0011111110]
inner_fifos_0_0_V_V            (alloca           ) [ 0111111110]
empty                          (specchannel      ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
inner_fifos_0_1_V_V            (alloca           ) [ 0111111110]
empty_8                        (specchannel      ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
inner_fifos_0_2_V_V            (alloca           ) [ 0111111110]
empty_9                        (specchannel      ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
inner_fifos_1_0_V_V            (alloca           ) [ 0111111110]
empty_10                       (specchannel      ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
inner_fifos_1_1_V_V            (alloca           ) [ 0111111110]
empty_11                       (specchannel      ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
inner_fifos_1_2_V_V            (alloca           ) [ 0111111110]
empty_12                       (specchannel      ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
br_ln25                        (br               ) [ 0111111110]
indvar_flatten26               (phi              ) [ 0010000000]
output_x                       (phi              ) [ 0010000000]
indvar_flatten                 (phi              ) [ 0010000000]
output_y                       (phi              ) [ 0010000000]
kernel_y                       (phi              ) [ 0010000000]
p_lcssa611740_lcssa8311341     (phi              ) [ 0010000000]
trunc_ln25                     (trunc            ) [ 0000000000]
trunc_ln27                     (trunc            ) [ 0000000000]
empty_13                       (or               ) [ 0000000000]
icmp_ln25                      (icmp             ) [ 0011111110]
add_ln25                       (add              ) [ 0111111110]
br_ln25                        (br               ) [ 0000000000]
icmp_ln27                      (icmp             ) [ 0000000000]
select_ln25                    (select           ) [ 0000000000]
add_ln25_1                     (add              ) [ 0000000000]
trunc_ln25_1                   (trunc            ) [ 0000000000]
select_ln25_1                  (select           ) [ 0000000000]
select_ln25_2                  (select           ) [ 0000000000]
xor_ln25                       (xor              ) [ 0000000000]
icmp_ln30                      (icmp             ) [ 0000000000]
and_ln25                       (and              ) [ 0000000000]
select_ln25_3                  (select           ) [ 0111111110]
output_y_2                     (add              ) [ 0000000000]
or_ln27                        (or               ) [ 0000000000]
select_ln27                    (select           ) [ 0001111100]
select_ln27_1                  (select           ) [ 0000000000]
trunc_ln27_1                   (trunc            ) [ 0000000000]
p_mid1                         (or               ) [ 0000000000]
select_ln27_2                  (select           ) [ 0001110000]
select_ln27_3                  (select           ) [ 0111111110]
kernel_y_cast1                 (zext             ) [ 0000000000]
empty_16                       (add              ) [ 0000000000]
p_cast40                       (zext             ) [ 0000000000]
mul                            (mul              ) [ 0000000000]
tmp                            (bitselect        ) [ 0000000000]
mul1                           (bitconcatenate   ) [ 0001111000]
cmp50                          (icmp             ) [ 0011111110]
cmp98                          (icmp             ) [ 0011111110]
br_ln37                        (br               ) [ 0000000000]
zext_ln216                     (zext             ) [ 0001100000]
zext_ln216_1                   (zext             ) [ 0000000000]
trunc_ln216                    (trunc            ) [ 0000000000]
shl_ln                         (bitconcatenate   ) [ 0000000000]
sub_ln216                      (sub              ) [ 0001100000]
br_ln71                        (br               ) [ 0011111110]
add_ln216                      (add              ) [ 0000000000]
trunc_ln216_1                  (trunc            ) [ 0000000000]
shl_ln216_1                    (bitconcatenate   ) [ 0000000000]
shl_ln216_2                    (bitconcatenate   ) [ 0000000000]
sub_ln216_1                    (sub              ) [ 0000000000]
add_ln216_1                    (add              ) [ 0000000000]
br_ln73                        (br               ) [ 0000000000]
zext_ln538                     (zext             ) [ 0000000000]
input_buffers_addr             (getelementptr    ) [ 0001000000]
add_ln216_2                    (add              ) [ 0000000000]
trunc_ln216_2                  (trunc            ) [ 0000000000]
shl_ln216_3                    (bitconcatenate   ) [ 0000000000]
shl_ln216_4                    (bitconcatenate   ) [ 0000000000]
sub_ln216_2                    (sub              ) [ 0000000000]
add_ln216_3                    (add              ) [ 0000000000]
br_ln73                        (br               ) [ 0000000000]
zext_ln538_1                   (zext             ) [ 0000000000]
input_buffers_addr_1           (getelementptr    ) [ 0001000000]
icmp_ln874_1                   (icmp             ) [ 0001000000]
add_ln695_1                    (add              ) [ 0001000000]
br_ln71                        (br               ) [ 0011111110]
br_ln107                       (br               ) [ 0000000000]
br_ln107                       (br               ) [ 0000000000]
br_ln107                       (br               ) [ 0000000000]
br_ln107                       (br               ) [ 0000000000]
br_ln107                       (br               ) [ 0000000000]
br_ln107                       (br               ) [ 0000000000]
br_ln37                        (br               ) [ 0000000000]
br_ln107                       (br               ) [ 0000000000]
br_ln107                       (br               ) [ 0000000000]
br_ln107                       (br               ) [ 0000000000]
br_ln107                       (br               ) [ 0000000000]
br_ln107                       (br               ) [ 0000000000]
br_ln37                        (br               ) [ 0000000000]
br_ln83                        (br               ) [ 0000000000]
br_ln107                       (br               ) [ 0000000000]
br_ln107                       (br               ) [ 0000000000]
br_ln107                       (br               ) [ 0000000000]
br_ln107                       (br               ) [ 0000000000]
br_ln107                       (br               ) [ 0000000000]
add_ln27_1                     (add              ) [ 0000000000]
select_ln27_4                  (select           ) [ 0111111110]
specloopname_ln0               (specloopname     ) [ 0000000000]
empty_14                       (speclooptripcount) [ 0000000000]
specloopname_ln0               (specloopname     ) [ 0000000000]
zext_ln30                      (zext             ) [ 0000000000]
specpipeline_ln30              (specpipeline     ) [ 0000000000]
specloopname_ln30              (specloopname     ) [ 0000000000]
p_shl                          (bitconcatenate   ) [ 0000000000]
empty_15                       (sub              ) [ 0000111000]
p_cast                         (zext             ) [ 0000100000]
weight_stream_V_read           (read             ) [ 0000000000]
weight_registers_V_addr        (getelementptr    ) [ 0000000000]
store_ln182                    (store            ) [ 0000000000]
br_ln38                        (br               ) [ 0000000000]
inner_fifos_0_0_V_V_read       (read             ) [ 0011111110]
br_ln88                        (br               ) [ 0011111110]
inner_fifos_0_1_V_V_read       (read             ) [ 0011111110]
br_ln88                        (br               ) [ 0011111110]
input_buffers_load             (load             ) [ 0011111110]
br_ln80                        (br               ) [ 0011111110]
input_registers_1_0_V_3_load   (load             ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
inner_fifos_0_2_V_V_read       (read             ) [ 0011111110]
br_ln88                        (br               ) [ 0011111110]
input_buffers_load_1           (load             ) [ 0011111110]
br_ln80                        (br               ) [ 0011111110]
input_registers_2_0_V_load     (load             ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
select_ln119                   (select           ) [ 0000000000]
zext_ln216_2                   (zext             ) [ 0000000000]
trunc_ln216_4                  (trunc            ) [ 0000000000]
shl_ln216_7                    (bitconcatenate   ) [ 0000000000]
sub_ln216_4                    (sub              ) [ 0000100000]
inner_fifos_1_0_V_V_read       (read             ) [ 0011111110]
br_ln88                        (br               ) [ 0011111110]
add_ln216_5                    (add              ) [ 0000000000]
trunc_ln216_5                  (trunc            ) [ 0000000000]
shl_ln216_8                    (bitconcatenate   ) [ 0000000000]
shl_ln216_9                    (bitconcatenate   ) [ 0000000000]
sub_ln216_5                    (sub              ) [ 0000000000]
add_ln216_6                    (add              ) [ 0000000000]
br_ln73                        (br               ) [ 0000000000]
zext_ln538_3                   (zext             ) [ 0000000000]
input_buffers_addr_3           (getelementptr    ) [ 0000100000]
trunc_ln216_6                  (trunc            ) [ 0000000000]
shl_ln216_s                    (bitconcatenate   ) [ 0000000000]
shl_ln216_10                   (bitconcatenate   ) [ 0000000000]
sub_ln216_6                    (sub              ) [ 0000000000]
add_ln216_7                    (add              ) [ 0000000000]
br_ln73                        (br               ) [ 0000000000]
zext_ln538_4                   (zext             ) [ 0000000000]
input_buffers_addr_4           (getelementptr    ) [ 0000100000]
input_registers_2_1_V_load     (load             ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
icmp_ln874_2                   (icmp             ) [ 0000000000]
add_ln695_2                    (add              ) [ 0000000000]
select_ln119_1                 (select           ) [ 0000100000]
zext_ln216_3                   (zext             ) [ 0000000000]
trunc_ln216_8                  (trunc            ) [ 0000000000]
shl_ln216_13                   (bitconcatenate   ) [ 0000000000]
sub_ln216_8                    (sub              ) [ 0000100000]
write_ln167                    (write            ) [ 0000000000]
br_ln108                       (br               ) [ 0000000000]
storemerge                     (phi              ) [ 0000100000]
write_ln167                    (write            ) [ 0000000000]
input_registers_0_1_V          (phi              ) [ 0000110000]
input_registers_0_2_V          (phi              ) [ 0000111100]
trunc_ln216_3                  (trunc            ) [ 0000000000]
shl_ln216_5                    (bitconcatenate   ) [ 0000000000]
shl_ln216_6                    (bitconcatenate   ) [ 0000000000]
sub_ln216_3                    (sub              ) [ 0000000000]
add_ln216_4                    (add              ) [ 0000010000]
input_registers_1_0_V          (phi              ) [ 0000100000]
write_ln167                    (write            ) [ 0000000000]
br_ln108                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
inner_fifos_1_1_V_V_read       (read             ) [ 0011111110]
br_ln88                        (br               ) [ 0011111110]
input_buffers_load_3           (load             ) [ 0011111110]
br_ln80                        (br               ) [ 0011111110]
inner_fifos_1_2_V_V_read       (read             ) [ 0011111110]
br_ln88                        (br               ) [ 0011111110]
input_buffers_load_4           (load             ) [ 0011111110]
br_ln80                        (br               ) [ 0011111110]
add_ln216_8                    (add              ) [ 0000000000]
trunc_ln216_7                  (trunc            ) [ 0000000000]
shl_ln216_11                   (bitconcatenate   ) [ 0000000000]
shl_ln216_12                   (bitconcatenate   ) [ 0000000000]
sub_ln216_7                    (sub              ) [ 0000000000]
add_ln216_9                    (add              ) [ 0000010000]
write_ln167                    (write            ) [ 0000000000]
trunc_ln216_9                  (trunc            ) [ 0000000000]
shl_ln216_14                   (bitconcatenate   ) [ 0000000000]
shl_ln216_15                   (bitconcatenate   ) [ 0000000000]
sub_ln216_9                    (sub              ) [ 0000000000]
add_ln216_10                   (add              ) [ 0000000000]
zext_ln538_6                   (zext             ) [ 0000000000]
input_buffers_addr_6           (getelementptr    ) [ 0000010000]
add_ln216_11                   (add              ) [ 0000000000]
trunc_ln216_10                 (trunc            ) [ 0000000000]
shl_ln216_16                   (bitconcatenate   ) [ 0000000000]
shl_ln216_17                   (bitconcatenate   ) [ 0000000000]
sub_ln216_10                   (sub              ) [ 0000000000]
add_ln216_12                   (add              ) [ 0000000000]
zext_ln538_7                   (zext             ) [ 0000000000]
input_buffers_addr_7           (getelementptr    ) [ 0000010000]
add_ln216_13                   (add              ) [ 0000000000]
trunc_ln216_11                 (trunc            ) [ 0000000000]
shl_ln216_18                   (bitconcatenate   ) [ 0000000000]
shl_ln216_19                   (bitconcatenate   ) [ 0000000000]
sub_ln216_11                   (sub              ) [ 0000000000]
add_ln216_14                   (add              ) [ 0000011000]
icmp_ln874_3                   (icmp             ) [ 0000000000]
add_ln695_3                    (add              ) [ 0000000000]
select_ln119_2                 (select           ) [ 0000010000]
weight_registers_V_addr_1      (getelementptr    ) [ 0000010000]
weight_stream_V_read_1         (read             ) [ 0000000000]
add_ln38                       (add              ) [ 0000000000]
zext_ln38                      (zext             ) [ 0000000000]
weight_registers_V_addr_3      (getelementptr    ) [ 0000000000]
store_ln182                    (store            ) [ 0000000000]
br_ln38                        (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
icmp_ln874_4                   (icmp             ) [ 0000000000]
add_ln695_4                    (add              ) [ 0000000000]
select_ln119_3                 (select           ) [ 0000010000]
trunc_ln216_14                 (trunc            ) [ 0000010000]
zext_ln538_2                   (zext             ) [ 0000000000]
input_buffers_addr_2           (getelementptr    ) [ 0000001000]
input_registers_1_1_V          (phi              ) [ 0000011000]
write_ln167                    (write            ) [ 0000000000]
br_ln108                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
input_registers_1_2_V          (phi              ) [ 0000011100]
write_ln167                    (write            ) [ 0000000000]
br_ln108                       (br               ) [ 0000000000]
zext_ln538_5                   (zext             ) [ 0000000000]
input_buffers_addr_5           (getelementptr    ) [ 0000001000]
input_registers_2_1_V_4        (load             ) [ 0000001000]
write_ln167                    (write            ) [ 0000000000]
br_ln108                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
input_registers_2_2_V_1        (load             ) [ 0010001110]
store_ln107                    (store            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln108                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
weight_registers_V_load        (load             ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
zext_ln216_5                   (zext             ) [ 0000000000]
trunc_ln216_12                 (trunc            ) [ 0000000000]
shl_ln216_20                   (bitconcatenate   ) [ 0000000000]
sub_ln216_12                   (sub              ) [ 0000001000]
br_ln83                        (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln84                        (br               ) [ 0011111110]
zext_ln216_6                   (zext             ) [ 0000000000]
shl_ln216_23                   (bitconcatenate   ) [ 0000000000]
sub_ln216_14                   (sub              ) [ 0000001000]
br_ln83                        (br               ) [ 0011111110]
inner_fifos_1_0_V_V_read_1     (read             ) [ 0011111110]
br_ln88                        (br               ) [ 0011111110]
write_ln167                    (write            ) [ 0000000000]
icmp_ln874_5                   (icmp             ) [ 0000000000]
add_ln695_5                    (add              ) [ 0000000000]
select_ln119_4                 (select           ) [ 0000000000]
zext_ln216_7                   (zext             ) [ 0000000000]
trunc_ln216_16                 (trunc            ) [ 0000000000]
shl_ln216_26                   (bitconcatenate   ) [ 0000000000]
sub_ln216_16                   (sub              ) [ 0000001000]
icmp_ln874_6                   (icmp             ) [ 0000000000]
add_ln695_6                    (add              ) [ 0000000000]
select_ln119_5                 (select           ) [ 0000001000]
add_ln125                      (add              ) [ 0000000000]
zext_ln125                     (zext             ) [ 0000000000]
weight_registers_V_addr_4      (getelementptr    ) [ 0000001000]
weight_stream_V_read_2         (read             ) [ 0000000000]
add_ln38_1                     (add              ) [ 0000000000]
zext_ln38_1                    (zext             ) [ 0000000000]
weight_registers_V_addr_2      (getelementptr    ) [ 0000000000]
store_ln182                    (store            ) [ 0000000000]
br_ln38                        (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
input_registers_0_3_V_4_load   (load             ) [ 0000000000]
input_registers_0_3_V          (load             ) [ 0000000000]
input_registers_0_3_V_1        (select           ) [ 0011111110]
input_registers_1_3_V_4_load   (load             ) [ 0000000000]
input_registers_1_3_V          (load             ) [ 0000000000]
input_registers_1_3_V_1        (select           ) [ 0011111110]
zext_ln538_8                   (zext             ) [ 0000000000]
input_buffers_addr_8           (getelementptr    ) [ 0000000100]
conv_i302_145                  (or               ) [ 0000000000]
zext_ln216_4                   (zext             ) [ 0000000000]
inner_fifos_0_0_V_V_read_1     (read             ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
inner_fifos_0_1_V_V_read_1     (read             ) [ 0011111110]
br_ln88                        (br               ) [ 0011111110]
br_ln83                        (br               ) [ 0011111110]
inner_fifos_0_2_V_V_read_1     (read             ) [ 0011111110]
br_ln88                        (br               ) [ 0011111110]
add_ln216_15                   (add              ) [ 0000000000]
trunc_ln216_13                 (trunc            ) [ 0000000000]
shl_ln216_21                   (bitconcatenate   ) [ 0000000000]
shl_ln216_22                   (bitconcatenate   ) [ 0000000000]
sub_ln216_13                   (sub              ) [ 0000000000]
add_ln216_16                   (add              ) [ 0000000000]
zext_ln538_9                   (zext             ) [ 0000000000]
input_buffers_addr_9           (getelementptr    ) [ 0000000100]
input_registers_1_0_V_1        (phi              ) [ 0000001000]
write_ln167                    (write            ) [ 0000000000]
br_ln108                       (br               ) [ 0000000000]
br_ln83                        (br               ) [ 0011111110]
inner_fifos_1_1_V_V_read_1     (read             ) [ 0011111110]
br_ln88                        (br               ) [ 0011111110]
br_ln83                        (br               ) [ 0011111110]
inner_fifos_1_2_V_V_read_1     (read             ) [ 0011111110]
br_ln88                        (br               ) [ 0011111110]
add_ln216_17                   (add              ) [ 0000000000]
trunc_ln216_15                 (trunc            ) [ 0000000000]
shl_ln216_24                   (bitconcatenate   ) [ 0000000000]
shl_ln216_25                   (bitconcatenate   ) [ 0000000000]
sub_ln216_15                   (sub              ) [ 0000000000]
add_ln216_18                   (add              ) [ 0000000100]
write_ln167                    (write            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
trunc_ln216_17                 (trunc            ) [ 0000000000]
shl_ln216_27                   (bitconcatenate   ) [ 0000000000]
shl_ln216_28                   (bitconcatenate   ) [ 0000000000]
sub_ln216_17                   (sub              ) [ 0000000000]
add_ln216_19                   (add              ) [ 0000000100]
weight_registers_V_load_1      (load             ) [ 0000000100]
write_ln167                    (write            ) [ 0000000000]
icmp_ln874_7                   (icmp             ) [ 0000000000]
add_ln695_7                    (add              ) [ 0000000000]
select_ln119_6                 (select           ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
icmp_ln874_8                   (icmp             ) [ 0000000000]
add_ln695_8                    (add              ) [ 0000000000]
select_ln119_7                 (select           ) [ 0000000100]
add_ln125_1                    (add              ) [ 0000000000]
zext_ln125_1                   (zext             ) [ 0000000000]
weight_registers_V_addr_5      (getelementptr    ) [ 0000000100]
input_registers_2_3_V          (load             ) [ 0010000010]
store_ln37                     (store            ) [ 0000000000]
input_registers_0_1_V_1        (phi              ) [ 0000000100]
input_registers_0_2_V_1        (phi              ) [ 0010000110]
input_registers_0_3_V_4_load_1 (load             ) [ 0000000000]
input_registers_0_3_V_5        (load             ) [ 0000000000]
input_registers_0_3_V_3        (select           ) [ 0011111110]
store_ln83                     (store            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
input_registers_1_1_V_1        (phi              ) [ 0010000110]
write_ln167                    (write            ) [ 0000000000]
br_ln108                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
input_registers_1_2_V_1        (phi              ) [ 0010000110]
write_ln167                    (write            ) [ 0000000000]
br_ln108                       (br               ) [ 0000000000]
zext_ln538_10                  (zext             ) [ 0000000000]
input_buffers_addr_10          (getelementptr    ) [ 0010000010]
write_ln167                    (write            ) [ 0000000000]
br_ln0                         (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln108                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln108                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
zext_ln538_11                  (zext             ) [ 0000000000]
input_buffers_addr_11          (getelementptr    ) [ 0010000010]
write_ln167                    (write            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln84                        (br               ) [ 0011111110]
br_ln83                        (br               ) [ 0011111110]
br_ln83                        (br               ) [ 0011111110]
inner_fifos_1_0_V_V_read_2     (read             ) [ 0011111110]
br_ln88                        (br               ) [ 0011111110]
br_ln83                        (br               ) [ 0011111110]
inner_fifos_1_1_V_V_read_2     (read             ) [ 0011111110]
br_ln88                        (br               ) [ 0011111110]
icmp_ln874_9                   (icmp             ) [ 0000000000]
add_ln695_9                    (add              ) [ 0000000000]
select_ln119_8                 (select           ) [ 0000000000]
weight_registers_V_load_2      (load             ) [ 0010000010]
icmp_ln874                     (icmp             ) [ 0000000000]
add_ln695                      (add              ) [ 0000000000]
select_ln155                   (select           ) [ 0110000010]
add_ln30                       (add              ) [ 0110000010]
input_registers_1_3_V_4_load_1 (load             ) [ 0000000000]
input_registers_1_3_V_5        (load             ) [ 0000000000]
input_registers_1_3_V_3        (select           ) [ 0000000000]
store_ln107                    (store            ) [ 0000000000]
input_registers_2_3_V_1        (load             ) [ 0000000000]
inner_fifos_0_0_V_V_read_2     (read             ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
inner_fifos_0_1_V_V_read_2     (read             ) [ 0000000000]
br_ln88                        (br               ) [ 0000000000]
input_registers_0_1_V_2        (phi              ) [ 0010000010]
inner_fifos_0_2_V_V_read_2     (read             ) [ 0000000000]
br_ln88                        (br               ) [ 0000000000]
input_registers_0_2_V_2        (phi              ) [ 0010000010]
input_registers_1_0_V_2        (phi              ) [ 0010000010]
store_ln107                    (store            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln108                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
input_registers_1_1_V_2        (phi              ) [ 0010000010]
write_ln167                    (write            ) [ 0000000000]
br_ln108                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln83                        (br               ) [ 0000000000]
inner_fifos_1_2_V_V_read_2     (read             ) [ 0000000000]
br_ln88                        (br               ) [ 0000000000]
input_registers_1_2_V_2        (phi              ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln108                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln0                         (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln108                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln108                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln0                         (br               ) [ 0111111110]
ret_ln164                      (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_buffers">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffers"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pe_input_stream_V_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_input_stream_V_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pe_input_stream_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_input_stream_V_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pe_input_stream_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_input_stream_V_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pe_input_stream_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_input_stream_V_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pe_input_stream_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_input_stream_V_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pe_input_stream_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_input_stream_V_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pe_input_stream_V_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_input_stream_V_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pe_input_stream_V_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_input_stream_V_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pe_input_stream_V_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_input_stream_V_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pe_weight_stream_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_weight_stream_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_fifos_LF_0_NF_LF_0_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_fifos_LF_0_NF_LF_1_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_fifos_LF_0_NF_LF_2_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_fifos_LF_1_NF_LF_0_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_fifos_LF_1_NF_LF_1_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_fifos_LF_1_NF_LF_2_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_3_VITIS_LOOP_27_1_VITIS_LOOP_30_2_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_27_1_VITIS_LOOP_30_2_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="input_registers_0_3_V_4_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_registers_0_3_V_4/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="input_registers_1_0_V_3_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_registers_1_0_V_3/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="input_registers_1_3_V_4_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_registers_1_3_V_4/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="input_registers_2_0_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_registers_2_0_V/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="input_registers_2_1_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_registers_2_1_V/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="weight_registers_V_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_registers_V/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="inner_fifos_0_0_V_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inner_fifos_0_0_V_V/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="inner_fifos_0_1_V_V_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inner_fifos_0_1_V_V/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="inner_fifos_0_2_V_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inner_fifos_0_2_V_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="inner_fifos_1_0_V_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inner_fifos_1_0_V_V/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="inner_fifos_1_1_V_V_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inner_fifos_1_1_V_V/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="inner_fifos_1_2_V_V_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inner_fifos_1_2_V_V/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_stream_V_read/3 weight_stream_V_read_1/4 weight_stream_V_read_2/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="2"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inner_fifos_0_0_V_V_read/3 inner_fifos_0_0_V_V_read_1/6 inner_fifos_0_0_V_V_read_2/8 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_read_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="2"/>
<pin id="200" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inner_fifos_0_1_V_V_read/3 inner_fifos_0_1_V_V_read_1/6 inner_fifos_0_1_V_V_read_2/8 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/3 write_ln167/4 write_ln167/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_read_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="2"/>
<pin id="212" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inner_fifos_0_2_V_V_read/3 inner_fifos_0_2_V_V_read_1/6 inner_fifos_0_2_V_V_read_2/8 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/3 write_ln167/4 write_ln167/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_read_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="2"/>
<pin id="224" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inner_fifos_1_0_V_V_read/3 inner_fifos_1_0_V_V_read_1/5 inner_fifos_1_0_V_V_read_2/7 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="0" index="2" bw="8" slack="0"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/3 write_ln167/5 write_ln167/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_write_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="2"/>
<pin id="236" dir="0" index="2" bw="8" slack="0"/>
<pin id="237" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/3 write_ln167/6 write_ln167/8 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="0" index="2" bw="8" slack="0"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/4 write_ln167/5 write_ln167/6 write_ln167/7 write_ln167/8 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_write_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="3"/>
<pin id="250" dir="0" index="2" bw="8" slack="0"/>
<pin id="251" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/4 write_ln167/6 write_ln167/8 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_write_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="0" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="0" index="2" bw="8" slack="0"/>
<pin id="257" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/4 write_ln167/7 write_ln167/8 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="3"/>
<pin id="263" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inner_fifos_1_1_V_V_read/4 inner_fifos_1_1_V_V_read_1/6 inner_fifos_1_1_V_V_read_2/7 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_read_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="3"/>
<pin id="268" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inner_fifos_1_2_V_V_read/4 inner_fifos_1_2_V_V_read_1/6 inner_fifos_1_2_V_V_read_2/8 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_write_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="0" index="2" bw="8" slack="0"/>
<pin id="274" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/4 write_ln167/7 write_ln167/7 write_ln167/8 write_ln167/8 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_write_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="0" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="4"/>
<pin id="281" dir="0" index="2" bw="8" slack="0"/>
<pin id="282" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 write_ln167/7 write_ln167/8 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_write_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 write_ln167/7 write_ln167/8 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_write_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="0" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="4"/>
<pin id="294" dir="0" index="2" bw="8" slack="0"/>
<pin id="295" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 write_ln167/7 write_ln167/8 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_write_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="0" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="4"/>
<pin id="300" dir="0" index="2" bw="8" slack="0"/>
<pin id="301" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 write_ln167/6 write_ln167/8 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_write_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="0" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="0" index="2" bw="8" slack="0"/>
<pin id="307" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 write_ln167/7 write_ln167/8 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_write_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="0" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="4"/>
<pin id="313" dir="0" index="2" bw="8" slack="0"/>
<pin id="314" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 write_ln167/7 write_ln167/8 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_write_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="0" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="0" index="2" bw="8" slack="0"/>
<pin id="320" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 write_ln167/7 write_ln167/8 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_write_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="0" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="0" index="2" bw="8" slack="0"/>
<pin id="327" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 write_ln167/7 write_ln167/8 "/>
</bind>
</comp>

<comp id="331" class="1004" name="input_buffers_addr_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="6" slack="0"/>
<pin id="335" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="0" slack="0"/>
<pin id="343" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="344" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="345" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="8" slack="0"/>
<pin id="346" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_buffers_load/2 input_buffers_load_1/2 input_buffers_load_3/3 input_buffers_load_4/3 input_registers_2_1_V_4/4 input_registers_2_2_V_1/4 input_registers_0_3_V/5 input_registers_1_3_V/5 input_registers_2_3_V/6 input_registers_0_3_V_5/6 input_registers_1_3_V_5/7 input_registers_2_3_V_1/7 "/>
</bind>
</comp>

<comp id="348" class="1004" name="input_buffers_addr_1_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="6" slack="0"/>
<pin id="352" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_1/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="weight_registers_V_addr_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="4" slack="0"/>
<pin id="360" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_registers_V_addr/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_access_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="0" index="2" bw="0" slack="0"/>
<pin id="412" dir="0" index="4" bw="4" slack="0"/>
<pin id="413" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="414" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="3" bw="8" slack="1"/>
<pin id="415" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln182/3 weight_registers_V_load/4 store_ln182/4 weight_registers_V_load_1/5 store_ln182/5 weight_registers_V_load_2/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="input_buffers_addr_3_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="6" slack="0"/>
<pin id="373" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_3/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="input_buffers_addr_4_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="6" slack="0"/>
<pin id="381" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_4/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="input_buffers_addr_6_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_6/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="input_buffers_addr_7_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_7/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="weight_registers_V_addr_1_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="4" slack="1"/>
<pin id="410" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_registers_V_addr_1/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="weight_registers_V_addr_3_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="4" slack="0"/>
<pin id="422" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_registers_V_addr_3/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="input_buffers_addr_2_gep_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="6" slack="0"/>
<pin id="429" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_2/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="input_buffers_addr_5_gep_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="6" slack="0"/>
<pin id="437" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_5/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="weight_registers_V_addr_4_gep_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="4" slack="0"/>
<pin id="445" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_registers_V_addr_4/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="weight_registers_V_addr_2_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="4" slack="0"/>
<pin id="452" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_registers_V_addr_2/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="input_buffers_addr_8_gep_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="6" slack="0"/>
<pin id="460" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_8/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="input_buffers_addr_9_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="6" slack="0"/>
<pin id="470" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_9/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="weight_registers_V_addr_5_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="4" slack="0"/>
<pin id="478" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_registers_V_addr_5/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="input_buffers_addr_10_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="6" slack="0"/>
<pin id="485" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_10/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="input_buffers_addr_11_gep_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="0" index="2" bw="6" slack="0"/>
<pin id="493" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_11/7 "/>
</bind>
</comp>

<comp id="497" class="1005" name="indvar_flatten26_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="1"/>
<pin id="499" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten26 (phireg) "/>
</bind>
</comp>

<comp id="501" class="1004" name="indvar_flatten26_phi_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="1"/>
<pin id="503" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="2" bw="4" slack="0"/>
<pin id="505" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten26/2 "/>
</bind>
</comp>

<comp id="508" class="1005" name="output_x_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="1"/>
<pin id="510" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="output_x (phireg) "/>
</bind>
</comp>

<comp id="512" class="1004" name="output_x_phi_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="2" slack="0"/>
<pin id="516" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_x/2 "/>
</bind>
</comp>

<comp id="519" class="1005" name="indvar_flatten_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="1"/>
<pin id="521" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="523" class="1004" name="indvar_flatten_phi_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="4" slack="0"/>
<pin id="527" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="530" class="1005" name="output_y_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="1"/>
<pin id="532" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="output_y (phireg) "/>
</bind>
</comp>

<comp id="534" class="1004" name="output_y_phi_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="1"/>
<pin id="536" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="537" dir="0" index="2" bw="2" slack="0"/>
<pin id="538" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="539" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_y/2 "/>
</bind>
</comp>

<comp id="541" class="1005" name="kernel_y_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2" slack="1"/>
<pin id="543" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kernel_y (phireg) "/>
</bind>
</comp>

<comp id="545" class="1004" name="kernel_y_phi_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="548" dir="0" index="2" bw="2" slack="1"/>
<pin id="549" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="550" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kernel_y/2 "/>
</bind>
</comp>

<comp id="552" class="1005" name="p_lcssa611740_lcssa8311341_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="1"/>
<pin id="554" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_lcssa611740_lcssa8311341 (phireg) "/>
</bind>
</comp>

<comp id="556" class="1004" name="p_lcssa611740_lcssa8311341_phi_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="1"/>
<pin id="558" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="559" dir="0" index="2" bw="4" slack="1"/>
<pin id="560" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="561" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_lcssa611740_lcssa8311341/2 "/>
</bind>
</comp>

<comp id="563" class="1005" name="storemerge_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="2"/>
<pin id="565" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="567" class="1004" name="storemerge_phi_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="1"/>
<pin id="569" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="570" dir="0" index="2" bw="1" slack="2"/>
<pin id="571" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="572" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/4 "/>
</bind>
</comp>

<comp id="575" class="1005" name="input_registers_0_1_V_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="1"/>
<pin id="577" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_registers_0_1_V (phireg) "/>
</bind>
</comp>

<comp id="579" class="1004" name="input_registers_0_1_V_phi_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="1"/>
<pin id="581" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="582" dir="0" index="2" bw="8" slack="1"/>
<pin id="583" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="584" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_0_1_V/4 "/>
</bind>
</comp>

<comp id="587" class="1005" name="input_registers_0_2_V_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="3"/>
<pin id="589" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="input_registers_0_2_V (phireg) "/>
</bind>
</comp>

<comp id="590" class="1004" name="input_registers_0_2_V_phi_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="1"/>
<pin id="592" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="593" dir="0" index="2" bw="8" slack="1"/>
<pin id="594" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="595" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_0_2_V/4 "/>
</bind>
</comp>

<comp id="598" class="1005" name="input_registers_1_0_V_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="2"/>
<pin id="600" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_registers_1_0_V (phireg) "/>
</bind>
</comp>

<comp id="602" class="1004" name="input_registers_1_0_V_phi_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="1"/>
<pin id="604" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="605" dir="0" index="2" bw="1" slack="2"/>
<pin id="606" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="607" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_1_0_V/4 "/>
</bind>
</comp>

<comp id="611" class="1005" name="input_registers_1_1_V_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="1"/>
<pin id="613" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_registers_1_1_V (phireg) "/>
</bind>
</comp>

<comp id="614" class="1004" name="input_registers_1_1_V_phi_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="1"/>
<pin id="616" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="617" dir="0" index="2" bw="8" slack="1"/>
<pin id="618" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="619" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_1_1_V/5 "/>
</bind>
</comp>

<comp id="623" class="1005" name="input_registers_1_2_V_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="2"/>
<pin id="625" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_registers_1_2_V (phireg) "/>
</bind>
</comp>

<comp id="626" class="1004" name="input_registers_1_2_V_phi_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="1"/>
<pin id="628" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="629" dir="0" index="2" bw="8" slack="1"/>
<pin id="630" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="631" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_1_2_V/5 "/>
</bind>
</comp>

<comp id="635" class="1005" name="input_registers_1_0_V_1_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="637" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="input_registers_1_0_V_1 (phireg) "/>
</bind>
</comp>

<comp id="638" class="1004" name="input_registers_1_0_V_1_phi_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="1"/>
<pin id="640" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="641" dir="0" index="2" bw="8" slack="1"/>
<pin id="642" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="643" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_1_0_V_1/6 "/>
</bind>
</comp>

<comp id="647" class="1005" name="input_registers_0_1_V_1_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="649" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="input_registers_0_1_V_1 (phireg) "/>
</bind>
</comp>

<comp id="650" class="1004" name="input_registers_0_1_V_1_phi_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="1"/>
<pin id="652" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="653" dir="0" index="2" bw="8" slack="3"/>
<pin id="654" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="655" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_0_1_V_1/7 "/>
</bind>
</comp>

<comp id="659" class="1005" name="input_registers_0_2_V_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="1"/>
<pin id="661" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_registers_0_2_V_1 (phireg) "/>
</bind>
</comp>

<comp id="662" class="1004" name="input_registers_0_2_V_1_phi_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="1"/>
<pin id="664" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="665" dir="0" index="2" bw="8" slack="1"/>
<pin id="666" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="667" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_0_2_V_1/7 "/>
</bind>
</comp>

<comp id="670" class="1005" name="input_registers_1_1_V_1_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="1"/>
<pin id="672" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_registers_1_1_V_1 (phireg) "/>
</bind>
</comp>

<comp id="673" class="1004" name="input_registers_1_1_V_1_phi_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="1"/>
<pin id="675" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="676" dir="0" index="2" bw="8" slack="2"/>
<pin id="677" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="678" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_1_1_V_1/7 "/>
</bind>
</comp>

<comp id="683" class="1005" name="input_registers_1_2_V_1_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="1"/>
<pin id="685" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_registers_1_2_V_1 (phireg) "/>
</bind>
</comp>

<comp id="686" class="1004" name="input_registers_1_2_V_1_phi_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="1"/>
<pin id="688" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="689" dir="0" index="2" bw="8" slack="1"/>
<pin id="690" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="691" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_1_2_V_1/7 "/>
</bind>
</comp>

<comp id="695" class="1005" name="input_registers_0_1_V_2_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="697" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="input_registers_0_1_V_2 (phireg) "/>
</bind>
</comp>

<comp id="698" class="1004" name="input_registers_0_1_V_2_phi_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="0"/>
<pin id="700" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="701" dir="0" index="2" bw="8" slack="1"/>
<pin id="702" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="703" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_0_1_V_2/8 "/>
</bind>
</comp>

<comp id="707" class="1005" name="input_registers_0_2_V_2_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="709" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="input_registers_0_2_V_2 (phireg) "/>
</bind>
</comp>

<comp id="710" class="1004" name="input_registers_0_2_V_2_phi_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="0"/>
<pin id="712" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="713" dir="0" index="2" bw="8" slack="1"/>
<pin id="714" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="715" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_0_2_V_2/8 "/>
</bind>
</comp>

<comp id="718" class="1005" name="input_registers_1_0_V_2_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="720" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="input_registers_1_0_V_2 (phireg) "/>
</bind>
</comp>

<comp id="721" class="1004" name="input_registers_1_0_V_2_phi_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="1"/>
<pin id="723" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="724" dir="0" index="2" bw="8" slack="1"/>
<pin id="725" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="726" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_1_0_V_2/8 "/>
</bind>
</comp>

<comp id="729" class="1005" name="input_registers_1_1_V_2_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="731" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="input_registers_1_1_V_2 (phireg) "/>
</bind>
</comp>

<comp id="732" class="1004" name="input_registers_1_1_V_2_phi_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="1"/>
<pin id="734" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="735" dir="0" index="2" bw="8" slack="1"/>
<pin id="736" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="737" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_1_1_V_2/8 "/>
</bind>
</comp>

<comp id="741" class="1005" name="input_registers_1_2_V_2_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="743" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="input_registers_1_2_V_2 (phireg) "/>
</bind>
</comp>

<comp id="744" class="1004" name="input_registers_1_2_V_2_phi_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="0"/>
<pin id="746" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="747" dir="0" index="2" bw="8" slack="0"/>
<pin id="748" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="749" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_1_2_V_2/8 "/>
</bind>
</comp>

<comp id="753" class="1004" name="grp_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="4" slack="2"/>
<pin id="755" dir="0" index="1" bw="3" slack="0"/>
<pin id="756" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/5 add_ln125_1/6 "/>
</bind>
</comp>

<comp id="758" class="1004" name="grp_load_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="5"/>
<pin id="760" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_registers_0_3_V_4_load/6 input_registers_0_3_V_4_load_1/7 "/>
</bind>
</comp>

<comp id="761" class="1004" name="grp_load_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="5"/>
<pin id="763" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_registers_1_3_V_4_load/6 input_registers_1_3_V_4_load_1/8 "/>
</bind>
</comp>

<comp id="764" class="1005" name="reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="1"/>
<pin id="766" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_registers_2_1_V_4 input_registers_2_3_V "/>
</bind>
</comp>

<comp id="770" class="1005" name="reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="1"/>
<pin id="772" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_registers_V_load_1 weight_registers_V_load_2 "/>
</bind>
</comp>

<comp id="776" class="1004" name="trunc_ln25_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="2" slack="0"/>
<pin id="778" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/2 "/>
</bind>
</comp>

<comp id="780" class="1004" name="trunc_ln27_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="2" slack="0"/>
<pin id="782" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="784" class="1004" name="empty_13_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_13/2 "/>
</bind>
</comp>

<comp id="790" class="1004" name="icmp_ln25_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="4" slack="0"/>
<pin id="792" dir="0" index="1" bw="4" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="796" class="1004" name="add_ln25_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="4" slack="0"/>
<pin id="799" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="802" class="1004" name="icmp_ln27_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="4" slack="0"/>
<pin id="804" dir="0" index="1" bw="4" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="808" class="1004" name="select_ln25_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="2" slack="0"/>
<pin id="811" dir="0" index="2" bw="2" slack="0"/>
<pin id="812" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/2 "/>
</bind>
</comp>

<comp id="816" class="1004" name="add_ln25_1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="2" slack="0"/>
<pin id="819" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/2 "/>
</bind>
</comp>

<comp id="822" class="1004" name="trunc_ln25_1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="2" slack="0"/>
<pin id="824" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_1/2 "/>
</bind>
</comp>

<comp id="826" class="1004" name="select_ln25_1_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="0" index="2" bw="1" slack="0"/>
<pin id="830" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/2 "/>
</bind>
</comp>

<comp id="834" class="1004" name="select_ln25_2_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="0" index="2" bw="1" slack="0"/>
<pin id="838" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_2/2 "/>
</bind>
</comp>

<comp id="842" class="1004" name="xor_ln25_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/2 "/>
</bind>
</comp>

<comp id="848" class="1004" name="icmp_ln30_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="2" slack="0"/>
<pin id="850" dir="0" index="1" bw="2" slack="0"/>
<pin id="851" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="854" class="1004" name="and_ln25_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/2 "/>
</bind>
</comp>

<comp id="860" class="1004" name="select_ln25_3_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="2" slack="0"/>
<pin id="863" dir="0" index="2" bw="2" slack="0"/>
<pin id="864" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_3/2 "/>
</bind>
</comp>

<comp id="868" class="1004" name="output_y_2_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="2" slack="0"/>
<pin id="871" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_y_2/2 "/>
</bind>
</comp>

<comp id="874" class="1004" name="or_ln27_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="0"/>
<pin id="876" dir="0" index="1" bw="1" slack="0"/>
<pin id="877" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/2 "/>
</bind>
</comp>

<comp id="880" class="1004" name="select_ln27_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="2" slack="0"/>
<pin id="883" dir="0" index="2" bw="2" slack="0"/>
<pin id="884" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/2 "/>
</bind>
</comp>

<comp id="888" class="1004" name="select_ln27_1_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="4" slack="0"/>
<pin id="891" dir="0" index="2" bw="4" slack="0"/>
<pin id="892" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_1/2 "/>
</bind>
</comp>

<comp id="896" class="1004" name="trunc_ln27_1_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="2" slack="0"/>
<pin id="898" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_1/2 "/>
</bind>
</comp>

<comp id="900" class="1004" name="p_mid1_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="0"/>
<pin id="902" dir="0" index="1" bw="1" slack="0"/>
<pin id="903" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="906" class="1004" name="select_ln27_2_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="1" slack="0"/>
<pin id="909" dir="0" index="2" bw="1" slack="0"/>
<pin id="910" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_2/2 "/>
</bind>
</comp>

<comp id="914" class="1004" name="select_ln27_3_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="2" slack="0"/>
<pin id="917" dir="0" index="2" bw="2" slack="0"/>
<pin id="918" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_3/2 "/>
</bind>
</comp>

<comp id="922" class="1004" name="kernel_y_cast1_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="2" slack="0"/>
<pin id="924" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel_y_cast1/2 "/>
</bind>
</comp>

<comp id="926" class="1004" name="empty_16_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="3" slack="0"/>
<pin id="928" dir="0" index="1" bw="2" slack="0"/>
<pin id="929" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_16/2 "/>
</bind>
</comp>

<comp id="932" class="1004" name="p_cast40_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="3" slack="0"/>
<pin id="934" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast40/2 "/>
</bind>
</comp>

<comp id="936" class="1004" name="mul_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="5" slack="0"/>
<pin id="938" dir="0" index="1" bw="3" slack="0"/>
<pin id="939" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="0"/>
<pin id="944" dir="0" index="1" bw="7" slack="0"/>
<pin id="945" dir="0" index="2" bw="4" slack="0"/>
<pin id="946" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="950" class="1004" name="mul1_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="2" slack="0"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="0" index="2" bw="1" slack="0"/>
<pin id="954" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul1/2 "/>
</bind>
</comp>

<comp id="958" class="1004" name="cmp50_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="2" slack="0"/>
<pin id="960" dir="0" index="1" bw="2" slack="0"/>
<pin id="961" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp50/2 "/>
</bind>
</comp>

<comp id="964" class="1004" name="cmp98_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="2" slack="0"/>
<pin id="966" dir="0" index="1" bw="2" slack="0"/>
<pin id="967" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp98/2 "/>
</bind>
</comp>

<comp id="970" class="1004" name="zext_ln216_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="2" slack="0"/>
<pin id="972" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216/2 "/>
</bind>
</comp>

<comp id="974" class="1004" name="zext_ln216_1_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="4" slack="0"/>
<pin id="976" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216_1/2 "/>
</bind>
</comp>

<comp id="978" class="1004" name="trunc_ln216_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="4" slack="0"/>
<pin id="980" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216/2 "/>
</bind>
</comp>

<comp id="982" class="1004" name="shl_ln_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="5" slack="0"/>
<pin id="984" dir="0" index="1" bw="3" slack="0"/>
<pin id="985" dir="0" index="2" bw="1" slack="0"/>
<pin id="986" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="990" class="1004" name="sub_ln216_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="5" slack="0"/>
<pin id="992" dir="0" index="1" bw="4" slack="0"/>
<pin id="993" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216/2 "/>
</bind>
</comp>

<comp id="996" class="1004" name="add_ln216_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="5" slack="0"/>
<pin id="999" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216/2 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="trunc_ln216_1_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="5" slack="0"/>
<pin id="1004" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216_1/2 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="shl_ln216_1_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="6" slack="0"/>
<pin id="1008" dir="0" index="1" bw="3" slack="0"/>
<pin id="1009" dir="0" index="2" bw="1" slack="0"/>
<pin id="1010" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_1/2 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="shl_ln216_2_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="6" slack="0"/>
<pin id="1016" dir="0" index="1" bw="5" slack="0"/>
<pin id="1017" dir="0" index="2" bw="1" slack="0"/>
<pin id="1018" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_2/2 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="sub_ln216_1_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="6" slack="0"/>
<pin id="1024" dir="0" index="1" bw="6" slack="0"/>
<pin id="1025" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216_1/2 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="add_ln216_1_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="6" slack="0"/>
<pin id="1030" dir="0" index="1" bw="2" slack="0"/>
<pin id="1031" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_1/2 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="zext_ln538_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="6" slack="0"/>
<pin id="1036" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538/2 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="add_ln216_2_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="3" slack="0"/>
<pin id="1041" dir="0" index="1" bw="5" slack="0"/>
<pin id="1042" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_2/2 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="trunc_ln216_2_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="5" slack="0"/>
<pin id="1047" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216_2/2 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="shl_ln216_3_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="6" slack="0"/>
<pin id="1051" dir="0" index="1" bw="3" slack="0"/>
<pin id="1052" dir="0" index="2" bw="1" slack="0"/>
<pin id="1053" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_3/2 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="shl_ln216_4_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="6" slack="0"/>
<pin id="1059" dir="0" index="1" bw="5" slack="0"/>
<pin id="1060" dir="0" index="2" bw="1" slack="0"/>
<pin id="1061" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_4/2 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="sub_ln216_2_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="6" slack="0"/>
<pin id="1067" dir="0" index="1" bw="6" slack="0"/>
<pin id="1068" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216_2/2 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="add_ln216_3_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="6" slack="0"/>
<pin id="1073" dir="0" index="1" bw="2" slack="0"/>
<pin id="1074" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_3/2 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="zext_ln538_1_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="6" slack="0"/>
<pin id="1079" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_1/2 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="icmp_ln874_1_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="4" slack="0"/>
<pin id="1084" dir="0" index="1" bw="4" slack="0"/>
<pin id="1085" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_1/2 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="add_ln695_1_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="0"/>
<pin id="1090" dir="0" index="1" bw="4" slack="0"/>
<pin id="1091" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_1/2 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="add_ln27_1_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="4" slack="0"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/2 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="select_ln27_4_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="4" slack="0"/>
<pin id="1103" dir="0" index="2" bw="4" slack="0"/>
<pin id="1104" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_4/2 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="zext_ln30_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="2" slack="1"/>
<pin id="1110" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/3 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="p_shl_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="4" slack="0"/>
<pin id="1113" dir="0" index="1" bw="2" slack="1"/>
<pin id="1114" dir="0" index="2" bw="1" slack="0"/>
<pin id="1115" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="empty_15_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="4" slack="0"/>
<pin id="1120" dir="0" index="1" bw="2" slack="0"/>
<pin id="1121" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_15/3 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="p_cast_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="4" slack="0"/>
<pin id="1126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/3 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="input_registers_1_0_V_3_load_load_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="8" slack="2"/>
<pin id="1131" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_registers_1_0_V_3_load/3 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="input_registers_2_0_V_load_load_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="8" slack="2"/>
<pin id="1135" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_registers_2_0_V_load/3 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="select_ln119_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="1"/>
<pin id="1139" dir="0" index="1" bw="4" slack="0"/>
<pin id="1140" dir="0" index="2" bw="4" slack="1"/>
<pin id="1141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119/3 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="zext_ln216_2_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="4" slack="0"/>
<pin id="1145" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216_2/3 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="trunc_ln216_4_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="4" slack="0"/>
<pin id="1149" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216_4/3 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="shl_ln216_7_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="5" slack="0"/>
<pin id="1153" dir="0" index="1" bw="3" slack="0"/>
<pin id="1154" dir="0" index="2" bw="1" slack="0"/>
<pin id="1155" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_7/3 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="sub_ln216_4_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="5" slack="0"/>
<pin id="1161" dir="0" index="1" bw="4" slack="0"/>
<pin id="1162" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216_4/3 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="add_ln216_5_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="3" slack="0"/>
<pin id="1167" dir="0" index="1" bw="5" slack="0"/>
<pin id="1168" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_5/3 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="trunc_ln216_5_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="5" slack="0"/>
<pin id="1173" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216_5/3 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="shl_ln216_8_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="6" slack="0"/>
<pin id="1177" dir="0" index="1" bw="3" slack="0"/>
<pin id="1178" dir="0" index="2" bw="1" slack="0"/>
<pin id="1179" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_8/3 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="shl_ln216_9_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="6" slack="0"/>
<pin id="1185" dir="0" index="1" bw="5" slack="0"/>
<pin id="1186" dir="0" index="2" bw="1" slack="0"/>
<pin id="1187" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_9/3 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="sub_ln216_5_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="6" slack="0"/>
<pin id="1193" dir="0" index="1" bw="6" slack="0"/>
<pin id="1194" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216_5/3 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="add_ln216_6_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="6" slack="0"/>
<pin id="1199" dir="0" index="1" bw="2" slack="1"/>
<pin id="1200" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_6/3 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="zext_ln538_3_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="6" slack="0"/>
<pin id="1204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_3/3 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="trunc_ln216_6_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="5" slack="0"/>
<pin id="1209" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216_6/3 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="shl_ln216_s_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="6" slack="0"/>
<pin id="1213" dir="0" index="1" bw="3" slack="0"/>
<pin id="1214" dir="0" index="2" bw="1" slack="0"/>
<pin id="1215" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_s/3 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="shl_ln216_10_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="6" slack="0"/>
<pin id="1221" dir="0" index="1" bw="5" slack="0"/>
<pin id="1222" dir="0" index="2" bw="1" slack="0"/>
<pin id="1223" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_10/3 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="sub_ln216_6_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="6" slack="0"/>
<pin id="1229" dir="0" index="1" bw="6" slack="0"/>
<pin id="1230" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216_6/3 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="add_ln216_7_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="6" slack="0"/>
<pin id="1235" dir="0" index="1" bw="2" slack="1"/>
<pin id="1236" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_7/3 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="zext_ln538_4_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="6" slack="0"/>
<pin id="1240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_4/3 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="input_registers_2_1_V_load_load_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="8" slack="2"/>
<pin id="1245" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_registers_2_1_V_load/3 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="icmp_ln874_2_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="4" slack="0"/>
<pin id="1249" dir="0" index="1" bw="4" slack="0"/>
<pin id="1250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_2/3 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="add_ln695_2_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="0"/>
<pin id="1255" dir="0" index="1" bw="4" slack="0"/>
<pin id="1256" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_2/3 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="select_ln119_1_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="1" slack="0"/>
<pin id="1261" dir="0" index="1" bw="4" slack="0"/>
<pin id="1262" dir="0" index="2" bw="4" slack="0"/>
<pin id="1263" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_1/3 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="zext_ln216_3_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="4" slack="0"/>
<pin id="1269" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216_3/3 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="trunc_ln216_8_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="4" slack="0"/>
<pin id="1273" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216_8/3 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="shl_ln216_13_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="5" slack="0"/>
<pin id="1277" dir="0" index="1" bw="3" slack="0"/>
<pin id="1278" dir="0" index="2" bw="1" slack="0"/>
<pin id="1279" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_13/3 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="sub_ln216_8_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="5" slack="0"/>
<pin id="1285" dir="0" index="1" bw="4" slack="0"/>
<pin id="1286" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216_8/3 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="trunc_ln216_3_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="5" slack="2"/>
<pin id="1291" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216_3/4 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="shl_ln216_5_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="6" slack="0"/>
<pin id="1294" dir="0" index="1" bw="3" slack="0"/>
<pin id="1295" dir="0" index="2" bw="1" slack="0"/>
<pin id="1296" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_5/4 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="shl_ln216_6_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="6" slack="0"/>
<pin id="1302" dir="0" index="1" bw="5" slack="2"/>
<pin id="1303" dir="0" index="2" bw="1" slack="0"/>
<pin id="1304" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_6/4 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="sub_ln216_3_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="6" slack="0"/>
<pin id="1309" dir="0" index="1" bw="6" slack="0"/>
<pin id="1310" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216_3/4 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="add_ln216_4_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="6" slack="0"/>
<pin id="1315" dir="0" index="1" bw="2" slack="2"/>
<pin id="1316" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_4/4 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="add_ln216_8_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="0"/>
<pin id="1320" dir="0" index="1" bw="5" slack="1"/>
<pin id="1321" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_8/4 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="trunc_ln216_7_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="5" slack="0"/>
<pin id="1325" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216_7/4 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="shl_ln216_11_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="6" slack="0"/>
<pin id="1329" dir="0" index="1" bw="3" slack="0"/>
<pin id="1330" dir="0" index="2" bw="1" slack="0"/>
<pin id="1331" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_11/4 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="shl_ln216_12_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="6" slack="0"/>
<pin id="1337" dir="0" index="1" bw="5" slack="0"/>
<pin id="1338" dir="0" index="2" bw="1" slack="0"/>
<pin id="1339" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_12/4 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="sub_ln216_7_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="6" slack="0"/>
<pin id="1345" dir="0" index="1" bw="6" slack="0"/>
<pin id="1346" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216_7/4 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="add_ln216_9_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="6" slack="0"/>
<pin id="1351" dir="0" index="1" bw="2" slack="2"/>
<pin id="1352" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_9/4 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="trunc_ln216_9_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="5" slack="1"/>
<pin id="1356" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216_9/4 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="shl_ln216_14_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="6" slack="0"/>
<pin id="1359" dir="0" index="1" bw="3" slack="0"/>
<pin id="1360" dir="0" index="2" bw="1" slack="0"/>
<pin id="1361" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_14/4 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="shl_ln216_15_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="6" slack="0"/>
<pin id="1367" dir="0" index="1" bw="5" slack="1"/>
<pin id="1368" dir="0" index="2" bw="1" slack="0"/>
<pin id="1369" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_15/4 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="sub_ln216_9_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="6" slack="0"/>
<pin id="1374" dir="0" index="1" bw="6" slack="0"/>
<pin id="1375" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216_9/4 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="add_ln216_10_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="6" slack="0"/>
<pin id="1380" dir="0" index="1" bw="2" slack="2"/>
<pin id="1381" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_10/4 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="zext_ln538_6_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="6" slack="0"/>
<pin id="1385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_6/4 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="add_ln216_11_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="1" slack="0"/>
<pin id="1390" dir="0" index="1" bw="5" slack="1"/>
<pin id="1391" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_11/4 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="trunc_ln216_10_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="5" slack="0"/>
<pin id="1395" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216_10/4 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="shl_ln216_16_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="6" slack="0"/>
<pin id="1399" dir="0" index="1" bw="3" slack="0"/>
<pin id="1400" dir="0" index="2" bw="1" slack="0"/>
<pin id="1401" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_16/4 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="shl_ln216_17_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="6" slack="0"/>
<pin id="1407" dir="0" index="1" bw="5" slack="0"/>
<pin id="1408" dir="0" index="2" bw="1" slack="0"/>
<pin id="1409" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_17/4 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="sub_ln216_10_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="6" slack="0"/>
<pin id="1415" dir="0" index="1" bw="6" slack="0"/>
<pin id="1416" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216_10/4 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="add_ln216_12_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="6" slack="0"/>
<pin id="1421" dir="0" index="1" bw="2" slack="2"/>
<pin id="1422" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_12/4 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="zext_ln538_7_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="6" slack="0"/>
<pin id="1426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_7/4 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="add_ln216_13_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="3" slack="0"/>
<pin id="1431" dir="0" index="1" bw="5" slack="1"/>
<pin id="1432" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_13/4 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="trunc_ln216_11_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="5" slack="0"/>
<pin id="1436" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216_11/4 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="shl_ln216_18_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="6" slack="0"/>
<pin id="1440" dir="0" index="1" bw="3" slack="0"/>
<pin id="1441" dir="0" index="2" bw="1" slack="0"/>
<pin id="1442" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_18/4 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="shl_ln216_19_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="6" slack="0"/>
<pin id="1448" dir="0" index="1" bw="5" slack="0"/>
<pin id="1449" dir="0" index="2" bw="1" slack="0"/>
<pin id="1450" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_19/4 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="sub_ln216_11_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="6" slack="0"/>
<pin id="1456" dir="0" index="1" bw="6" slack="0"/>
<pin id="1457" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216_11/4 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="add_ln216_14_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="6" slack="0"/>
<pin id="1462" dir="0" index="1" bw="2" slack="2"/>
<pin id="1463" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_14/4 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="icmp_ln874_3_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="4" slack="1"/>
<pin id="1467" dir="0" index="1" bw="4" slack="0"/>
<pin id="1468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_3/4 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="add_ln695_3_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="1" slack="0"/>
<pin id="1472" dir="0" index="1" bw="4" slack="1"/>
<pin id="1473" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_3/4 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="select_ln119_2_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="1" slack="0"/>
<pin id="1477" dir="0" index="1" bw="4" slack="0"/>
<pin id="1478" dir="0" index="2" bw="4" slack="0"/>
<pin id="1479" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_2/4 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="add_ln38_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="4" slack="1"/>
<pin id="1485" dir="0" index="1" bw="1" slack="0"/>
<pin id="1486" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/4 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="zext_ln38_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="4" slack="0"/>
<pin id="1490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/4 "/>
</bind>
</comp>

<comp id="1493" class="1004" name="icmp_ln874_4_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="4" slack="0"/>
<pin id="1495" dir="0" index="1" bw="4" slack="0"/>
<pin id="1496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_4/4 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="add_ln695_4_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="1" slack="0"/>
<pin id="1501" dir="0" index="1" bw="4" slack="0"/>
<pin id="1502" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_4/4 "/>
</bind>
</comp>

<comp id="1505" class="1004" name="select_ln119_3_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="1" slack="0"/>
<pin id="1507" dir="0" index="1" bw="4" slack="0"/>
<pin id="1508" dir="0" index="2" bw="4" slack="0"/>
<pin id="1509" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_3/4 "/>
</bind>
</comp>

<comp id="1513" class="1004" name="trunc_ln216_14_fu_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="4" slack="0"/>
<pin id="1515" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216_14/4 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="zext_ln538_2_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="6" slack="1"/>
<pin id="1519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_2/5 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="zext_ln538_5_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="6" slack="1"/>
<pin id="1523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_5/5 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="store_ln107_store_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="8" slack="0"/>
<pin id="1527" dir="0" index="1" bw="8" slack="4"/>
<pin id="1528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/5 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="zext_ln216_5_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="4" slack="1"/>
<pin id="1532" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216_5/5 "/>
</bind>
</comp>

<comp id="1533" class="1004" name="trunc_ln216_12_fu_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="4" slack="1"/>
<pin id="1535" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216_12/5 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="shl_ln216_20_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="5" slack="0"/>
<pin id="1538" dir="0" index="1" bw="3" slack="0"/>
<pin id="1539" dir="0" index="2" bw="1" slack="0"/>
<pin id="1540" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_20/5 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="sub_ln216_12_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="5" slack="0"/>
<pin id="1546" dir="0" index="1" bw="4" slack="0"/>
<pin id="1547" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216_12/5 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="zext_ln216_6_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="4" slack="1"/>
<pin id="1552" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216_6/5 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="shl_ln216_23_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="5" slack="0"/>
<pin id="1555" dir="0" index="1" bw="3" slack="1"/>
<pin id="1556" dir="0" index="2" bw="1" slack="0"/>
<pin id="1557" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_23/5 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="sub_ln216_14_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="5" slack="0"/>
<pin id="1562" dir="0" index="1" bw="4" slack="0"/>
<pin id="1563" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216_14/5 "/>
</bind>
</comp>

<comp id="1566" class="1004" name="icmp_ln874_5_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="4" slack="1"/>
<pin id="1568" dir="0" index="1" bw="4" slack="0"/>
<pin id="1569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_5/5 "/>
</bind>
</comp>

<comp id="1571" class="1004" name="add_ln695_5_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="1" slack="0"/>
<pin id="1573" dir="0" index="1" bw="4" slack="1"/>
<pin id="1574" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_5/5 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="select_ln119_4_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="1" slack="0"/>
<pin id="1578" dir="0" index="1" bw="4" slack="0"/>
<pin id="1579" dir="0" index="2" bw="4" slack="0"/>
<pin id="1580" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_4/5 "/>
</bind>
</comp>

<comp id="1584" class="1004" name="zext_ln216_7_fu_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="4" slack="0"/>
<pin id="1586" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216_7/5 "/>
</bind>
</comp>

<comp id="1588" class="1004" name="trunc_ln216_16_fu_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="4" slack="0"/>
<pin id="1590" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216_16/5 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="shl_ln216_26_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="5" slack="0"/>
<pin id="1594" dir="0" index="1" bw="3" slack="0"/>
<pin id="1595" dir="0" index="2" bw="1" slack="0"/>
<pin id="1596" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_26/5 "/>
</bind>
</comp>

<comp id="1600" class="1004" name="sub_ln216_16_fu_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="5" slack="0"/>
<pin id="1602" dir="0" index="1" bw="4" slack="0"/>
<pin id="1603" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216_16/5 "/>
</bind>
</comp>

<comp id="1606" class="1004" name="icmp_ln874_6_fu_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="4" slack="0"/>
<pin id="1608" dir="0" index="1" bw="4" slack="0"/>
<pin id="1609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_6/5 "/>
</bind>
</comp>

<comp id="1612" class="1004" name="add_ln695_6_fu_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="1" slack="0"/>
<pin id="1614" dir="0" index="1" bw="4" slack="0"/>
<pin id="1615" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_6/5 "/>
</bind>
</comp>

<comp id="1618" class="1004" name="select_ln119_5_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="1" slack="0"/>
<pin id="1620" dir="0" index="1" bw="4" slack="0"/>
<pin id="1621" dir="0" index="2" bw="4" slack="0"/>
<pin id="1622" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_5/5 "/>
</bind>
</comp>

<comp id="1626" class="1004" name="add_ln125_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="1" slack="0"/>
<pin id="1628" dir="0" index="1" bw="4" slack="2"/>
<pin id="1629" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125/5 "/>
</bind>
</comp>

<comp id="1631" class="1004" name="zext_ln125_fu_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="4" slack="0"/>
<pin id="1633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/5 "/>
</bind>
</comp>

<comp id="1636" class="1004" name="zext_ln38_1_fu_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="4" slack="0"/>
<pin id="1638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1/5 "/>
</bind>
</comp>

<comp id="1641" class="1004" name="input_registers_0_3_V_1_fu_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="1" slack="4"/>
<pin id="1643" dir="0" index="1" bw="8" slack="0"/>
<pin id="1644" dir="0" index="2" bw="8" slack="0"/>
<pin id="1645" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="input_registers_0_3_V_1/6 "/>
</bind>
</comp>

<comp id="1648" class="1004" name="input_registers_1_3_V_1_fu_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="1" slack="4"/>
<pin id="1650" dir="0" index="1" bw="8" slack="0"/>
<pin id="1651" dir="0" index="2" bw="8" slack="0"/>
<pin id="1652" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="input_registers_1_3_V_1/6 "/>
</bind>
</comp>

<comp id="1655" class="1004" name="zext_ln538_8_fu_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="6" slack="2"/>
<pin id="1657" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_8/6 "/>
</bind>
</comp>

<comp id="1659" class="1004" name="conv_i302_145_fu_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="2" slack="4"/>
<pin id="1661" dir="0" index="1" bw="2" slack="0"/>
<pin id="1662" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="conv_i302_145/6 "/>
</bind>
</comp>

<comp id="1664" class="1004" name="zext_ln216_4_fu_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="2" slack="0"/>
<pin id="1666" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216_4/6 "/>
</bind>
</comp>

<comp id="1668" class="1004" name="add_ln216_15_fu_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="1" slack="0"/>
<pin id="1670" dir="0" index="1" bw="5" slack="1"/>
<pin id="1671" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_15/6 "/>
</bind>
</comp>

<comp id="1673" class="1004" name="trunc_ln216_13_fu_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="5" slack="0"/>
<pin id="1675" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216_13/6 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="shl_ln216_21_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="6" slack="0"/>
<pin id="1679" dir="0" index="1" bw="3" slack="0"/>
<pin id="1680" dir="0" index="2" bw="1" slack="0"/>
<pin id="1681" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_21/6 "/>
</bind>
</comp>

<comp id="1685" class="1004" name="shl_ln216_22_fu_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="6" slack="0"/>
<pin id="1687" dir="0" index="1" bw="5" slack="0"/>
<pin id="1688" dir="0" index="2" bw="1" slack="0"/>
<pin id="1689" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_22/6 "/>
</bind>
</comp>

<comp id="1693" class="1004" name="sub_ln216_13_fu_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="6" slack="0"/>
<pin id="1695" dir="0" index="1" bw="6" slack="0"/>
<pin id="1696" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216_13/6 "/>
</bind>
</comp>

<comp id="1699" class="1004" name="add_ln216_16_fu_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="6" slack="0"/>
<pin id="1701" dir="0" index="1" bw="2" slack="0"/>
<pin id="1702" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_16/6 "/>
</bind>
</comp>

<comp id="1705" class="1004" name="zext_ln538_9_fu_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="6" slack="0"/>
<pin id="1707" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_9/6 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="add_ln216_17_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="3" slack="0"/>
<pin id="1712" dir="0" index="1" bw="5" slack="1"/>
<pin id="1713" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_17/6 "/>
</bind>
</comp>

<comp id="1715" class="1004" name="trunc_ln216_15_fu_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="5" slack="0"/>
<pin id="1717" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216_15/6 "/>
</bind>
</comp>

<comp id="1719" class="1004" name="shl_ln216_24_fu_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="6" slack="0"/>
<pin id="1721" dir="0" index="1" bw="3" slack="0"/>
<pin id="1722" dir="0" index="2" bw="1" slack="0"/>
<pin id="1723" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_24/6 "/>
</bind>
</comp>

<comp id="1727" class="1004" name="shl_ln216_25_fu_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="6" slack="0"/>
<pin id="1729" dir="0" index="1" bw="5" slack="0"/>
<pin id="1730" dir="0" index="2" bw="1" slack="0"/>
<pin id="1731" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_25/6 "/>
</bind>
</comp>

<comp id="1735" class="1004" name="sub_ln216_15_fu_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="6" slack="0"/>
<pin id="1737" dir="0" index="1" bw="6" slack="0"/>
<pin id="1738" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216_15/6 "/>
</bind>
</comp>

<comp id="1741" class="1004" name="add_ln216_18_fu_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="6" slack="0"/>
<pin id="1743" dir="0" index="1" bw="2" slack="0"/>
<pin id="1744" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_18/6 "/>
</bind>
</comp>

<comp id="1747" class="1004" name="trunc_ln216_17_fu_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="5" slack="1"/>
<pin id="1749" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216_17/6 "/>
</bind>
</comp>

<comp id="1750" class="1004" name="shl_ln216_27_fu_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="6" slack="0"/>
<pin id="1752" dir="0" index="1" bw="3" slack="0"/>
<pin id="1753" dir="0" index="2" bw="1" slack="0"/>
<pin id="1754" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_27/6 "/>
</bind>
</comp>

<comp id="1758" class="1004" name="shl_ln216_28_fu_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="6" slack="0"/>
<pin id="1760" dir="0" index="1" bw="5" slack="1"/>
<pin id="1761" dir="0" index="2" bw="1" slack="0"/>
<pin id="1762" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln216_28/6 "/>
</bind>
</comp>

<comp id="1765" class="1004" name="sub_ln216_17_fu_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="6" slack="0"/>
<pin id="1767" dir="0" index="1" bw="6" slack="0"/>
<pin id="1768" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216_17/6 "/>
</bind>
</comp>

<comp id="1771" class="1004" name="add_ln216_19_fu_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="6" slack="0"/>
<pin id="1773" dir="0" index="1" bw="2" slack="0"/>
<pin id="1774" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_19/6 "/>
</bind>
</comp>

<comp id="1777" class="1004" name="icmp_ln874_7_fu_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="4" slack="1"/>
<pin id="1779" dir="0" index="1" bw="4" slack="0"/>
<pin id="1780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_7/6 "/>
</bind>
</comp>

<comp id="1782" class="1004" name="add_ln695_7_fu_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="4" slack="1"/>
<pin id="1784" dir="0" index="1" bw="1" slack="0"/>
<pin id="1785" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_7/6 "/>
</bind>
</comp>

<comp id="1787" class="1004" name="select_ln119_6_fu_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="1" slack="0"/>
<pin id="1789" dir="0" index="1" bw="4" slack="0"/>
<pin id="1790" dir="0" index="2" bw="4" slack="0"/>
<pin id="1791" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_6/6 "/>
</bind>
</comp>

<comp id="1795" class="1004" name="icmp_ln874_8_fu_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="4" slack="0"/>
<pin id="1797" dir="0" index="1" bw="4" slack="0"/>
<pin id="1798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_8/6 "/>
</bind>
</comp>

<comp id="1801" class="1004" name="add_ln695_8_fu_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="4" slack="0"/>
<pin id="1803" dir="0" index="1" bw="1" slack="0"/>
<pin id="1804" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_8/6 "/>
</bind>
</comp>

<comp id="1807" class="1004" name="select_ln119_7_fu_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="1" slack="0"/>
<pin id="1809" dir="0" index="1" bw="4" slack="0"/>
<pin id="1810" dir="0" index="2" bw="4" slack="0"/>
<pin id="1811" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_7/6 "/>
</bind>
</comp>

<comp id="1815" class="1004" name="zext_ln125_1_fu_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="4" slack="0"/>
<pin id="1817" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_1/6 "/>
</bind>
</comp>

<comp id="1820" class="1004" name="store_ln37_store_fu_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="8" slack="0"/>
<pin id="1822" dir="0" index="1" bw="8" slack="6"/>
<pin id="1823" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/7 "/>
</bind>
</comp>

<comp id="1825" class="1004" name="input_registers_0_3_V_3_fu_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="1" slack="5"/>
<pin id="1827" dir="0" index="1" bw="8" slack="0"/>
<pin id="1828" dir="0" index="2" bw="8" slack="0"/>
<pin id="1829" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="input_registers_0_3_V_3/7 "/>
</bind>
</comp>

<comp id="1832" class="1004" name="store_ln83_store_fu_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="8" slack="0"/>
<pin id="1834" dir="0" index="1" bw="8" slack="6"/>
<pin id="1835" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/7 "/>
</bind>
</comp>

<comp id="1837" class="1004" name="zext_ln538_10_fu_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="6" slack="1"/>
<pin id="1839" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_10/7 "/>
</bind>
</comp>

<comp id="1841" class="1004" name="zext_ln538_11_fu_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="6" slack="1"/>
<pin id="1843" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_11/7 "/>
</bind>
</comp>

<comp id="1845" class="1004" name="icmp_ln874_9_fu_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="4" slack="1"/>
<pin id="1847" dir="0" index="1" bw="4" slack="0"/>
<pin id="1848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_9/7 "/>
</bind>
</comp>

<comp id="1850" class="1004" name="add_ln695_9_fu_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="4" slack="1"/>
<pin id="1852" dir="0" index="1" bw="1" slack="0"/>
<pin id="1853" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_9/7 "/>
</bind>
</comp>

<comp id="1855" class="1004" name="select_ln119_8_fu_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="1" slack="0"/>
<pin id="1857" dir="0" index="1" bw="4" slack="0"/>
<pin id="1858" dir="0" index="2" bw="4" slack="0"/>
<pin id="1859" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_8/7 "/>
</bind>
</comp>

<comp id="1863" class="1004" name="icmp_ln874_fu_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="4" slack="0"/>
<pin id="1865" dir="0" index="1" bw="4" slack="0"/>
<pin id="1866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874/7 "/>
</bind>
</comp>

<comp id="1869" class="1004" name="add_ln695_fu_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="4" slack="0"/>
<pin id="1871" dir="0" index="1" bw="1" slack="0"/>
<pin id="1872" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695/7 "/>
</bind>
</comp>

<comp id="1875" class="1004" name="select_ln155_fu_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="1" slack="0"/>
<pin id="1877" dir="0" index="1" bw="4" slack="0"/>
<pin id="1878" dir="0" index="2" bw="4" slack="0"/>
<pin id="1879" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln155/7 "/>
</bind>
</comp>

<comp id="1883" class="1004" name="add_ln30_fu_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="2" slack="5"/>
<pin id="1885" dir="0" index="1" bw="1" slack="0"/>
<pin id="1886" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/7 "/>
</bind>
</comp>

<comp id="1888" class="1004" name="input_registers_1_3_V_3_fu_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="1" slack="6"/>
<pin id="1890" dir="0" index="1" bw="8" slack="0"/>
<pin id="1891" dir="0" index="2" bw="8" slack="0"/>
<pin id="1892" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="input_registers_1_3_V_3/8 "/>
</bind>
</comp>

<comp id="1896" class="1004" name="store_ln107_store_fu_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="8" slack="0"/>
<pin id="1898" dir="0" index="1" bw="8" slack="7"/>
<pin id="1899" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/8 "/>
</bind>
</comp>

<comp id="1901" class="1004" name="store_ln107_store_fu_1901">
<pin_list>
<pin id="1902" dir="0" index="0" bw="8" slack="0"/>
<pin id="1903" dir="0" index="1" bw="8" slack="7"/>
<pin id="1904" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/8 "/>
</bind>
</comp>

<comp id="1906" class="1005" name="input_registers_0_3_V_4_reg_1906">
<pin_list>
<pin id="1907" dir="0" index="0" bw="8" slack="5"/>
<pin id="1908" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="input_registers_0_3_V_4 "/>
</bind>
</comp>

<comp id="1912" class="1005" name="input_registers_1_0_V_3_reg_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="8" slack="2"/>
<pin id="1914" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_registers_1_0_V_3 "/>
</bind>
</comp>

<comp id="1918" class="1005" name="input_registers_1_3_V_4_reg_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="8" slack="5"/>
<pin id="1920" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="input_registers_1_3_V_4 "/>
</bind>
</comp>

<comp id="1924" class="1005" name="input_registers_2_0_V_reg_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="8" slack="2"/>
<pin id="1926" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_registers_2_0_V "/>
</bind>
</comp>

<comp id="1930" class="1005" name="input_registers_2_1_V_reg_1930">
<pin_list>
<pin id="1931" dir="0" index="0" bw="8" slack="2"/>
<pin id="1932" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_registers_2_1_V "/>
</bind>
</comp>

<comp id="1936" class="1005" name="inner_fifos_0_0_V_V_reg_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="8" slack="0"/>
<pin id="1938" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="inner_fifos_0_0_V_V "/>
</bind>
</comp>

<comp id="1942" class="1005" name="inner_fifos_0_1_V_V_reg_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="8" slack="0"/>
<pin id="1944" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="inner_fifos_0_1_V_V "/>
</bind>
</comp>

<comp id="1948" class="1005" name="inner_fifos_0_2_V_V_reg_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="8" slack="0"/>
<pin id="1950" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="inner_fifos_0_2_V_V "/>
</bind>
</comp>

<comp id="1954" class="1005" name="inner_fifos_1_0_V_V_reg_1954">
<pin_list>
<pin id="1955" dir="0" index="0" bw="8" slack="0"/>
<pin id="1956" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="inner_fifos_1_0_V_V "/>
</bind>
</comp>

<comp id="1960" class="1005" name="inner_fifos_1_1_V_V_reg_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="8" slack="0"/>
<pin id="1962" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="inner_fifos_1_1_V_V "/>
</bind>
</comp>

<comp id="1966" class="1005" name="inner_fifos_1_2_V_V_reg_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="8" slack="0"/>
<pin id="1968" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="inner_fifos_1_2_V_V "/>
</bind>
</comp>

<comp id="1972" class="1005" name="icmp_ln25_reg_1972">
<pin_list>
<pin id="1973" dir="0" index="0" bw="1" slack="1"/>
<pin id="1974" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="1976" class="1005" name="add_ln25_reg_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="4" slack="0"/>
<pin id="1978" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="1981" class="1005" name="select_ln25_3_reg_1981">
<pin_list>
<pin id="1982" dir="0" index="0" bw="2" slack="0"/>
<pin id="1983" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln25_3 "/>
</bind>
</comp>

<comp id="1986" class="1005" name="select_ln27_reg_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="2" slack="1"/>
<pin id="1988" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27 "/>
</bind>
</comp>

<comp id="1993" class="1005" name="select_ln27_2_reg_1993">
<pin_list>
<pin id="1994" dir="0" index="0" bw="1" slack="1"/>
<pin id="1995" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln27_2 "/>
</bind>
</comp>

<comp id="1997" class="1005" name="select_ln27_3_reg_1997">
<pin_list>
<pin id="1998" dir="0" index="0" bw="2" slack="0"/>
<pin id="1999" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln27_3 "/>
</bind>
</comp>

<comp id="2002" class="1005" name="mul1_reg_2002">
<pin_list>
<pin id="2003" dir="0" index="0" bw="2" slack="4"/>
<pin id="2004" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="2007" class="1005" name="cmp50_reg_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="1" slack="1"/>
<pin id="2009" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp50 "/>
</bind>
</comp>

<comp id="2015" class="1005" name="cmp98_reg_2015">
<pin_list>
<pin id="2016" dir="0" index="0" bw="1" slack="1"/>
<pin id="2017" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp98 "/>
</bind>
</comp>

<comp id="2019" class="1005" name="zext_ln216_reg_2019">
<pin_list>
<pin id="2020" dir="0" index="0" bw="6" slack="1"/>
<pin id="2021" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln216 "/>
</bind>
</comp>

<comp id="2030" class="1005" name="sub_ln216_reg_2030">
<pin_list>
<pin id="2031" dir="0" index="0" bw="5" slack="2"/>
<pin id="2032" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln216 "/>
</bind>
</comp>

<comp id="2036" class="1005" name="input_buffers_addr_reg_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="6" slack="1"/>
<pin id="2038" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr "/>
</bind>
</comp>

<comp id="2041" class="1005" name="input_buffers_addr_1_reg_2041">
<pin_list>
<pin id="2042" dir="0" index="0" bw="6" slack="1"/>
<pin id="2043" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_1 "/>
</bind>
</comp>

<comp id="2046" class="1005" name="icmp_ln874_1_reg_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="1" slack="1"/>
<pin id="2048" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln874_1 "/>
</bind>
</comp>

<comp id="2051" class="1005" name="add_ln695_1_reg_2051">
<pin_list>
<pin id="2052" dir="0" index="0" bw="4" slack="1"/>
<pin id="2053" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln695_1 "/>
</bind>
</comp>

<comp id="2056" class="1005" name="select_ln27_4_reg_2056">
<pin_list>
<pin id="2057" dir="0" index="0" bw="4" slack="0"/>
<pin id="2058" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln27_4 "/>
</bind>
</comp>

<comp id="2061" class="1005" name="empty_15_reg_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="4" slack="1"/>
<pin id="2063" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty_15 "/>
</bind>
</comp>

<comp id="2068" class="1005" name="p_cast_reg_2068">
<pin_list>
<pin id="2069" dir="0" index="0" bw="64" slack="1"/>
<pin id="2070" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="2073" class="1005" name="inner_fifos_0_0_V_V_read_reg_2073">
<pin_list>
<pin id="2074" dir="0" index="0" bw="8" slack="1"/>
<pin id="2075" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_0_0_V_V_read "/>
</bind>
</comp>

<comp id="2078" class="1005" name="inner_fifos_0_1_V_V_read_reg_2078">
<pin_list>
<pin id="2079" dir="0" index="0" bw="8" slack="1"/>
<pin id="2080" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_0_1_V_V_read "/>
</bind>
</comp>

<comp id="2083" class="1005" name="input_buffers_load_reg_2083">
<pin_list>
<pin id="2084" dir="0" index="0" bw="8" slack="1"/>
<pin id="2085" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_load "/>
</bind>
</comp>

<comp id="2088" class="1005" name="inner_fifos_0_2_V_V_read_reg_2088">
<pin_list>
<pin id="2089" dir="0" index="0" bw="8" slack="1"/>
<pin id="2090" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_0_2_V_V_read "/>
</bind>
</comp>

<comp id="2093" class="1005" name="input_buffers_load_1_reg_2093">
<pin_list>
<pin id="2094" dir="0" index="0" bw="8" slack="1"/>
<pin id="2095" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_load_1 "/>
</bind>
</comp>

<comp id="2098" class="1005" name="sub_ln216_4_reg_2098">
<pin_list>
<pin id="2099" dir="0" index="0" bw="5" slack="1"/>
<pin id="2100" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln216_4 "/>
</bind>
</comp>

<comp id="2103" class="1005" name="inner_fifos_1_0_V_V_read_reg_2103">
<pin_list>
<pin id="2104" dir="0" index="0" bw="8" slack="1"/>
<pin id="2105" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_1_0_V_V_read "/>
</bind>
</comp>

<comp id="2108" class="1005" name="input_buffers_addr_3_reg_2108">
<pin_list>
<pin id="2109" dir="0" index="0" bw="6" slack="1"/>
<pin id="2110" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_3 "/>
</bind>
</comp>

<comp id="2113" class="1005" name="input_buffers_addr_4_reg_2113">
<pin_list>
<pin id="2114" dir="0" index="0" bw="6" slack="1"/>
<pin id="2115" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_4 "/>
</bind>
</comp>

<comp id="2118" class="1005" name="select_ln119_1_reg_2118">
<pin_list>
<pin id="2119" dir="0" index="0" bw="4" slack="1"/>
<pin id="2120" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln119_1 "/>
</bind>
</comp>

<comp id="2124" class="1005" name="sub_ln216_8_reg_2124">
<pin_list>
<pin id="2125" dir="0" index="0" bw="5" slack="1"/>
<pin id="2126" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln216_8 "/>
</bind>
</comp>

<comp id="2132" class="1005" name="add_ln216_4_reg_2132">
<pin_list>
<pin id="2133" dir="0" index="0" bw="6" slack="1"/>
<pin id="2134" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln216_4 "/>
</bind>
</comp>

<comp id="2137" class="1005" name="inner_fifos_1_1_V_V_read_reg_2137">
<pin_list>
<pin id="2138" dir="0" index="0" bw="8" slack="1"/>
<pin id="2139" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_1_1_V_V_read "/>
</bind>
</comp>

<comp id="2142" class="1005" name="input_buffers_load_3_reg_2142">
<pin_list>
<pin id="2143" dir="0" index="0" bw="8" slack="1"/>
<pin id="2144" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_load_3 "/>
</bind>
</comp>

<comp id="2147" class="1005" name="inner_fifos_1_2_V_V_read_reg_2147">
<pin_list>
<pin id="2148" dir="0" index="0" bw="8" slack="1"/>
<pin id="2149" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_1_2_V_V_read "/>
</bind>
</comp>

<comp id="2152" class="1005" name="input_buffers_load_4_reg_2152">
<pin_list>
<pin id="2153" dir="0" index="0" bw="8" slack="1"/>
<pin id="2154" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_load_4 "/>
</bind>
</comp>

<comp id="2157" class="1005" name="add_ln216_9_reg_2157">
<pin_list>
<pin id="2158" dir="0" index="0" bw="6" slack="1"/>
<pin id="2159" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln216_9 "/>
</bind>
</comp>

<comp id="2162" class="1005" name="input_buffers_addr_6_reg_2162">
<pin_list>
<pin id="2163" dir="0" index="0" bw="6" slack="1"/>
<pin id="2164" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_6 "/>
</bind>
</comp>

<comp id="2167" class="1005" name="input_buffers_addr_7_reg_2167">
<pin_list>
<pin id="2168" dir="0" index="0" bw="6" slack="1"/>
<pin id="2169" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_7 "/>
</bind>
</comp>

<comp id="2172" class="1005" name="add_ln216_14_reg_2172">
<pin_list>
<pin id="2173" dir="0" index="0" bw="6" slack="2"/>
<pin id="2174" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="add_ln216_14 "/>
</bind>
</comp>

<comp id="2177" class="1005" name="select_ln119_2_reg_2177">
<pin_list>
<pin id="2178" dir="0" index="0" bw="4" slack="1"/>
<pin id="2179" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln119_2 "/>
</bind>
</comp>

<comp id="2183" class="1005" name="weight_registers_V_addr_1_reg_2183">
<pin_list>
<pin id="2184" dir="0" index="0" bw="4" slack="1"/>
<pin id="2185" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_registers_V_addr_1 "/>
</bind>
</comp>

<comp id="2188" class="1005" name="select_ln119_3_reg_2188">
<pin_list>
<pin id="2189" dir="0" index="0" bw="4" slack="1"/>
<pin id="2190" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln119_3 "/>
</bind>
</comp>

<comp id="2195" class="1005" name="trunc_ln216_14_reg_2195">
<pin_list>
<pin id="2196" dir="0" index="0" bw="3" slack="1"/>
<pin id="2197" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln216_14 "/>
</bind>
</comp>

<comp id="2200" class="1005" name="input_buffers_addr_2_reg_2200">
<pin_list>
<pin id="2201" dir="0" index="0" bw="6" slack="1"/>
<pin id="2202" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_2 "/>
</bind>
</comp>

<comp id="2205" class="1005" name="input_buffers_addr_5_reg_2205">
<pin_list>
<pin id="2206" dir="0" index="0" bw="6" slack="1"/>
<pin id="2207" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_5 "/>
</bind>
</comp>

<comp id="2210" class="1005" name="input_registers_2_2_V_1_reg_2210">
<pin_list>
<pin id="2211" dir="0" index="0" bw="8" slack="1"/>
<pin id="2212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_registers_2_2_V_1 "/>
</bind>
</comp>

<comp id="2217" class="1005" name="sub_ln216_12_reg_2217">
<pin_list>
<pin id="2218" dir="0" index="0" bw="5" slack="1"/>
<pin id="2219" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln216_12 "/>
</bind>
</comp>

<comp id="2222" class="1005" name="sub_ln216_14_reg_2222">
<pin_list>
<pin id="2223" dir="0" index="0" bw="5" slack="1"/>
<pin id="2224" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln216_14 "/>
</bind>
</comp>

<comp id="2227" class="1005" name="inner_fifos_1_0_V_V_read_1_reg_2227">
<pin_list>
<pin id="2228" dir="0" index="0" bw="8" slack="1"/>
<pin id="2229" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_1_0_V_V_read_1 "/>
</bind>
</comp>

<comp id="2232" class="1005" name="sub_ln216_16_reg_2232">
<pin_list>
<pin id="2233" dir="0" index="0" bw="5" slack="1"/>
<pin id="2234" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln216_16 "/>
</bind>
</comp>

<comp id="2238" class="1005" name="select_ln119_5_reg_2238">
<pin_list>
<pin id="2239" dir="0" index="0" bw="4" slack="1"/>
<pin id="2240" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln119_5 "/>
</bind>
</comp>

<comp id="2244" class="1005" name="weight_registers_V_addr_4_reg_2244">
<pin_list>
<pin id="2245" dir="0" index="0" bw="4" slack="1"/>
<pin id="2246" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_registers_V_addr_4 "/>
</bind>
</comp>

<comp id="2249" class="1005" name="input_registers_0_3_V_1_reg_2249">
<pin_list>
<pin id="2250" dir="0" index="0" bw="8" slack="1"/>
<pin id="2251" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_registers_0_3_V_1 "/>
</bind>
</comp>

<comp id="2254" class="1005" name="input_registers_1_3_V_1_reg_2254">
<pin_list>
<pin id="2255" dir="0" index="0" bw="8" slack="1"/>
<pin id="2256" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_registers_1_3_V_1 "/>
</bind>
</comp>

<comp id="2259" class="1005" name="input_buffers_addr_8_reg_2259">
<pin_list>
<pin id="2260" dir="0" index="0" bw="6" slack="1"/>
<pin id="2261" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_8 "/>
</bind>
</comp>

<comp id="2264" class="1005" name="inner_fifos_0_1_V_V_read_1_reg_2264">
<pin_list>
<pin id="2265" dir="0" index="0" bw="8" slack="1"/>
<pin id="2266" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_0_1_V_V_read_1 "/>
</bind>
</comp>

<comp id="2269" class="1005" name="inner_fifos_0_2_V_V_read_1_reg_2269">
<pin_list>
<pin id="2270" dir="0" index="0" bw="8" slack="1"/>
<pin id="2271" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_0_2_V_V_read_1 "/>
</bind>
</comp>

<comp id="2274" class="1005" name="input_buffers_addr_9_reg_2274">
<pin_list>
<pin id="2275" dir="0" index="0" bw="6" slack="1"/>
<pin id="2276" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_9 "/>
</bind>
</comp>

<comp id="2279" class="1005" name="inner_fifos_1_1_V_V_read_1_reg_2279">
<pin_list>
<pin id="2280" dir="0" index="0" bw="8" slack="1"/>
<pin id="2281" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_1_1_V_V_read_1 "/>
</bind>
</comp>

<comp id="2284" class="1005" name="inner_fifos_1_2_V_V_read_1_reg_2284">
<pin_list>
<pin id="2285" dir="0" index="0" bw="8" slack="1"/>
<pin id="2286" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_1_2_V_V_read_1 "/>
</bind>
</comp>

<comp id="2289" class="1005" name="add_ln216_18_reg_2289">
<pin_list>
<pin id="2290" dir="0" index="0" bw="6" slack="1"/>
<pin id="2291" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln216_18 "/>
</bind>
</comp>

<comp id="2294" class="1005" name="add_ln216_19_reg_2294">
<pin_list>
<pin id="2295" dir="0" index="0" bw="6" slack="1"/>
<pin id="2296" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln216_19 "/>
</bind>
</comp>

<comp id="2299" class="1005" name="select_ln119_7_reg_2299">
<pin_list>
<pin id="2300" dir="0" index="0" bw="4" slack="1"/>
<pin id="2301" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln119_7 "/>
</bind>
</comp>

<comp id="2305" class="1005" name="weight_registers_V_addr_5_reg_2305">
<pin_list>
<pin id="2306" dir="0" index="0" bw="4" slack="1"/>
<pin id="2307" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_registers_V_addr_5 "/>
</bind>
</comp>

<comp id="2310" class="1005" name="input_registers_0_3_V_3_reg_2310">
<pin_list>
<pin id="2311" dir="0" index="0" bw="8" slack="1"/>
<pin id="2312" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_registers_0_3_V_3 "/>
</bind>
</comp>

<comp id="2315" class="1005" name="input_buffers_addr_10_reg_2315">
<pin_list>
<pin id="2316" dir="0" index="0" bw="6" slack="1"/>
<pin id="2317" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_10 "/>
</bind>
</comp>

<comp id="2320" class="1005" name="input_buffers_addr_11_reg_2320">
<pin_list>
<pin id="2321" dir="0" index="0" bw="6" slack="1"/>
<pin id="2322" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_11 "/>
</bind>
</comp>

<comp id="2325" class="1005" name="inner_fifos_1_0_V_V_read_2_reg_2325">
<pin_list>
<pin id="2326" dir="0" index="0" bw="8" slack="1"/>
<pin id="2327" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_1_0_V_V_read_2 "/>
</bind>
</comp>

<comp id="2330" class="1005" name="inner_fifos_1_1_V_V_read_2_reg_2330">
<pin_list>
<pin id="2331" dir="0" index="0" bw="8" slack="1"/>
<pin id="2332" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_1_1_V_V_read_2 "/>
</bind>
</comp>

<comp id="2335" class="1005" name="select_ln155_reg_2335">
<pin_list>
<pin id="2336" dir="0" index="0" bw="4" slack="1"/>
<pin id="2337" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln155 "/>
</bind>
</comp>

<comp id="2340" class="1005" name="add_ln30_reg_2340">
<pin_list>
<pin id="2341" dir="0" index="0" bw="2" slack="1"/>
<pin id="2342" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="52" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="52" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="52" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="52" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="52" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="52" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="132" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="132" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="132" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="134" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="6" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="132" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="134" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="132" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="134" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="14" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="134" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="136" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="134" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="4" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="134" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="134" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="10" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="132" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="132" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="134" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="16" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="136" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="283"><net_src comp="134" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="134" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="12" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="134" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="134" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="134" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="18" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="134" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="134" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="20" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="134" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="22" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="192" pin="2"/><net_sink comp="240" pin=2"/></net>

<net id="336"><net_src comp="0" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="110" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="347"><net_src comp="331" pin="3"/><net_sink comp="338" pin=2"/></net>

<net id="353"><net_src comp="0" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="110" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="348" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="361"><net_src comp="110" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="186" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="368"><net_src comp="356" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="374"><net_src comp="0" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="110" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="369" pin="3"/><net_sink comp="338" pin=2"/></net>

<net id="382"><net_src comp="0" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="110" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="377" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="390"><net_src comp="0" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="110" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="338" pin="7"/><net_sink comp="297" pin=2"/></net>

<net id="393"><net_src comp="338" pin="7"/><net_sink comp="226" pin=2"/></net>

<net id="394"><net_src comp="338" pin="7"/><net_sink comp="214" pin=2"/></net>

<net id="395"><net_src comp="385" pin="3"/><net_sink comp="338" pin=2"/></net>

<net id="401"><net_src comp="0" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="110" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="338" pin="3"/><net_sink comp="310" pin=2"/></net>

<net id="404"><net_src comp="338" pin="3"/><net_sink comp="316" pin=2"/></net>

<net id="405"><net_src comp="396" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="411"><net_src comp="110" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="362" pin="7"/><net_sink comp="323" pin=2"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="362" pin=2"/></net>

<net id="423"><net_src comp="110" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="424"><net_src comp="418" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="430"><net_src comp="0" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="110" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="425" pin="3"/><net_sink comp="338" pin=2"/></net>

<net id="438"><net_src comp="0" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="110" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="433" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="446"><net_src comp="110" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="447"><net_src comp="441" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="453"><net_src comp="110" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="454"><net_src comp="186" pin="2"/><net_sink comp="362" pin=4"/></net>

<net id="455"><net_src comp="448" pin="3"/><net_sink comp="362" pin=2"/></net>

<net id="461"><net_src comp="0" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="110" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="338" pin="7"/><net_sink comp="310" pin=2"/></net>

<net id="464"><net_src comp="338" pin="7"/><net_sink comp="316" pin=2"/></net>

<net id="465"><net_src comp="456" pin="3"/><net_sink comp="338" pin=2"/></net>

<net id="471"><net_src comp="0" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="110" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="466" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="479"><net_src comp="110" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="480"><net_src comp="474" pin="3"/><net_sink comp="362" pin=2"/></net>

<net id="486"><net_src comp="0" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="110" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="481" pin="3"/><net_sink comp="338" pin=2"/></net>

<net id="494"><net_src comp="0" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="110" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="489" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="500"><net_src comp="70" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="507"><net_src comp="497" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="511"><net_src comp="72" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="70" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="519" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="533"><net_src comp="72" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="540"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="544"><net_src comp="72" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="551"><net_src comp="541" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="555"><net_src comp="70" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="562"><net_src comp="552" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="136" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="563" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="574"><net_src comp="567" pin="4"/><net_sink comp="240" pin=2"/></net>

<net id="578"><net_src comp="575" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="585"><net_src comp="579" pin="4"/><net_sink comp="253" pin=2"/></net>

<net id="586"><net_src comp="579" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="596"><net_src comp="590" pin="4"/><net_sink comp="270" pin=2"/></net>

<net id="597"><net_src comp="590" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="601"><net_src comp="136" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="608"><net_src comp="598" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="609"><net_src comp="602" pin="4"/><net_sink comp="247" pin=2"/></net>

<net id="610"><net_src comp="602" pin="4"/><net_sink comp="202" pin=2"/></net>

<net id="620"><net_src comp="614" pin="4"/><net_sink comp="278" pin=2"/></net>

<net id="621"><net_src comp="614" pin="4"/><net_sink comp="284" pin=2"/></net>

<net id="622"><net_src comp="614" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="632"><net_src comp="626" pin="4"/><net_sink comp="291" pin=2"/></net>

<net id="633"><net_src comp="626" pin="4"/><net_sink comp="303" pin=2"/></net>

<net id="634"><net_src comp="626" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="644"><net_src comp="611" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="645"><net_src comp="638" pin="4"/><net_sink comp="247" pin=2"/></net>

<net id="646"><net_src comp="638" pin="4"/><net_sink comp="202" pin=2"/></net>

<net id="656"><net_src comp="587" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="657"><net_src comp="650" pin="4"/><net_sink comp="253" pin=2"/></net>

<net id="658"><net_src comp="650" pin="4"/><net_sink comp="240" pin=2"/></net>

<net id="668"><net_src comp="662" pin="4"/><net_sink comp="270" pin=2"/></net>

<net id="669"><net_src comp="662" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="679"><net_src comp="623" pin="1"/><net_sink comp="673" pin=2"/></net>

<net id="680"><net_src comp="673" pin="4"/><net_sink comp="278" pin=2"/></net>

<net id="681"><net_src comp="673" pin="4"/><net_sink comp="284" pin=2"/></net>

<net id="682"><net_src comp="673" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="692"><net_src comp="686" pin="4"/><net_sink comp="291" pin=2"/></net>

<net id="693"><net_src comp="686" pin="4"/><net_sink comp="303" pin=2"/></net>

<net id="694"><net_src comp="686" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="704"><net_src comp="197" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="659" pin="1"/><net_sink comp="698" pin=2"/></net>

<net id="706"><net_src comp="698" pin="4"/><net_sink comp="253" pin=2"/></net>

<net id="716"><net_src comp="209" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="710" pin="4"/><net_sink comp="270" pin=2"/></net>

<net id="727"><net_src comp="670" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="728"><net_src comp="721" pin="4"/><net_sink comp="247" pin=2"/></net>

<net id="738"><net_src comp="683" pin="1"/><net_sink comp="732" pin=2"/></net>

<net id="739"><net_src comp="732" pin="4"/><net_sink comp="278" pin=2"/></net>

<net id="740"><net_src comp="732" pin="4"/><net_sink comp="284" pin=2"/></net>

<net id="750"><net_src comp="265" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="744" pin="4"/><net_sink comp="291" pin=2"/></net>

<net id="752"><net_src comp="744" pin="4"/><net_sink comp="303" pin=2"/></net>

<net id="757"><net_src comp="114" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="767"><net_src comp="338" pin="7"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="773"><net_src comp="362" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="775"><net_src comp="362" pin="7"/><net_sink comp="770" pin=0"/></net>

<net id="779"><net_src comp="512" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="534" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="780" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="776" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="501" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="74" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="76" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="501" pin="4"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="523" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="78" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="813"><net_src comp="802" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="72" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="534" pin="4"/><net_sink comp="808" pin=2"/></net>

<net id="820"><net_src comp="80" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="512" pin="4"/><net_sink comp="816" pin=1"/></net>

<net id="825"><net_src comp="816" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="831"><net_src comp="802" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="832"><net_src comp="822" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="833"><net_src comp="776" pin="1"/><net_sink comp="826" pin=2"/></net>

<net id="839"><net_src comp="802" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="840"><net_src comp="822" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="841"><net_src comp="784" pin="2"/><net_sink comp="834" pin=2"/></net>

<net id="846"><net_src comp="802" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="82" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="545" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="84" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="848" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="842" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="865"><net_src comp="802" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="866"><net_src comp="816" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="867"><net_src comp="512" pin="4"/><net_sink comp="860" pin=2"/></net>

<net id="872"><net_src comp="80" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="808" pin="3"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="854" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="802" pin="2"/><net_sink comp="874" pin=1"/></net>

<net id="885"><net_src comp="874" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="72" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="887"><net_src comp="545" pin="4"/><net_sink comp="880" pin=2"/></net>

<net id="893"><net_src comp="874" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="70" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="556" pin="4"/><net_sink comp="888" pin=2"/></net>

<net id="899"><net_src comp="868" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="904"><net_src comp="896" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="826" pin="3"/><net_sink comp="900" pin=1"/></net>

<net id="911"><net_src comp="854" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="912"><net_src comp="900" pin="2"/><net_sink comp="906" pin=1"/></net>

<net id="913"><net_src comp="834" pin="3"/><net_sink comp="906" pin=2"/></net>

<net id="919"><net_src comp="854" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="868" pin="2"/><net_sink comp="914" pin=1"/></net>

<net id="921"><net_src comp="808" pin="3"/><net_sink comp="914" pin=2"/></net>

<net id="925"><net_src comp="880" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="930"><net_src comp="86" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="922" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="935"><net_src comp="926" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="940"><net_src comp="88" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="932" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="947"><net_src comp="90" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="948"><net_src comp="936" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="949"><net_src comp="92" pin="0"/><net_sink comp="942" pin=2"/></net>

<net id="955"><net_src comp="94" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="956"><net_src comp="942" pin="3"/><net_sink comp="950" pin=1"/></net>

<net id="957"><net_src comp="96" pin="0"/><net_sink comp="950" pin=2"/></net>

<net id="962"><net_src comp="880" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="72" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="968"><net_src comp="880" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="98" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="973"><net_src comp="950" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="977"><net_src comp="888" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="981"><net_src comp="888" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="987"><net_src comp="100" pin="0"/><net_sink comp="982" pin=0"/></net>

<net id="988"><net_src comp="978" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="989"><net_src comp="72" pin="0"/><net_sink comp="982" pin=2"/></net>

<net id="994"><net_src comp="982" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="974" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="102" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="990" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1005"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1011"><net_src comp="104" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1012"><net_src comp="1002" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1013"><net_src comp="106" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1019"><net_src comp="108" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1020"><net_src comp="996" pin="2"/><net_sink comp="1014" pin=1"/></net>

<net id="1021"><net_src comp="96" pin="0"/><net_sink comp="1014" pin=2"/></net>

<net id="1026"><net_src comp="1006" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="1014" pin="3"/><net_sink comp="1022" pin=1"/></net>

<net id="1032"><net_src comp="1022" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="970" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1037"><net_src comp="1028" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="1043"><net_src comp="112" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="990" pin="2"/><net_sink comp="1039" pin=1"/></net>

<net id="1048"><net_src comp="1039" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1054"><net_src comp="104" pin="0"/><net_sink comp="1049" pin=0"/></net>

<net id="1055"><net_src comp="1045" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1056"><net_src comp="106" pin="0"/><net_sink comp="1049" pin=2"/></net>

<net id="1062"><net_src comp="108" pin="0"/><net_sink comp="1057" pin=0"/></net>

<net id="1063"><net_src comp="1039" pin="2"/><net_sink comp="1057" pin=1"/></net>

<net id="1064"><net_src comp="96" pin="0"/><net_sink comp="1057" pin=2"/></net>

<net id="1069"><net_src comp="1049" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="1057" pin="3"/><net_sink comp="1065" pin=1"/></net>

<net id="1075"><net_src comp="1065" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="970" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1080"><net_src comp="1071" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1086"><net_src comp="888" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="114" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1092"><net_src comp="76" pin="0"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="888" pin="3"/><net_sink comp="1088" pin=1"/></net>

<net id="1098"><net_src comp="523" pin="4"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="76" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1105"><net_src comp="802" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="76" pin="0"/><net_sink comp="1100" pin=1"/></net>

<net id="1107"><net_src comp="1094" pin="2"/><net_sink comp="1100" pin=2"/></net>

<net id="1116"><net_src comp="130" pin="0"/><net_sink comp="1111" pin=0"/></net>

<net id="1117"><net_src comp="72" pin="0"/><net_sink comp="1111" pin=2"/></net>

<net id="1122"><net_src comp="1111" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="1108" pin="1"/><net_sink comp="1118" pin=1"/></net>

<net id="1127"><net_src comp="1118" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="1132"><net_src comp="1129" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1136"><net_src comp="1133" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="1142"><net_src comp="70" pin="0"/><net_sink comp="1137" pin=1"/></net>

<net id="1146"><net_src comp="1137" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1150"><net_src comp="1137" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1156"><net_src comp="100" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1157"><net_src comp="1147" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1158"><net_src comp="72" pin="0"/><net_sink comp="1151" pin=2"/></net>

<net id="1163"><net_src comp="1151" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1164"><net_src comp="1143" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="1169"><net_src comp="112" pin="0"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="1159" pin="2"/><net_sink comp="1165" pin=1"/></net>

<net id="1174"><net_src comp="1165" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1180"><net_src comp="104" pin="0"/><net_sink comp="1175" pin=0"/></net>

<net id="1181"><net_src comp="1171" pin="1"/><net_sink comp="1175" pin=1"/></net>

<net id="1182"><net_src comp="106" pin="0"/><net_sink comp="1175" pin=2"/></net>

<net id="1188"><net_src comp="108" pin="0"/><net_sink comp="1183" pin=0"/></net>

<net id="1189"><net_src comp="1165" pin="2"/><net_sink comp="1183" pin=1"/></net>

<net id="1190"><net_src comp="96" pin="0"/><net_sink comp="1183" pin=2"/></net>

<net id="1195"><net_src comp="1175" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1196"><net_src comp="1183" pin="3"/><net_sink comp="1191" pin=1"/></net>

<net id="1201"><net_src comp="1191" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1205"><net_src comp="1197" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="1210"><net_src comp="1159" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1216"><net_src comp="104" pin="0"/><net_sink comp="1211" pin=0"/></net>

<net id="1217"><net_src comp="1207" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="1218"><net_src comp="106" pin="0"/><net_sink comp="1211" pin=2"/></net>

<net id="1224"><net_src comp="108" pin="0"/><net_sink comp="1219" pin=0"/></net>

<net id="1225"><net_src comp="1159" pin="2"/><net_sink comp="1219" pin=1"/></net>

<net id="1226"><net_src comp="96" pin="0"/><net_sink comp="1219" pin=2"/></net>

<net id="1231"><net_src comp="1211" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="1219" pin="3"/><net_sink comp="1227" pin=1"/></net>

<net id="1237"><net_src comp="1227" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1241"><net_src comp="1233" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1246"><net_src comp="1243" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="1251"><net_src comp="1137" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1252"><net_src comp="114" pin="0"/><net_sink comp="1247" pin=1"/></net>

<net id="1257"><net_src comp="76" pin="0"/><net_sink comp="1253" pin=0"/></net>

<net id="1258"><net_src comp="1137" pin="3"/><net_sink comp="1253" pin=1"/></net>

<net id="1264"><net_src comp="1247" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1265"><net_src comp="70" pin="0"/><net_sink comp="1259" pin=1"/></net>

<net id="1266"><net_src comp="1253" pin="2"/><net_sink comp="1259" pin=2"/></net>

<net id="1270"><net_src comp="1259" pin="3"/><net_sink comp="1267" pin=0"/></net>

<net id="1274"><net_src comp="1259" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1280"><net_src comp="100" pin="0"/><net_sink comp="1275" pin=0"/></net>

<net id="1281"><net_src comp="1271" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1282"><net_src comp="72" pin="0"/><net_sink comp="1275" pin=2"/></net>

<net id="1287"><net_src comp="1275" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1288"><net_src comp="1267" pin="1"/><net_sink comp="1283" pin=1"/></net>

<net id="1297"><net_src comp="104" pin="0"/><net_sink comp="1292" pin=0"/></net>

<net id="1298"><net_src comp="1289" pin="1"/><net_sink comp="1292" pin=1"/></net>

<net id="1299"><net_src comp="106" pin="0"/><net_sink comp="1292" pin=2"/></net>

<net id="1305"><net_src comp="108" pin="0"/><net_sink comp="1300" pin=0"/></net>

<net id="1306"><net_src comp="96" pin="0"/><net_sink comp="1300" pin=2"/></net>

<net id="1311"><net_src comp="1292" pin="3"/><net_sink comp="1307" pin=0"/></net>

<net id="1312"><net_src comp="1300" pin="3"/><net_sink comp="1307" pin=1"/></net>

<net id="1317"><net_src comp="1307" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1322"><net_src comp="102" pin="0"/><net_sink comp="1318" pin=0"/></net>

<net id="1326"><net_src comp="1318" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1332"><net_src comp="104" pin="0"/><net_sink comp="1327" pin=0"/></net>

<net id="1333"><net_src comp="1323" pin="1"/><net_sink comp="1327" pin=1"/></net>

<net id="1334"><net_src comp="106" pin="0"/><net_sink comp="1327" pin=2"/></net>

<net id="1340"><net_src comp="108" pin="0"/><net_sink comp="1335" pin=0"/></net>

<net id="1341"><net_src comp="1318" pin="2"/><net_sink comp="1335" pin=1"/></net>

<net id="1342"><net_src comp="96" pin="0"/><net_sink comp="1335" pin=2"/></net>

<net id="1347"><net_src comp="1327" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1348"><net_src comp="1335" pin="3"/><net_sink comp="1343" pin=1"/></net>

<net id="1353"><net_src comp="1343" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1362"><net_src comp="104" pin="0"/><net_sink comp="1357" pin=0"/></net>

<net id="1363"><net_src comp="1354" pin="1"/><net_sink comp="1357" pin=1"/></net>

<net id="1364"><net_src comp="106" pin="0"/><net_sink comp="1357" pin=2"/></net>

<net id="1370"><net_src comp="108" pin="0"/><net_sink comp="1365" pin=0"/></net>

<net id="1371"><net_src comp="96" pin="0"/><net_sink comp="1365" pin=2"/></net>

<net id="1376"><net_src comp="1357" pin="3"/><net_sink comp="1372" pin=0"/></net>

<net id="1377"><net_src comp="1365" pin="3"/><net_sink comp="1372" pin=1"/></net>

<net id="1382"><net_src comp="1372" pin="2"/><net_sink comp="1378" pin=0"/></net>

<net id="1386"><net_src comp="1378" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="1392"><net_src comp="102" pin="0"/><net_sink comp="1388" pin=0"/></net>

<net id="1396"><net_src comp="1388" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1402"><net_src comp="104" pin="0"/><net_sink comp="1397" pin=0"/></net>

<net id="1403"><net_src comp="1393" pin="1"/><net_sink comp="1397" pin=1"/></net>

<net id="1404"><net_src comp="106" pin="0"/><net_sink comp="1397" pin=2"/></net>

<net id="1410"><net_src comp="108" pin="0"/><net_sink comp="1405" pin=0"/></net>

<net id="1411"><net_src comp="1388" pin="2"/><net_sink comp="1405" pin=1"/></net>

<net id="1412"><net_src comp="96" pin="0"/><net_sink comp="1405" pin=2"/></net>

<net id="1417"><net_src comp="1397" pin="3"/><net_sink comp="1413" pin=0"/></net>

<net id="1418"><net_src comp="1405" pin="3"/><net_sink comp="1413" pin=1"/></net>

<net id="1423"><net_src comp="1413" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1427"><net_src comp="1419" pin="2"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1433"><net_src comp="112" pin="0"/><net_sink comp="1429" pin=0"/></net>

<net id="1437"><net_src comp="1429" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1443"><net_src comp="104" pin="0"/><net_sink comp="1438" pin=0"/></net>

<net id="1444"><net_src comp="1434" pin="1"/><net_sink comp="1438" pin=1"/></net>

<net id="1445"><net_src comp="106" pin="0"/><net_sink comp="1438" pin=2"/></net>

<net id="1451"><net_src comp="108" pin="0"/><net_sink comp="1446" pin=0"/></net>

<net id="1452"><net_src comp="1429" pin="2"/><net_sink comp="1446" pin=1"/></net>

<net id="1453"><net_src comp="96" pin="0"/><net_sink comp="1446" pin=2"/></net>

<net id="1458"><net_src comp="1438" pin="3"/><net_sink comp="1454" pin=0"/></net>

<net id="1459"><net_src comp="1446" pin="3"/><net_sink comp="1454" pin=1"/></net>

<net id="1464"><net_src comp="1454" pin="2"/><net_sink comp="1460" pin=0"/></net>

<net id="1469"><net_src comp="114" pin="0"/><net_sink comp="1465" pin=1"/></net>

<net id="1474"><net_src comp="76" pin="0"/><net_sink comp="1470" pin=0"/></net>

<net id="1480"><net_src comp="1465" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1481"><net_src comp="70" pin="0"/><net_sink comp="1475" pin=1"/></net>

<net id="1482"><net_src comp="1470" pin="2"/><net_sink comp="1475" pin=2"/></net>

<net id="1487"><net_src comp="76" pin="0"/><net_sink comp="1483" pin=1"/></net>

<net id="1491"><net_src comp="1483" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1497"><net_src comp="1475" pin="3"/><net_sink comp="1493" pin=0"/></net>

<net id="1498"><net_src comp="114" pin="0"/><net_sink comp="1493" pin=1"/></net>

<net id="1503"><net_src comp="76" pin="0"/><net_sink comp="1499" pin=0"/></net>

<net id="1504"><net_src comp="1475" pin="3"/><net_sink comp="1499" pin=1"/></net>

<net id="1510"><net_src comp="1493" pin="2"/><net_sink comp="1505" pin=0"/></net>

<net id="1511"><net_src comp="70" pin="0"/><net_sink comp="1505" pin=1"/></net>

<net id="1512"><net_src comp="1499" pin="2"/><net_sink comp="1505" pin=2"/></net>

<net id="1516"><net_src comp="1505" pin="3"/><net_sink comp="1513" pin=0"/></net>

<net id="1520"><net_src comp="1517" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="1524"><net_src comp="1521" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="1529"><net_src comp="338" pin="3"/><net_sink comp="1525" pin=0"/></net>

<net id="1541"><net_src comp="100" pin="0"/><net_sink comp="1536" pin=0"/></net>

<net id="1542"><net_src comp="1533" pin="1"/><net_sink comp="1536" pin=1"/></net>

<net id="1543"><net_src comp="72" pin="0"/><net_sink comp="1536" pin=2"/></net>

<net id="1548"><net_src comp="1536" pin="3"/><net_sink comp="1544" pin=0"/></net>

<net id="1549"><net_src comp="1530" pin="1"/><net_sink comp="1544" pin=1"/></net>

<net id="1558"><net_src comp="100" pin="0"/><net_sink comp="1553" pin=0"/></net>

<net id="1559"><net_src comp="72" pin="0"/><net_sink comp="1553" pin=2"/></net>

<net id="1564"><net_src comp="1553" pin="3"/><net_sink comp="1560" pin=0"/></net>

<net id="1565"><net_src comp="1550" pin="1"/><net_sink comp="1560" pin=1"/></net>

<net id="1570"><net_src comp="114" pin="0"/><net_sink comp="1566" pin=1"/></net>

<net id="1575"><net_src comp="76" pin="0"/><net_sink comp="1571" pin=0"/></net>

<net id="1581"><net_src comp="1566" pin="2"/><net_sink comp="1576" pin=0"/></net>

<net id="1582"><net_src comp="70" pin="0"/><net_sink comp="1576" pin=1"/></net>

<net id="1583"><net_src comp="1571" pin="2"/><net_sink comp="1576" pin=2"/></net>

<net id="1587"><net_src comp="1576" pin="3"/><net_sink comp="1584" pin=0"/></net>

<net id="1591"><net_src comp="1576" pin="3"/><net_sink comp="1588" pin=0"/></net>

<net id="1597"><net_src comp="100" pin="0"/><net_sink comp="1592" pin=0"/></net>

<net id="1598"><net_src comp="1588" pin="1"/><net_sink comp="1592" pin=1"/></net>

<net id="1599"><net_src comp="72" pin="0"/><net_sink comp="1592" pin=2"/></net>

<net id="1604"><net_src comp="1592" pin="3"/><net_sink comp="1600" pin=0"/></net>

<net id="1605"><net_src comp="1584" pin="1"/><net_sink comp="1600" pin=1"/></net>

<net id="1610"><net_src comp="1576" pin="3"/><net_sink comp="1606" pin=0"/></net>

<net id="1611"><net_src comp="114" pin="0"/><net_sink comp="1606" pin=1"/></net>

<net id="1616"><net_src comp="76" pin="0"/><net_sink comp="1612" pin=0"/></net>

<net id="1617"><net_src comp="1576" pin="3"/><net_sink comp="1612" pin=1"/></net>

<net id="1623"><net_src comp="1606" pin="2"/><net_sink comp="1618" pin=0"/></net>

<net id="1624"><net_src comp="70" pin="0"/><net_sink comp="1618" pin=1"/></net>

<net id="1625"><net_src comp="1612" pin="2"/><net_sink comp="1618" pin=2"/></net>

<net id="1630"><net_src comp="76" pin="0"/><net_sink comp="1626" pin=0"/></net>

<net id="1634"><net_src comp="1626" pin="2"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="1639"><net_src comp="753" pin="2"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="1646"><net_src comp="338" pin="7"/><net_sink comp="1641" pin=1"/></net>

<net id="1647"><net_src comp="758" pin="1"/><net_sink comp="1641" pin=2"/></net>

<net id="1653"><net_src comp="338" pin="3"/><net_sink comp="1648" pin=1"/></net>

<net id="1654"><net_src comp="761" pin="1"/><net_sink comp="1648" pin=2"/></net>

<net id="1658"><net_src comp="1655" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="1663"><net_src comp="80" pin="0"/><net_sink comp="1659" pin=1"/></net>

<net id="1667"><net_src comp="1659" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1672"><net_src comp="102" pin="0"/><net_sink comp="1668" pin=0"/></net>

<net id="1676"><net_src comp="1668" pin="2"/><net_sink comp="1673" pin=0"/></net>

<net id="1682"><net_src comp="104" pin="0"/><net_sink comp="1677" pin=0"/></net>

<net id="1683"><net_src comp="1673" pin="1"/><net_sink comp="1677" pin=1"/></net>

<net id="1684"><net_src comp="106" pin="0"/><net_sink comp="1677" pin=2"/></net>

<net id="1690"><net_src comp="108" pin="0"/><net_sink comp="1685" pin=0"/></net>

<net id="1691"><net_src comp="1668" pin="2"/><net_sink comp="1685" pin=1"/></net>

<net id="1692"><net_src comp="96" pin="0"/><net_sink comp="1685" pin=2"/></net>

<net id="1697"><net_src comp="1677" pin="3"/><net_sink comp="1693" pin=0"/></net>

<net id="1698"><net_src comp="1685" pin="3"/><net_sink comp="1693" pin=1"/></net>

<net id="1703"><net_src comp="1693" pin="2"/><net_sink comp="1699" pin=0"/></net>

<net id="1704"><net_src comp="1664" pin="1"/><net_sink comp="1699" pin=1"/></net>

<net id="1708"><net_src comp="1699" pin="2"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="1714"><net_src comp="112" pin="0"/><net_sink comp="1710" pin=0"/></net>

<net id="1718"><net_src comp="1710" pin="2"/><net_sink comp="1715" pin=0"/></net>

<net id="1724"><net_src comp="104" pin="0"/><net_sink comp="1719" pin=0"/></net>

<net id="1725"><net_src comp="1715" pin="1"/><net_sink comp="1719" pin=1"/></net>

<net id="1726"><net_src comp="106" pin="0"/><net_sink comp="1719" pin=2"/></net>

<net id="1732"><net_src comp="108" pin="0"/><net_sink comp="1727" pin=0"/></net>

<net id="1733"><net_src comp="1710" pin="2"/><net_sink comp="1727" pin=1"/></net>

<net id="1734"><net_src comp="96" pin="0"/><net_sink comp="1727" pin=2"/></net>

<net id="1739"><net_src comp="1719" pin="3"/><net_sink comp="1735" pin=0"/></net>

<net id="1740"><net_src comp="1727" pin="3"/><net_sink comp="1735" pin=1"/></net>

<net id="1745"><net_src comp="1735" pin="2"/><net_sink comp="1741" pin=0"/></net>

<net id="1746"><net_src comp="1664" pin="1"/><net_sink comp="1741" pin=1"/></net>

<net id="1755"><net_src comp="104" pin="0"/><net_sink comp="1750" pin=0"/></net>

<net id="1756"><net_src comp="1747" pin="1"/><net_sink comp="1750" pin=1"/></net>

<net id="1757"><net_src comp="106" pin="0"/><net_sink comp="1750" pin=2"/></net>

<net id="1763"><net_src comp="108" pin="0"/><net_sink comp="1758" pin=0"/></net>

<net id="1764"><net_src comp="96" pin="0"/><net_sink comp="1758" pin=2"/></net>

<net id="1769"><net_src comp="1750" pin="3"/><net_sink comp="1765" pin=0"/></net>

<net id="1770"><net_src comp="1758" pin="3"/><net_sink comp="1765" pin=1"/></net>

<net id="1775"><net_src comp="1765" pin="2"/><net_sink comp="1771" pin=0"/></net>

<net id="1776"><net_src comp="1664" pin="1"/><net_sink comp="1771" pin=1"/></net>

<net id="1781"><net_src comp="114" pin="0"/><net_sink comp="1777" pin=1"/></net>

<net id="1786"><net_src comp="76" pin="0"/><net_sink comp="1782" pin=1"/></net>

<net id="1792"><net_src comp="1777" pin="2"/><net_sink comp="1787" pin=0"/></net>

<net id="1793"><net_src comp="70" pin="0"/><net_sink comp="1787" pin=1"/></net>

<net id="1794"><net_src comp="1782" pin="2"/><net_sink comp="1787" pin=2"/></net>

<net id="1799"><net_src comp="1787" pin="3"/><net_sink comp="1795" pin=0"/></net>

<net id="1800"><net_src comp="114" pin="0"/><net_sink comp="1795" pin=1"/></net>

<net id="1805"><net_src comp="1787" pin="3"/><net_sink comp="1801" pin=0"/></net>

<net id="1806"><net_src comp="76" pin="0"/><net_sink comp="1801" pin=1"/></net>

<net id="1812"><net_src comp="1795" pin="2"/><net_sink comp="1807" pin=0"/></net>

<net id="1813"><net_src comp="70" pin="0"/><net_sink comp="1807" pin=1"/></net>

<net id="1814"><net_src comp="1801" pin="2"/><net_sink comp="1807" pin=2"/></net>

<net id="1818"><net_src comp="753" pin="2"/><net_sink comp="1815" pin=0"/></net>

<net id="1819"><net_src comp="1815" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1824"><net_src comp="338" pin="7"/><net_sink comp="1820" pin=0"/></net>

<net id="1830"><net_src comp="338" pin="3"/><net_sink comp="1825" pin=1"/></net>

<net id="1831"><net_src comp="758" pin="1"/><net_sink comp="1825" pin=2"/></net>

<net id="1836"><net_src comp="1825" pin="3"/><net_sink comp="1832" pin=0"/></net>

<net id="1840"><net_src comp="1837" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1844"><net_src comp="1841" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="1849"><net_src comp="114" pin="0"/><net_sink comp="1845" pin=1"/></net>

<net id="1854"><net_src comp="76" pin="0"/><net_sink comp="1850" pin=1"/></net>

<net id="1860"><net_src comp="1845" pin="2"/><net_sink comp="1855" pin=0"/></net>

<net id="1861"><net_src comp="70" pin="0"/><net_sink comp="1855" pin=1"/></net>

<net id="1862"><net_src comp="1850" pin="2"/><net_sink comp="1855" pin=2"/></net>

<net id="1867"><net_src comp="1855" pin="3"/><net_sink comp="1863" pin=0"/></net>

<net id="1868"><net_src comp="114" pin="0"/><net_sink comp="1863" pin=1"/></net>

<net id="1873"><net_src comp="1855" pin="3"/><net_sink comp="1869" pin=0"/></net>

<net id="1874"><net_src comp="76" pin="0"/><net_sink comp="1869" pin=1"/></net>

<net id="1880"><net_src comp="1863" pin="2"/><net_sink comp="1875" pin=0"/></net>

<net id="1881"><net_src comp="70" pin="0"/><net_sink comp="1875" pin=1"/></net>

<net id="1882"><net_src comp="1869" pin="2"/><net_sink comp="1875" pin=2"/></net>

<net id="1887"><net_src comp="80" pin="0"/><net_sink comp="1883" pin=1"/></net>

<net id="1893"><net_src comp="338" pin="7"/><net_sink comp="1888" pin=1"/></net>

<net id="1894"><net_src comp="761" pin="1"/><net_sink comp="1888" pin=2"/></net>

<net id="1895"><net_src comp="1888" pin="3"/><net_sink comp="744" pin=2"/></net>

<net id="1900"><net_src comp="1888" pin="3"/><net_sink comp="1896" pin=0"/></net>

<net id="1905"><net_src comp="721" pin="4"/><net_sink comp="1901" pin=0"/></net>

<net id="1909"><net_src comp="138" pin="1"/><net_sink comp="1906" pin=0"/></net>

<net id="1910"><net_src comp="1906" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1911"><net_src comp="1906" pin="1"/><net_sink comp="1832" pin=1"/></net>

<net id="1915"><net_src comp="142" pin="1"/><net_sink comp="1912" pin=0"/></net>

<net id="1916"><net_src comp="1912" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1917"><net_src comp="1912" pin="1"/><net_sink comp="1901" pin=1"/></net>

<net id="1921"><net_src comp="146" pin="1"/><net_sink comp="1918" pin=0"/></net>

<net id="1922"><net_src comp="1918" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1923"><net_src comp="1918" pin="1"/><net_sink comp="1896" pin=1"/></net>

<net id="1927"><net_src comp="150" pin="1"/><net_sink comp="1924" pin=0"/></net>

<net id="1928"><net_src comp="1924" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1929"><net_src comp="1924" pin="1"/><net_sink comp="1525" pin=1"/></net>

<net id="1933"><net_src comp="154" pin="1"/><net_sink comp="1930" pin=0"/></net>

<net id="1934"><net_src comp="1930" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1935"><net_src comp="1930" pin="1"/><net_sink comp="1820" pin=1"/></net>

<net id="1939"><net_src comp="162" pin="1"/><net_sink comp="1936" pin=0"/></net>

<net id="1940"><net_src comp="1936" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="1941"><net_src comp="1936" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="1945"><net_src comp="166" pin="1"/><net_sink comp="1942" pin=0"/></net>

<net id="1946"><net_src comp="1942" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="1947"><net_src comp="1942" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="1951"><net_src comp="170" pin="1"/><net_sink comp="1948" pin=0"/></net>

<net id="1952"><net_src comp="1948" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="1953"><net_src comp="1948" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1957"><net_src comp="174" pin="1"/><net_sink comp="1954" pin=0"/></net>

<net id="1958"><net_src comp="1954" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="1959"><net_src comp="1954" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="1963"><net_src comp="178" pin="1"/><net_sink comp="1960" pin=0"/></net>

<net id="1964"><net_src comp="1960" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="1965"><net_src comp="1960" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1969"><net_src comp="182" pin="1"/><net_sink comp="1966" pin=0"/></net>

<net id="1970"><net_src comp="1966" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="1971"><net_src comp="1966" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1975"><net_src comp="790" pin="2"/><net_sink comp="1972" pin=0"/></net>

<net id="1979"><net_src comp="796" pin="2"/><net_sink comp="1976" pin=0"/></net>

<net id="1980"><net_src comp="1976" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="1984"><net_src comp="860" pin="3"/><net_sink comp="1981" pin=0"/></net>

<net id="1985"><net_src comp="1981" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="1989"><net_src comp="880" pin="3"/><net_sink comp="1986" pin=0"/></net>

<net id="1990"><net_src comp="1986" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1991"><net_src comp="1986" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1992"><net_src comp="1986" pin="1"/><net_sink comp="1883" pin=0"/></net>

<net id="1996"><net_src comp="906" pin="3"/><net_sink comp="1993" pin=0"/></net>

<net id="2000"><net_src comp="914" pin="3"/><net_sink comp="1997" pin=0"/></net>

<net id="2001"><net_src comp="1997" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="2005"><net_src comp="950" pin="3"/><net_sink comp="2002" pin=0"/></net>

<net id="2006"><net_src comp="2002" pin="1"/><net_sink comp="1659" pin=0"/></net>

<net id="2010"><net_src comp="958" pin="2"/><net_sink comp="2007" pin=0"/></net>

<net id="2011"><net_src comp="2007" pin="1"/><net_sink comp="1641" pin=0"/></net>

<net id="2012"><net_src comp="2007" pin="1"/><net_sink comp="1648" pin=0"/></net>

<net id="2013"><net_src comp="2007" pin="1"/><net_sink comp="1825" pin=0"/></net>

<net id="2014"><net_src comp="2007" pin="1"/><net_sink comp="1888" pin=0"/></net>

<net id="2018"><net_src comp="964" pin="2"/><net_sink comp="2015" pin=0"/></net>

<net id="2022"><net_src comp="970" pin="1"/><net_sink comp="2019" pin=0"/></net>

<net id="2023"><net_src comp="2019" pin="1"/><net_sink comp="1197" pin=1"/></net>

<net id="2024"><net_src comp="2019" pin="1"/><net_sink comp="1233" pin=1"/></net>

<net id="2025"><net_src comp="2019" pin="1"/><net_sink comp="1313" pin=1"/></net>

<net id="2026"><net_src comp="2019" pin="1"/><net_sink comp="1349" pin=1"/></net>

<net id="2027"><net_src comp="2019" pin="1"/><net_sink comp="1378" pin=1"/></net>

<net id="2028"><net_src comp="2019" pin="1"/><net_sink comp="1419" pin=1"/></net>

<net id="2029"><net_src comp="2019" pin="1"/><net_sink comp="1460" pin=1"/></net>

<net id="2033"><net_src comp="990" pin="2"/><net_sink comp="2030" pin=0"/></net>

<net id="2034"><net_src comp="2030" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="2035"><net_src comp="2030" pin="1"/><net_sink comp="1300" pin=1"/></net>

<net id="2039"><net_src comp="331" pin="3"/><net_sink comp="2036" pin=0"/></net>

<net id="2040"><net_src comp="2036" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="2044"><net_src comp="348" pin="3"/><net_sink comp="2041" pin=0"/></net>

<net id="2045"><net_src comp="2041" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="2049"><net_src comp="1082" pin="2"/><net_sink comp="2046" pin=0"/></net>

<net id="2050"><net_src comp="2046" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="2054"><net_src comp="1088" pin="2"/><net_sink comp="2051" pin=0"/></net>

<net id="2055"><net_src comp="2051" pin="1"/><net_sink comp="1137" pin=2"/></net>

<net id="2059"><net_src comp="1100" pin="3"/><net_sink comp="2056" pin=0"/></net>

<net id="2060"><net_src comp="2056" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="2064"><net_src comp="1118" pin="2"/><net_sink comp="2061" pin=0"/></net>

<net id="2065"><net_src comp="2061" pin="1"/><net_sink comp="1483" pin=0"/></net>

<net id="2066"><net_src comp="2061" pin="1"/><net_sink comp="1626" pin=1"/></net>

<net id="2067"><net_src comp="2061" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="2071"><net_src comp="1124" pin="1"/><net_sink comp="2068" pin=0"/></net>

<net id="2072"><net_src comp="2068" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="2076"><net_src comp="192" pin="2"/><net_sink comp="2073" pin=0"/></net>

<net id="2077"><net_src comp="2073" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="2081"><net_src comp="197" pin="2"/><net_sink comp="2078" pin=0"/></net>

<net id="2082"><net_src comp="2078" pin="1"/><net_sink comp="579" pin=2"/></net>

<net id="2086"><net_src comp="338" pin="7"/><net_sink comp="2083" pin=0"/></net>

<net id="2087"><net_src comp="2083" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="2091"><net_src comp="209" pin="2"/><net_sink comp="2088" pin=0"/></net>

<net id="2092"><net_src comp="2088" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="2096"><net_src comp="338" pin="3"/><net_sink comp="2093" pin=0"/></net>

<net id="2097"><net_src comp="2093" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="2101"><net_src comp="1159" pin="2"/><net_sink comp="2098" pin=0"/></net>

<net id="2102"><net_src comp="2098" pin="1"/><net_sink comp="1318" pin=1"/></net>

<net id="2106"><net_src comp="221" pin="2"/><net_sink comp="2103" pin=0"/></net>

<net id="2107"><net_src comp="2103" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="2111"><net_src comp="369" pin="3"/><net_sink comp="2108" pin=0"/></net>

<net id="2112"><net_src comp="2108" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="2116"><net_src comp="377" pin="3"/><net_sink comp="2113" pin=0"/></net>

<net id="2117"><net_src comp="2113" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="2121"><net_src comp="1259" pin="3"/><net_sink comp="2118" pin=0"/></net>

<net id="2122"><net_src comp="2118" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="2123"><net_src comp="2118" pin="1"/><net_sink comp="1470" pin=1"/></net>

<net id="2127"><net_src comp="1283" pin="2"/><net_sink comp="2124" pin=0"/></net>

<net id="2128"><net_src comp="2124" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="2129"><net_src comp="2124" pin="1"/><net_sink comp="1365" pin=1"/></net>

<net id="2130"><net_src comp="2124" pin="1"/><net_sink comp="1388" pin=1"/></net>

<net id="2131"><net_src comp="2124" pin="1"/><net_sink comp="1429" pin=1"/></net>

<net id="2135"><net_src comp="1313" pin="2"/><net_sink comp="2132" pin=0"/></net>

<net id="2136"><net_src comp="2132" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="2140"><net_src comp="260" pin="2"/><net_sink comp="2137" pin=0"/></net>

<net id="2141"><net_src comp="2137" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="2145"><net_src comp="338" pin="7"/><net_sink comp="2142" pin=0"/></net>

<net id="2146"><net_src comp="2142" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="2150"><net_src comp="265" pin="2"/><net_sink comp="2147" pin=0"/></net>

<net id="2151"><net_src comp="2147" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="2155"><net_src comp="338" pin="3"/><net_sink comp="2152" pin=0"/></net>

<net id="2156"><net_src comp="2152" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="2160"><net_src comp="1349" pin="2"/><net_sink comp="2157" pin=0"/></net>

<net id="2161"><net_src comp="2157" pin="1"/><net_sink comp="1521" pin=0"/></net>

<net id="2165"><net_src comp="385" pin="3"/><net_sink comp="2162" pin=0"/></net>

<net id="2166"><net_src comp="2162" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="2170"><net_src comp="396" pin="3"/><net_sink comp="2167" pin=0"/></net>

<net id="2171"><net_src comp="2167" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="2175"><net_src comp="1460" pin="2"/><net_sink comp="2172" pin=0"/></net>

<net id="2176"><net_src comp="2172" pin="1"/><net_sink comp="1655" pin=0"/></net>

<net id="2180"><net_src comp="1475" pin="3"/><net_sink comp="2177" pin=0"/></net>

<net id="2181"><net_src comp="2177" pin="1"/><net_sink comp="1530" pin=0"/></net>

<net id="2182"><net_src comp="2177" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="2186"><net_src comp="406" pin="3"/><net_sink comp="2183" pin=0"/></net>

<net id="2187"><net_src comp="2183" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="2191"><net_src comp="1505" pin="3"/><net_sink comp="2188" pin=0"/></net>

<net id="2192"><net_src comp="2188" pin="1"/><net_sink comp="1550" pin=0"/></net>

<net id="2193"><net_src comp="2188" pin="1"/><net_sink comp="1566" pin=0"/></net>

<net id="2194"><net_src comp="2188" pin="1"/><net_sink comp="1571" pin=1"/></net>

<net id="2198"><net_src comp="1513" pin="1"/><net_sink comp="2195" pin=0"/></net>

<net id="2199"><net_src comp="2195" pin="1"/><net_sink comp="1553" pin=1"/></net>

<net id="2203"><net_src comp="425" pin="3"/><net_sink comp="2200" pin=0"/></net>

<net id="2204"><net_src comp="2200" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="2208"><net_src comp="433" pin="3"/><net_sink comp="2205" pin=0"/></net>

<net id="2209"><net_src comp="2205" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="2213"><net_src comp="338" pin="3"/><net_sink comp="2210" pin=0"/></net>

<net id="2214"><net_src comp="2210" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="2215"><net_src comp="2210" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="2216"><net_src comp="2210" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="2220"><net_src comp="1544" pin="2"/><net_sink comp="2217" pin=0"/></net>

<net id="2221"><net_src comp="2217" pin="1"/><net_sink comp="1668" pin=1"/></net>

<net id="2225"><net_src comp="1560" pin="2"/><net_sink comp="2222" pin=0"/></net>

<net id="2226"><net_src comp="2222" pin="1"/><net_sink comp="1710" pin=1"/></net>

<net id="2230"><net_src comp="221" pin="2"/><net_sink comp="2227" pin=0"/></net>

<net id="2231"><net_src comp="2227" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="2235"><net_src comp="1600" pin="2"/><net_sink comp="2232" pin=0"/></net>

<net id="2236"><net_src comp="2232" pin="1"/><net_sink comp="1747" pin=0"/></net>

<net id="2237"><net_src comp="2232" pin="1"/><net_sink comp="1758" pin=1"/></net>

<net id="2241"><net_src comp="1618" pin="3"/><net_sink comp="2238" pin=0"/></net>

<net id="2242"><net_src comp="2238" pin="1"/><net_sink comp="1777" pin=0"/></net>

<net id="2243"><net_src comp="2238" pin="1"/><net_sink comp="1782" pin=0"/></net>

<net id="2247"><net_src comp="441" pin="3"/><net_sink comp="2244" pin=0"/></net>

<net id="2248"><net_src comp="2244" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="2252"><net_src comp="1641" pin="3"/><net_sink comp="2249" pin=0"/></net>

<net id="2253"><net_src comp="2249" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="2257"><net_src comp="1648" pin="3"/><net_sink comp="2254" pin=0"/></net>

<net id="2258"><net_src comp="2254" pin="1"/><net_sink comp="686" pin=2"/></net>

<net id="2262"><net_src comp="456" pin="3"/><net_sink comp="2259" pin=0"/></net>

<net id="2263"><net_src comp="2259" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="2267"><net_src comp="197" pin="2"/><net_sink comp="2264" pin=0"/></net>

<net id="2268"><net_src comp="2264" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="2272"><net_src comp="209" pin="2"/><net_sink comp="2269" pin=0"/></net>

<net id="2273"><net_src comp="2269" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="2277"><net_src comp="466" pin="3"/><net_sink comp="2274" pin=0"/></net>

<net id="2278"><net_src comp="2274" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="2282"><net_src comp="260" pin="2"/><net_sink comp="2279" pin=0"/></net>

<net id="2283"><net_src comp="2279" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="2287"><net_src comp="265" pin="2"/><net_sink comp="2284" pin=0"/></net>

<net id="2288"><net_src comp="2284" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="2292"><net_src comp="1741" pin="2"/><net_sink comp="2289" pin=0"/></net>

<net id="2293"><net_src comp="2289" pin="1"/><net_sink comp="1837" pin=0"/></net>

<net id="2297"><net_src comp="1771" pin="2"/><net_sink comp="2294" pin=0"/></net>

<net id="2298"><net_src comp="2294" pin="1"/><net_sink comp="1841" pin=0"/></net>

<net id="2302"><net_src comp="1807" pin="3"/><net_sink comp="2299" pin=0"/></net>

<net id="2303"><net_src comp="2299" pin="1"/><net_sink comp="1845" pin=0"/></net>

<net id="2304"><net_src comp="2299" pin="1"/><net_sink comp="1850" pin=0"/></net>

<net id="2308"><net_src comp="474" pin="3"/><net_sink comp="2305" pin=0"/></net>

<net id="2309"><net_src comp="2305" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="2313"><net_src comp="1825" pin="3"/><net_sink comp="2310" pin=0"/></net>

<net id="2314"><net_src comp="2310" pin="1"/><net_sink comp="710" pin=2"/></net>

<net id="2318"><net_src comp="481" pin="3"/><net_sink comp="2315" pin=0"/></net>

<net id="2319"><net_src comp="2315" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="2323"><net_src comp="489" pin="3"/><net_sink comp="2320" pin=0"/></net>

<net id="2324"><net_src comp="2320" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="2328"><net_src comp="221" pin="2"/><net_sink comp="2325" pin=0"/></net>

<net id="2329"><net_src comp="2325" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="2333"><net_src comp="260" pin="2"/><net_sink comp="2330" pin=0"/></net>

<net id="2334"><net_src comp="2330" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="2338"><net_src comp="1875" pin="3"/><net_sink comp="2335" pin=0"/></net>

<net id="2339"><net_src comp="2335" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="2343"><net_src comp="1883" pin="2"/><net_sink comp="2340" pin=0"/></net>

<net id="2344"><net_src comp="2340" pin="1"/><net_sink comp="545" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pe_input_stream_V_0 | {4 5 6 7 8 }
	Port: pe_input_stream_V_1 | {3 4 6 }
	Port: pe_input_stream_V_2 | {3 4 5 }
	Port: pe_input_stream_V_3 | {4 7 8 }
	Port: pe_input_stream_V_4 | {5 7 8 }
	Port: pe_input_stream_V_5 | {3 5 6 }
	Port: pe_input_stream_V_6 | {4 7 8 }
	Port: pe_input_stream_V_7 | {5 7 8 }
	Port: pe_input_stream_V_8 | {5 7 8 }
	Port: pe_weight_stream_V | {5 7 8 }
 - Input state : 
	Port: pe : input_buffers | {2 3 4 5 6 7 8 }
	Port: pe : weight_stream_V | {3 4 5 }
  - Chain level:
	State 1
		empty : 1
		specinterface_ln0 : 1
		empty_8 : 1
		specinterface_ln0 : 1
		empty_9 : 1
		specinterface_ln0 : 1
		empty_10 : 1
		specinterface_ln0 : 1
		empty_11 : 1
		specinterface_ln0 : 1
		empty_12 : 1
		specinterface_ln0 : 1
	State 2
		trunc_ln25 : 1
		trunc_ln27 : 1
		empty_13 : 2
		icmp_ln25 : 1
		add_ln25 : 1
		br_ln25 : 2
		icmp_ln27 : 1
		select_ln25 : 2
		add_ln25_1 : 1
		trunc_ln25_1 : 2
		select_ln25_1 : 3
		select_ln25_2 : 2
		xor_ln25 : 2
		icmp_ln30 : 1
		and_ln25 : 2
		select_ln25_3 : 2
		output_y_2 : 3
		or_ln27 : 2
		select_ln27 : 2
		select_ln27_1 : 2
		trunc_ln27_1 : 4
		p_mid1 : 5
		select_ln27_2 : 5
		select_ln27_3 : 2
		kernel_y_cast1 : 3
		empty_16 : 4
		p_cast40 : 5
		mul : 6
		tmp : 7
		mul1 : 8
		cmp50 : 3
		cmp98 : 3
		br_ln37 : 6
		zext_ln216 : 9
		zext_ln216_1 : 3
		trunc_ln216 : 3
		shl_ln : 4
		sub_ln216 : 5
		br_ln71 : 4
		add_ln216 : 6
		trunc_ln216_1 : 7
		shl_ln216_1 : 8
		shl_ln216_2 : 7
		sub_ln216_1 : 9
		add_ln216_1 : 10
		br_ln73 : 4
		zext_ln538 : 11
		input_buffers_addr : 12
		input_buffers_load : 13
		add_ln216_2 : 6
		trunc_ln216_2 : 7
		shl_ln216_3 : 8
		shl_ln216_4 : 7
		sub_ln216_2 : 9
		add_ln216_3 : 10
		br_ln73 : 4
		zext_ln538_1 : 11
		input_buffers_addr_1 : 12
		input_buffers_load_1 : 13
		icmp_ln874_1 : 3
		add_ln695_1 : 3
		br_ln71 : 4
		br_ln107 : 4
		br_ln107 : 4
		br_ln107 : 4
		br_ln107 : 4
		br_ln107 : 4
		br_ln107 : 4
		br_ln37 : 6
		br_ln107 : 4
		br_ln107 : 4
		br_ln107 : 4
		br_ln107 : 4
		br_ln107 : 4
		br_ln37 : 6
		br_ln83 : 4
		br_ln107 : 4
		br_ln107 : 4
		br_ln107 : 4
		br_ln107 : 4
		br_ln107 : 4
		add_ln27_1 : 1
		select_ln27_4 : 2
	State 3
		empty_15 : 1
		p_cast : 2
		weight_registers_V_addr : 3
		store_ln182 : 4
		write_ln167 : 1
		write_ln167 : 1
		zext_ln216_2 : 1
		trunc_ln216_4 : 1
		shl_ln216_7 : 2
		sub_ln216_4 : 3
		add_ln216_5 : 4
		trunc_ln216_5 : 5
		shl_ln216_8 : 6
		shl_ln216_9 : 5
		sub_ln216_5 : 7
		add_ln216_6 : 8
		zext_ln538_3 : 9
		input_buffers_addr_3 : 10
		input_buffers_load_3 : 11
		trunc_ln216_6 : 4
		shl_ln216_s : 5
		shl_ln216_10 : 4
		sub_ln216_6 : 6
		add_ln216_7 : 7
		zext_ln538_4 : 8
		input_buffers_addr_4 : 9
		input_buffers_load_4 : 10
		write_ln167 : 1
		icmp_ln874_2 : 1
		add_ln695_2 : 1
		select_ln119_1 : 2
		zext_ln216_3 : 3
		trunc_ln216_8 : 3
		shl_ln216_13 : 4
		sub_ln216_8 : 5
	State 4
		write_ln167 : 1
		shl_ln216_5 : 1
		sub_ln216_3 : 2
		add_ln216_4 : 3
		write_ln167 : 1
		write_ln167 : 1
		trunc_ln216_7 : 1
		shl_ln216_11 : 2
		shl_ln216_12 : 1
		sub_ln216_7 : 3
		add_ln216_9 : 4
		write_ln167 : 1
		shl_ln216_14 : 1
		sub_ln216_9 : 2
		add_ln216_10 : 3
		zext_ln538_6 : 4
		input_buffers_addr_6 : 5
		input_registers_2_1_V_4 : 6
		trunc_ln216_10 : 1
		shl_ln216_16 : 2
		shl_ln216_17 : 1
		sub_ln216_10 : 3
		add_ln216_12 : 4
		zext_ln538_7 : 5
		input_buffers_addr_7 : 6
		input_registers_2_2_V_1 : 7
		trunc_ln216_11 : 1
		shl_ln216_18 : 2
		shl_ln216_19 : 1
		sub_ln216_11 : 3
		add_ln216_14 : 4
		select_ln119_2 : 1
		weight_registers_V_load : 1
		zext_ln38 : 1
		weight_registers_V_addr_3 : 2
		store_ln182 : 3
		write_ln167 : 1
		icmp_ln874_4 : 2
		add_ln695_4 : 2
		select_ln119_3 : 3
		trunc_ln216_14 : 4
	State 5
		input_buffers_addr_2 : 1
		input_registers_0_3_V : 2
		write_ln167 : 1
		write_ln167 : 1
		write_ln167 : 1
		input_buffers_addr_5 : 1
		input_registers_1_3_V : 2
		write_ln167 : 1
		write_ln167 : 1
		store_ln107 : 1
		write_ln167 : 1
		write_ln167 : 1
		write_ln167 : 1
		shl_ln216_20 : 1
		sub_ln216_12 : 2
		sub_ln216_14 : 1
		write_ln167 : 1
		select_ln119_4 : 1
		zext_ln216_7 : 2
		trunc_ln216_16 : 2
		shl_ln216_26 : 3
		sub_ln216_16 : 4
		icmp_ln874_6 : 2
		add_ln695_6 : 2
		select_ln119_5 : 3
		zext_ln125 : 1
		weight_registers_V_addr_4 : 2
		weight_registers_V_load_1 : 3
		zext_ln38_1 : 1
		weight_registers_V_addr_2 : 2
		store_ln182 : 3
		write_ln167 : 1
	State 6
		input_registers_0_3_V_1 : 1
		input_registers_1_3_V_1 : 1
		input_buffers_addr_8 : 1
		input_registers_2_3_V : 2
		trunc_ln216_13 : 1
		shl_ln216_21 : 2
		shl_ln216_22 : 1
		sub_ln216_13 : 3
		add_ln216_16 : 4
		zext_ln538_9 : 5
		input_buffers_addr_9 : 6
		input_registers_0_3_V_5 : 7
		write_ln167 : 1
		trunc_ln216_15 : 1
		shl_ln216_24 : 2
		shl_ln216_25 : 1
		sub_ln216_15 : 3
		add_ln216_18 : 4
		shl_ln216_27 : 1
		sub_ln216_17 : 2
		add_ln216_19 : 3
		write_ln167 : 1
		select_ln119_6 : 1
		icmp_ln874_8 : 2
		add_ln695_8 : 2
		select_ln119_7 : 3
		zext_ln125_1 : 1
		weight_registers_V_addr_5 : 2
		weight_registers_V_load_2 : 3
	State 7
		store_ln37 : 1
		input_registers_0_3_V_3 : 1
		store_ln83 : 2
		write_ln167 : 1
		write_ln167 : 1
		write_ln167 : 1
		write_ln167 : 1
		input_buffers_addr_10 : 1
		input_registers_1_3_V_5 : 2
		write_ln167 : 1
		write_ln167 : 1
		write_ln167 : 1
		write_ln167 : 1
		write_ln167 : 1
		input_buffers_addr_11 : 1
		input_registers_2_3_V_1 : 2
		write_ln167 : 1
		select_ln119_8 : 1
		icmp_ln874 : 2
		add_ln695 : 2
		select_ln155 : 3
	State 8
		input_registers_1_3_V_3 : 1
		store_ln107 : 2
		input_registers_0_1_V_2 : 1
		input_registers_0_2_V_2 : 1
		store_ln107 : 1
		write_ln167 : 1
		write_ln167 : 2
		write_ln167 : 1
		write_ln167 : 1
		input_registers_1_2_V_2 : 2
		write_ln167 : 3
		write_ln167 : 2
		write_ln167 : 2
		write_ln167 : 3
		write_ln167 : 1
		write_ln167 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_753           |    0    |    0    |    12   |
|          |         add_ln25_fu_796         |    0    |    0    |    12   |
|          |        add_ln25_1_fu_816        |    0    |    0    |    9    |
|          |        output_y_2_fu_868        |    0    |    0    |    9    |
|          |         empty_16_fu_926         |    0    |    0    |    11   |
|          |         add_ln216_fu_996        |    0    |    0    |    15   |
|          |       add_ln216_1_fu_1028       |    0    |    0    |    13   |
|          |       add_ln216_2_fu_1039       |    0    |    0    |    15   |
|          |       add_ln216_3_fu_1071       |    0    |    0    |    13   |
|          |       add_ln695_1_fu_1088       |    0    |    0    |    12   |
|          |        add_ln27_1_fu_1094       |    0    |    0    |    12   |
|          |       add_ln216_5_fu_1165       |    0    |    0    |    15   |
|          |       add_ln216_6_fu_1197       |    0    |    0    |    13   |
|          |       add_ln216_7_fu_1233       |    0    |    0    |    13   |
|          |       add_ln695_2_fu_1253       |    0    |    0    |    12   |
|          |       add_ln216_4_fu_1313       |    0    |    0    |    13   |
|          |       add_ln216_8_fu_1318       |    0    |    0    |    15   |
|          |       add_ln216_9_fu_1349       |    0    |    0    |    13   |
|          |       add_ln216_10_fu_1378      |    0    |    0    |    13   |
|    add   |       add_ln216_11_fu_1388      |    0    |    0    |    15   |
|          |       add_ln216_12_fu_1419      |    0    |    0    |    13   |
|          |       add_ln216_13_fu_1429      |    0    |    0    |    15   |
|          |       add_ln216_14_fu_1460      |    0    |    0    |    13   |
|          |       add_ln695_3_fu_1470       |    0    |    0    |    12   |
|          |         add_ln38_fu_1483        |    0    |    0    |    12   |
|          |       add_ln695_4_fu_1499       |    0    |    0    |    12   |
|          |       add_ln695_5_fu_1571       |    0    |    0    |    12   |
|          |       add_ln695_6_fu_1612       |    0    |    0    |    12   |
|          |        add_ln125_fu_1626        |    0    |    0    |    12   |
|          |       add_ln216_15_fu_1668      |    0    |    0    |    15   |
|          |       add_ln216_16_fu_1699      |    0    |    0    |    13   |
|          |       add_ln216_17_fu_1710      |    0    |    0    |    15   |
|          |       add_ln216_18_fu_1741      |    0    |    0    |    13   |
|          |       add_ln216_19_fu_1771      |    0    |    0    |    13   |
|          |       add_ln695_7_fu_1782       |    0    |    0    |    12   |
|          |       add_ln695_8_fu_1801       |    0    |    0    |    12   |
|          |       add_ln695_9_fu_1850       |    0    |    0    |    12   |
|          |        add_ln695_fu_1869        |    0    |    0    |    12   |
|          |         add_ln30_fu_1883        |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|          |         sub_ln216_fu_990        |    0    |    0    |    15   |
|          |       sub_ln216_1_fu_1022       |    0    |    0    |    13   |
|          |       sub_ln216_2_fu_1065       |    0    |    0    |    13   |
|          |         empty_15_fu_1118        |    0    |    0    |    12   |
|          |       sub_ln216_4_fu_1159       |    0    |    0    |    15   |
|          |       sub_ln216_5_fu_1191       |    0    |    0    |    13   |
|          |       sub_ln216_6_fu_1227       |    0    |    0    |    13   |
|          |       sub_ln216_8_fu_1283       |    0    |    0    |    15   |
|          |       sub_ln216_3_fu_1307       |    0    |    0    |    13   |
|    sub   |       sub_ln216_7_fu_1343       |    0    |    0    |    13   |
|          |       sub_ln216_9_fu_1372       |    0    |    0    |    13   |
|          |       sub_ln216_10_fu_1413      |    0    |    0    |    13   |
|          |       sub_ln216_11_fu_1454      |    0    |    0    |    13   |
|          |       sub_ln216_12_fu_1544      |    0    |    0    |    15   |
|          |       sub_ln216_14_fu_1560      |    0    |    0    |    15   |
|          |       sub_ln216_16_fu_1600      |    0    |    0    |    15   |
|          |       sub_ln216_13_fu_1693      |    0    |    0    |    13   |
|          |       sub_ln216_15_fu_1735      |    0    |    0    |    13   |
|          |       sub_ln216_17_fu_1765      |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|          |         icmp_ln25_fu_790        |    0    |    0    |    9    |
|          |         icmp_ln27_fu_802        |    0    |    0    |    9    |
|          |         icmp_ln30_fu_848        |    0    |    0    |    8    |
|          |           cmp50_fu_958          |    0    |    0    |    8    |
|          |           cmp98_fu_964          |    0    |    0    |    8    |
|          |       icmp_ln874_1_fu_1082      |    0    |    0    |    9    |
|          |       icmp_ln874_2_fu_1247      |    0    |    0    |    9    |
|   icmp   |       icmp_ln874_3_fu_1465      |    0    |    0    |    9    |
|          |       icmp_ln874_4_fu_1493      |    0    |    0    |    9    |
|          |       icmp_ln874_5_fu_1566      |    0    |    0    |    9    |
|          |       icmp_ln874_6_fu_1606      |    0    |    0    |    9    |
|          |       icmp_ln874_7_fu_1777      |    0    |    0    |    9    |
|          |       icmp_ln874_8_fu_1795      |    0    |    0    |    9    |
|          |       icmp_ln874_9_fu_1845      |    0    |    0    |    9    |
|          |        icmp_ln874_fu_1863       |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|          |        select_ln25_fu_808       |    0    |    0    |    2    |
|          |       select_ln25_1_fu_826      |    0    |    0    |    2    |
|          |       select_ln25_2_fu_834      |    0    |    0    |    2    |
|          |       select_ln25_3_fu_860      |    0    |    0    |    2    |
|          |        select_ln27_fu_880       |    0    |    0    |    2    |
|          |       select_ln27_1_fu_888      |    0    |    0    |    4    |
|          |       select_ln27_2_fu_906      |    0    |    0    |    2    |
|          |       select_ln27_3_fu_914      |    0    |    0    |    2    |
|          |      select_ln27_4_fu_1100      |    0    |    0    |    4    |
|          |       select_ln119_fu_1137      |    0    |    0    |    4    |
|          |      select_ln119_1_fu_1259     |    0    |    0    |    4    |
|  select  |      select_ln119_2_fu_1475     |    0    |    0    |    4    |
|          |      select_ln119_3_fu_1505     |    0    |    0    |    4    |
|          |      select_ln119_4_fu_1576     |    0    |    0    |    4    |
|          |      select_ln119_5_fu_1618     |    0    |    0    |    4    |
|          | input_registers_0_3_V_1_fu_1641 |    0    |    0    |    8    |
|          | input_registers_1_3_V_1_fu_1648 |    0    |    0    |    8    |
|          |      select_ln119_6_fu_1787     |    0    |    0    |    4    |
|          |      select_ln119_7_fu_1807     |    0    |    0    |    4    |
|          | input_registers_0_3_V_3_fu_1825 |    0    |    0    |    8    |
|          |      select_ln119_8_fu_1855     |    0    |    0    |    4    |
|          |       select_ln155_fu_1875      |    0    |    0    |    4    |
|          | input_registers_1_3_V_3_fu_1888 |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|
|    mul   |            mul_fu_936           |    0    |    0    |    17   |
|----------|---------------------------------|---------|---------|---------|
|          |         empty_13_fu_784         |    0    |    0    |    2    |
|    or    |          or_ln27_fu_874         |    0    |    0    |    2    |
|          |          p_mid1_fu_900          |    0    |    0    |    2    |
|          |      conv_i302_145_fu_1659      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|    xor   |         xor_ln25_fu_842         |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|    and   |         and_ln25_fu_854         |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          |         grp_read_fu_186         |    0    |    0    |    0    |
|          |         grp_read_fu_192         |    0    |    0    |    0    |
|          |         grp_read_fu_197         |    0    |    0    |    0    |
|   read   |         grp_read_fu_209         |    0    |    0    |    0    |
|          |         grp_read_fu_221         |    0    |    0    |    0    |
|          |         grp_read_fu_260         |    0    |    0    |    0    |
|          |         grp_read_fu_265         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         grp_write_fu_202        |    0    |    0    |    0    |
|          |         grp_write_fu_214        |    0    |    0    |    0    |
|          |         grp_write_fu_226        |    0    |    0    |    0    |
|          |         grp_write_fu_233        |    0    |    0    |    0    |
|          |         grp_write_fu_240        |    0    |    0    |    0    |
|          |         grp_write_fu_247        |    0    |    0    |    0    |
|          |         grp_write_fu_253        |    0    |    0    |    0    |
|   write  |         grp_write_fu_270        |    0    |    0    |    0    |
|          |         grp_write_fu_278        |    0    |    0    |    0    |
|          |         grp_write_fu_284        |    0    |    0    |    0    |
|          |         grp_write_fu_291        |    0    |    0    |    0    |
|          |         grp_write_fu_297        |    0    |    0    |    0    |
|          |         grp_write_fu_303        |    0    |    0    |    0    |
|          |         grp_write_fu_310        |    0    |    0    |    0    |
|          |         grp_write_fu_316        |    0    |    0    |    0    |
|          |         grp_write_fu_323        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        trunc_ln25_fu_776        |    0    |    0    |    0    |
|          |        trunc_ln27_fu_780        |    0    |    0    |    0    |
|          |       trunc_ln25_1_fu_822       |    0    |    0    |    0    |
|          |       trunc_ln27_1_fu_896       |    0    |    0    |    0    |
|          |        trunc_ln216_fu_978       |    0    |    0    |    0    |
|          |      trunc_ln216_1_fu_1002      |    0    |    0    |    0    |
|          |      trunc_ln216_2_fu_1045      |    0    |    0    |    0    |
|          |      trunc_ln216_4_fu_1147      |    0    |    0    |    0    |
|          |      trunc_ln216_5_fu_1171      |    0    |    0    |    0    |
|          |      trunc_ln216_6_fu_1207      |    0    |    0    |    0    |
|   trunc  |      trunc_ln216_8_fu_1271      |    0    |    0    |    0    |
|          |      trunc_ln216_3_fu_1289      |    0    |    0    |    0    |
|          |      trunc_ln216_7_fu_1323      |    0    |    0    |    0    |
|          |      trunc_ln216_9_fu_1354      |    0    |    0    |    0    |
|          |      trunc_ln216_10_fu_1393     |    0    |    0    |    0    |
|          |      trunc_ln216_11_fu_1434     |    0    |    0    |    0    |
|          |      trunc_ln216_14_fu_1513     |    0    |    0    |    0    |
|          |      trunc_ln216_12_fu_1533     |    0    |    0    |    0    |
|          |      trunc_ln216_16_fu_1588     |    0    |    0    |    0    |
|          |      trunc_ln216_13_fu_1673     |    0    |    0    |    0    |
|          |      trunc_ln216_15_fu_1715     |    0    |    0    |    0    |
|          |      trunc_ln216_17_fu_1747     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |      kernel_y_cast1_fu_922      |    0    |    0    |    0    |
|          |         p_cast40_fu_932         |    0    |    0    |    0    |
|          |        zext_ln216_fu_970        |    0    |    0    |    0    |
|          |       zext_ln216_1_fu_974       |    0    |    0    |    0    |
|          |        zext_ln538_fu_1034       |    0    |    0    |    0    |
|          |       zext_ln538_1_fu_1077      |    0    |    0    |    0    |
|          |        zext_ln30_fu_1108        |    0    |    0    |    0    |
|          |          p_cast_fu_1124         |    0    |    0    |    0    |
|          |       zext_ln216_2_fu_1143      |    0    |    0    |    0    |
|          |       zext_ln538_3_fu_1202      |    0    |    0    |    0    |
|          |       zext_ln538_4_fu_1238      |    0    |    0    |    0    |
|          |       zext_ln216_3_fu_1267      |    0    |    0    |    0    |
|          |       zext_ln538_6_fu_1383      |    0    |    0    |    0    |
|   zext   |       zext_ln538_7_fu_1424      |    0    |    0    |    0    |
|          |        zext_ln38_fu_1488        |    0    |    0    |    0    |
|          |       zext_ln538_2_fu_1517      |    0    |    0    |    0    |
|          |       zext_ln538_5_fu_1521      |    0    |    0    |    0    |
|          |       zext_ln216_5_fu_1530      |    0    |    0    |    0    |
|          |       zext_ln216_6_fu_1550      |    0    |    0    |    0    |
|          |       zext_ln216_7_fu_1584      |    0    |    0    |    0    |
|          |        zext_ln125_fu_1631       |    0    |    0    |    0    |
|          |       zext_ln38_1_fu_1636       |    0    |    0    |    0    |
|          |       zext_ln538_8_fu_1655      |    0    |    0    |    0    |
|          |       zext_ln216_4_fu_1664      |    0    |    0    |    0    |
|          |       zext_ln538_9_fu_1705      |    0    |    0    |    0    |
|          |       zext_ln125_1_fu_1815      |    0    |    0    |    0    |
|          |      zext_ln538_10_fu_1837      |    0    |    0    |    0    |
|          |      zext_ln538_11_fu_1841      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| bitselect|            tmp_fu_942           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           mul1_fu_950           |    0    |    0    |    0    |
|          |          shl_ln_fu_982          |    0    |    0    |    0    |
|          |       shl_ln216_1_fu_1006       |    0    |    0    |    0    |
|          |       shl_ln216_2_fu_1014       |    0    |    0    |    0    |
|          |       shl_ln216_3_fu_1049       |    0    |    0    |    0    |
|          |       shl_ln216_4_fu_1057       |    0    |    0    |    0    |
|          |          p_shl_fu_1111          |    0    |    0    |    0    |
|          |       shl_ln216_7_fu_1151       |    0    |    0    |    0    |
|          |       shl_ln216_8_fu_1175       |    0    |    0    |    0    |
|          |       shl_ln216_9_fu_1183       |    0    |    0    |    0    |
|          |       shl_ln216_s_fu_1211       |    0    |    0    |    0    |
|          |       shl_ln216_10_fu_1219      |    0    |    0    |    0    |
|          |       shl_ln216_13_fu_1275      |    0    |    0    |    0    |
|          |       shl_ln216_5_fu_1292       |    0    |    0    |    0    |
|          |       shl_ln216_6_fu_1300       |    0    |    0    |    0    |
|bitconcatenate|       shl_ln216_11_fu_1327      |    0    |    0    |    0    |
|          |       shl_ln216_12_fu_1335      |    0    |    0    |    0    |
|          |       shl_ln216_14_fu_1357      |    0    |    0    |    0    |
|          |       shl_ln216_15_fu_1365      |    0    |    0    |    0    |
|          |       shl_ln216_16_fu_1397      |    0    |    0    |    0    |
|          |       shl_ln216_17_fu_1405      |    0    |    0    |    0    |
|          |       shl_ln216_18_fu_1438      |    0    |    0    |    0    |
|          |       shl_ln216_19_fu_1446      |    0    |    0    |    0    |
|          |       shl_ln216_20_fu_1536      |    0    |    0    |    0    |
|          |       shl_ln216_23_fu_1553      |    0    |    0    |    0    |
|          |       shl_ln216_26_fu_1592      |    0    |    0    |    0    |
|          |       shl_ln216_21_fu_1677      |    0    |    0    |    0    |
|          |       shl_ln216_22_fu_1685      |    0    |    0    |    0    |
|          |       shl_ln216_24_fu_1719      |    0    |    0    |    0    |
|          |       shl_ln216_25_fu_1727      |    0    |    0    |    0    |
|          |       shl_ln216_27_fu_1750      |    0    |    0    |    0    |
|          |       shl_ln216_28_fu_1758      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    0    |    0    |   1005  |
|----------|---------------------------------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |
+------------------+--------+--------+--------+
|weight_registers_V|    1   |    0   |    0   |
+------------------+--------+--------+--------+
|       Total      |    1   |    0   |    0   |
+------------------+--------+--------+--------+

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|       add_ln216_14_reg_2172       |    6   |
|       add_ln216_18_reg_2289       |    6   |
|       add_ln216_19_reg_2294       |    6   |
|        add_ln216_4_reg_2132       |    6   |
|        add_ln216_9_reg_2157       |    6   |
|         add_ln25_reg_1976         |    4   |
|         add_ln30_reg_2340         |    2   |
|        add_ln695_1_reg_2051       |    4   |
|           cmp50_reg_2007          |    1   |
|           cmp98_reg_2015          |    1   |
|         empty_15_reg_2061         |    4   |
|         icmp_ln25_reg_1972        |    1   |
|       icmp_ln874_1_reg_2046       |    1   |
|      indvar_flatten26_reg_497     |    4   |
|       indvar_flatten_reg_519      |    4   |
| inner_fifos_0_0_V_V_read_reg_2073 |    8   |
|    inner_fifos_0_0_V_V_reg_1936   |    8   |
|inner_fifos_0_1_V_V_read_1_reg_2264|    8   |
| inner_fifos_0_1_V_V_read_reg_2078 |    8   |
|    inner_fifos_0_1_V_V_reg_1942   |    8   |
|inner_fifos_0_2_V_V_read_1_reg_2269|    8   |
| inner_fifos_0_2_V_V_read_reg_2088 |    8   |
|    inner_fifos_0_2_V_V_reg_1948   |    8   |
|inner_fifos_1_0_V_V_read_1_reg_2227|    8   |
|inner_fifos_1_0_V_V_read_2_reg_2325|    8   |
| inner_fifos_1_0_V_V_read_reg_2103 |    8   |
|    inner_fifos_1_0_V_V_reg_1954   |    8   |
|inner_fifos_1_1_V_V_read_1_reg_2279|    8   |
|inner_fifos_1_1_V_V_read_2_reg_2330|    8   |
| inner_fifos_1_1_V_V_read_reg_2137 |    8   |
|    inner_fifos_1_1_V_V_reg_1960   |    8   |
|inner_fifos_1_2_V_V_read_1_reg_2284|    8   |
| inner_fifos_1_2_V_V_read_reg_2147 |    8   |
|    inner_fifos_1_2_V_V_reg_1966   |    8   |
|   input_buffers_addr_10_reg_2315  |    6   |
|   input_buffers_addr_11_reg_2320  |    6   |
|   input_buffers_addr_1_reg_2041   |    6   |
|   input_buffers_addr_2_reg_2200   |    6   |
|   input_buffers_addr_3_reg_2108   |    6   |
|   input_buffers_addr_4_reg_2113   |    6   |
|   input_buffers_addr_5_reg_2205   |    6   |
|   input_buffers_addr_6_reg_2162   |    6   |
|   input_buffers_addr_7_reg_2167   |    6   |
|   input_buffers_addr_8_reg_2259   |    6   |
|   input_buffers_addr_9_reg_2274   |    6   |
|    input_buffers_addr_reg_2036    |    6   |
|   input_buffers_load_1_reg_2093   |    8   |
|   input_buffers_load_3_reg_2142   |    8   |
|   input_buffers_load_4_reg_2152   |    8   |
|    input_buffers_load_reg_2083    |    8   |
|  input_registers_0_1_V_1_reg_647  |    8   |
|  input_registers_0_1_V_2_reg_695  |    8   |
|   input_registers_0_1_V_reg_575   |    8   |
|  input_registers_0_2_V_1_reg_659  |    8   |
|  input_registers_0_2_V_2_reg_707  |    8   |
|   input_registers_0_2_V_reg_587   |    8   |
|  input_registers_0_3_V_1_reg_2249 |    8   |
|  input_registers_0_3_V_3_reg_2310 |    8   |
|  input_registers_0_3_V_4_reg_1906 |    8   |
|  input_registers_1_0_V_1_reg_635  |    8   |
|  input_registers_1_0_V_2_reg_718  |    8   |
|  input_registers_1_0_V_3_reg_1912 |    8   |
|   input_registers_1_0_V_reg_598   |    8   |
|  input_registers_1_1_V_1_reg_670  |    8   |
|  input_registers_1_1_V_2_reg_729  |    8   |
|   input_registers_1_1_V_reg_611   |    8   |
|  input_registers_1_2_V_1_reg_683  |    8   |
|  input_registers_1_2_V_2_reg_741  |    8   |
|   input_registers_1_2_V_reg_623   |    8   |
|  input_registers_1_3_V_1_reg_2254 |    8   |
|  input_registers_1_3_V_4_reg_1918 |    8   |
|   input_registers_2_0_V_reg_1924  |    8   |
|   input_registers_2_1_V_reg_1930  |    8   |
|  input_registers_2_2_V_1_reg_2210 |    8   |
|          kernel_y_reg_541         |    2   |
|           mul1_reg_2002           |    2   |
|          output_x_reg_508         |    2   |
|          output_y_reg_530         |    2   |
|          p_cast_reg_2068          |   64   |
| p_lcssa611740_lcssa8311341_reg_552|    4   |
|              reg_764              |    8   |
|              reg_770              |    8   |
|      select_ln119_1_reg_2118      |    4   |
|      select_ln119_2_reg_2177      |    4   |
|      select_ln119_3_reg_2188      |    4   |
|      select_ln119_5_reg_2238      |    4   |
|      select_ln119_7_reg_2299      |    4   |
|       select_ln155_reg_2335       |    4   |
|       select_ln25_3_reg_1981      |    2   |
|       select_ln27_2_reg_1993      |    1   |
|       select_ln27_3_reg_1997      |    2   |
|       select_ln27_4_reg_2056      |    4   |
|        select_ln27_reg_1986       |    2   |
|         storemerge_reg_563        |    8   |
|       sub_ln216_12_reg_2217       |    5   |
|       sub_ln216_14_reg_2222       |    5   |
|       sub_ln216_16_reg_2232       |    5   |
|        sub_ln216_4_reg_2098       |    5   |
|        sub_ln216_8_reg_2124       |    5   |
|         sub_ln216_reg_2030        |    5   |
|      trunc_ln216_14_reg_2195      |    3   |
| weight_registers_V_addr_1_reg_2183|    4   |
| weight_registers_V_addr_4_reg_2244|    4   |
| weight_registers_V_addr_5_reg_2305|    4   |
|        zext_ln216_reg_2019        |    6   |
+-----------------------------------+--------+
|               Total               |   690  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_202 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_214 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_226 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_233 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_240 |  p2  |   4  |   8  |   32   ||    21   |
|  grp_write_fu_247 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_253 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_270 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_278 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_284 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_291 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_297 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_303 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_310 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_write_fu_316 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_write_fu_323 |  p2  |   2  |   8  |   16   ||    9    |
| grp_access_fu_338 |  p0  |  12  |   6  |   72   ||    53   |
| grp_access_fu_338 |  p2  |  12  |   0  |    0   ||    53   |
| grp_access_fu_362 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_362 |  p2  |   5  |   0  |    0   ||    27   |
|      reg_770      |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   472  || 13.3453 ||   391   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |    0   |  1005  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   13   |    -   |   391  |
|  Register |    -   |    -   |    -   |   690  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   13   |   690  |  1396  |
+-----------+--------+--------+--------+--------+--------+
