Resource Usage Report for MY_CUSTOM_FPGA_DESIGN_1485F08F 

Mapping to part: mpfs025tfcvg484std
Cell usage:
AND2            1 use
AND4            1 use
CLKINT          6 uses
INIT            1 use
INV             2 uses
MSS             1 use
OSC_RC160MHZ    1 use
PLL             2 uses
CFG1           8 uses
CFG2           353 uses
CFG3           290 uses
CFG4           643 uses

Carry cells:
ARI1            17 uses - used for arithmetic functions
ARI1            2 uses - used for Wide-Mux implementation
Total ARI1      19 uses


Sequential Cells: 
SLE            447 uses

DSP Blocks:    0 of 68 (0%)

I/O ports: 180
I/O primitives: 170
BIBUF          121 uses
BIBUF_DIFF     4 uses
INBUF          10 uses
INBUF_DIFF     3 uses
OUTBUF         29 uses
OUTBUF_DIFF    3 uses


Global Clock Buffers: 6

Total LUTs:    1313

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K20  Interface Logic : SLEs = 72; LUTs = 72;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  447 + 0 + 72 + 0 = 519;
Total number of LUTs after P&R:  1313 + 0 + 72 + 0 = 1385;

