|CAD961Test
CLOCK_50 => Counter[0].CLK
CLOCK_50 => Counter[1].CLK
CLOCK_50 => Counter[2].CLK
CLOCK_50 => Counter[3].CLK
CLOCK_50 => Counter[4].CLK
CLOCK_50 => Counter[5].CLK
CLOCK_50 => Counter[6].CLK
CLOCK_50 => Counter[7].CLK
CLOCK_50 => Counter[8].CLK
CLOCK_50 => Counter[9].CLK
CLOCK_50 => Counter[10].CLK
CLOCK_50 => Counter[11].CLK
CLOCK_50 => Counter[12].CLK
CLOCK_50 => Counter[13].CLK
CLOCK_50 => Counter[14].CLK
CLOCK_50 => Counter[15].CLK
CLOCK_50 => Counter[16].CLK
CLOCK_50 => Counter[17].CLK
CLOCK_50 => Counter[18].CLK
CLOCK_50 => Counter[19].CLK
CLOCK_50 => Counter[20].CLK
CLOCK_50 => Counter[21].CLK
CLOCK_50 => Counter[22].CLK
CLOCK_50 => Counter[23].CLK
CLOCK_50 => Counter[24].CLK
CLOCK_50 => Counter[25].CLK
CLOCK_50 => Counter[26].CLK
CLOCK_50 => Counter[27].CLK
CLOCK_50 => Counter[28].CLK
CLOCK_50 => Counter[29].CLK
CLOCK_50 => Counter[30].CLK
CLOCK_50 => Counter[31].CLK
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => VGA_controller:VGA_Control.CLK_50MHz
CLOCK3_50 => Square:VGA_SQ.CLK_50MHz
CLOCK4_50 <> <UNC>
RESET_N => VGA_controller:VGA_Control.RESET
RESET_N => Square:VGA_SQ.RESET
RESET_N => Counter[0].ACLR
RESET_N => Counter[1].ACLR
RESET_N => Counter[2].ACLR
RESET_N => Counter[3].ACLR
RESET_N => Counter[4].ACLR
RESET_N => Counter[5].ACLR
RESET_N => Counter[6].ACLR
RESET_N => Counter[7].ACLR
RESET_N => Counter[8].ACLR
RESET_N => Counter[9].ACLR
RESET_N => Counter[10].ACLR
RESET_N => Counter[11].ACLR
RESET_N => Counter[12].ACLR
RESET_N => Counter[13].ACLR
RESET_N => Counter[14].ACLR
RESET_N => Counter[15].ACLR
RESET_N => Counter[16].ACLR
RESET_N => Counter[17].ACLR
RESET_N => Counter[18].ACLR
RESET_N => Counter[19].ACLR
RESET_N => Counter[20].ACLR
RESET_N => Counter[21].ACLR
RESET_N => Counter[22].ACLR
RESET_N => Counter[23].ACLR
RESET_N => Counter[24].ACLR
RESET_N => Counter[25].ACLR
RESET_N => Counter[26].ACLR
RESET_N => Counter[27].ACLR
RESET_N => Counter[28].ACLR
RESET_N => Counter[29].ACLR
RESET_N => Counter[30].ACLR
RESET_N => Counter[31].ACLR
Key[0] => ~NO_FANOUT~
Key[1] => ~NO_FANOUT~
Key[2] => ~NO_FANOUT~
Key[3] => ~NO_FANOUT~
HEX0[0] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <VCC>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <VCC>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <VCC>
HEX3[5] <= <VCC>
HEX3[6] <= <GND>
HEX4[0] <= <VCC>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <VCC>
HEX4[4] <= <VCC>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <VCC>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <VCC>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
LEDR[0] <= LEDR[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR[9].DB_MAX_OUTPUT_PORT_TYPE
Switch[0] => ~NO_FANOUT~
Switch[1] => ~NO_FANOUT~
Switch[2] => ~NO_FANOUT~
Switch[3] => ~NO_FANOUT~
Switch[4] => ~NO_FANOUT~
Switch[5] => ~NO_FANOUT~
Switch[6] => ~NO_FANOUT~
Switch[7] => ~NO_FANOUT~
Switch[8] => ~NO_FANOUT~
Switch[9] => ~NO_FANOUT~
DRAM_ADDR[0] <= DRAM_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[1] <= DRAM_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[2] <= DRAM_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[3] <= DRAM_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[4] <= DRAM_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[5] <= DRAM_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[6] <= DRAM_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[7] <= DRAM_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[8] <= DRAM_ADDR[8].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[9] <= DRAM_ADDR[9].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[10] <= DRAM_ADDR[10].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[11] <= DRAM_ADDR[11].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[12] <= DRAM_ADDR[12].DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[0] <= DRAM_BA[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[1] <= DRAM_BA[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_CAS_N <= DRAM_CAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE <= DRAM_CKE.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CLK <= DRAM_CLK.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CS_N <= DRAM_CS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_LDQM <= DRAM_LDQM.DB_MAX_OUTPUT_PORT_TYPE
DRAM_RAS_N <= DRAM_RAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_UDQM <= DRAM_UDQM.DB_MAX_OUTPUT_PORT_TYPE
DRAM_WE_N <= DRAM_WE_N.DB_MAX_OUTPUT_PORT_TYPE
SD_CLK <= SD_CLK.DB_MAX_OUTPUT_PORT_TYPE
SD_CMD <> <UNC>
SD_DATA[0] <> <UNC>
SD_DATA[1] <> <UNC>
SD_DATA[2] <> <UNC>
SD_DATA[3] <> <UNC>
VGA_B[0] <= VGA_controller:VGA_Control.BLUE[0]
VGA_B[1] <= VGA_controller:VGA_Control.BLUE[1]
VGA_B[2] <= VGA_controller:VGA_Control.BLUE[2]
VGA_B[3] <= VGA_controller:VGA_Control.BLUE[3]
VGA_G[0] <= VGA_controller:VGA_Control.GREEN[0]
VGA_G[1] <= VGA_controller:VGA_Control.GREEN[1]
VGA_G[2] <= VGA_controller:VGA_Control.GREEN[2]
VGA_G[3] <= VGA_controller:VGA_Control.GREEN[3]
VGA_HS <= VGA_controller:VGA_Control.HS
VGA_R[0] <= VGA_controller:VGA_Control.RED[0]
VGA_R[1] <= VGA_controller:VGA_Control.RED[1]
VGA_R[2] <= VGA_controller:VGA_Control.RED[2]
VGA_R[3] <= VGA_controller:VGA_Control.RED[3]
VGA_VS <= VGA_controller:VGA_Control.VS
MyLCDLT24_ADC_BUSY => ~NO_FANOUT~
MyLCDLT24_ADC_CS_N <= MyLCDLT24_ADC_CS_N.DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_ADC_DCLK <= MyLCDLT24_ADC_DCLK.DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_ADC_DIN <= MyLCDLT24_ADC_DIN.DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_ADC_DOUT => ~NO_FANOUT~
MyLCDLT24_ADC_PENIRQ_N => ~NO_FANOUT~
MyLCDLT24_CS_N <= MyLCDLT24_CS_N.DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_D[0] <= MyLCDLT24_D[0].DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_D[1] <= MyLCDLT24_D[1].DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_D[2] <= MyLCDLT24_D[2].DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_D[3] <= MyLCDLT24_D[3].DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_D[4] <= MyLCDLT24_D[4].DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_D[5] <= MyLCDLT24_D[5].DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_D[6] <= MyLCDLT24_D[6].DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_D[7] <= MyLCDLT24_D[7].DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_D[8] <= MyLCDLT24_D[8].DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_D[9] <= MyLCDLT24_D[9].DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_D[10] <= MyLCDLT24_D[10].DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_D[11] <= MyLCDLT24_D[11].DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_D[12] <= MyLCDLT24_D[12].DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_D[13] <= MyLCDLT24_D[13].DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_D[14] <= MyLCDLT24_D[14].DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_D[15] <= MyLCDLT24_D[15].DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_LCD_ON <= MyLCDLT24_LCD_ON.DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_RD_N <= MyLCDLT24_RD_N.DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_RESET_N <= MyLCDLT24_RESET_N.DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_RS <= MyLCDLT24_RS.DB_MAX_OUTPUT_PORT_TYPE
MyLCDLT24_WR_N <= comb.DB_MAX_OUTPUT_PORT_TYPE


|CAD961Test|VGA_controller:VGA_Control
CLK_50MHz => Clk_25MHz.CLK
VS <= LessThan3.DB_MAX_OUTPUT_PORT_TYPE
HS <= LessThan2.DB_MAX_OUTPUT_PORT_TYPE
RED[0] <= RED.DB_MAX_OUTPUT_PORT_TYPE
RED[1] <= RED.DB_MAX_OUTPUT_PORT_TYPE
RED[2] <= RED.DB_MAX_OUTPUT_PORT_TYPE
RED[3] <= RED.DB_MAX_OUTPUT_PORT_TYPE
GREEN[0] <= GREEN.DB_MAX_OUTPUT_PORT_TYPE
GREEN[1] <= GREEN.DB_MAX_OUTPUT_PORT_TYPE
GREEN[2] <= GREEN.DB_MAX_OUTPUT_PORT_TYPE
GREEN[3] <= GREEN.DB_MAX_OUTPUT_PORT_TYPE
BLUE[0] <= BLUE.DB_MAX_OUTPUT_PORT_TYPE
BLUE[1] <= BLUE.DB_MAX_OUTPUT_PORT_TYPE
BLUE[2] <= BLUE.DB_MAX_OUTPUT_PORT_TYPE
BLUE[3] <= BLUE.DB_MAX_OUTPUT_PORT_TYPE
RESET => CurrentVPos[0].ACLR
RESET => CurrentVPos[1].ACLR
RESET => CurrentVPos[2].ACLR
RESET => CurrentVPos[3].ACLR
RESET => CurrentVPos[4].ACLR
RESET => CurrentVPos[5].ACLR
RESET => CurrentVPos[6].ACLR
RESET => CurrentVPos[7].ACLR
RESET => CurrentVPos[8].ACLR
RESET => CurrentVPos[9].ACLR
RESET => CurrentVPos[10].ACLR
RESET => CurrentHPos[0].ACLR
RESET => CurrentHPos[1].ACLR
RESET => CurrentHPos[2].ACLR
RESET => CurrentHPos[3].ACLR
RESET => CurrentHPos[4].ACLR
RESET => CurrentHPos[5].ACLR
RESET => CurrentHPos[6].ACLR
RESET => CurrentHPos[7].ACLR
RESET => CurrentHPos[8].ACLR
RESET => CurrentHPos[9].ACLR
RESET => CurrentHPos[10].ACLR
ColorIN[0] => BLUE.DATAB
ColorIN[1] => BLUE.DATAB
ColorIN[2] => BLUE.DATAB
ColorIN[3] => BLUE.DATAB
ColorIN[4] => GREEN.DATAB
ColorIN[5] => GREEN.DATAB
ColorIN[6] => GREEN.DATAB
ColorIN[7] => GREEN.DATAB
ColorIN[8] => RED.DATAB
ColorIN[9] => RED.DATAB
ColorIN[10] => RED.DATAB
ColorIN[11] => RED.DATAB
ScanlineX[0] <= ScanlineX.DB_MAX_OUTPUT_PORT_TYPE
ScanlineX[1] <= ScanlineX.DB_MAX_OUTPUT_PORT_TYPE
ScanlineX[2] <= ScanlineX.DB_MAX_OUTPUT_PORT_TYPE
ScanlineX[3] <= ScanlineX.DB_MAX_OUTPUT_PORT_TYPE
ScanlineX[4] <= ScanlineX.DB_MAX_OUTPUT_PORT_TYPE
ScanlineX[5] <= ScanlineX.DB_MAX_OUTPUT_PORT_TYPE
ScanlineX[6] <= ScanlineX.DB_MAX_OUTPUT_PORT_TYPE
ScanlineX[7] <= ScanlineX.DB_MAX_OUTPUT_PORT_TYPE
ScanlineX[8] <= ScanlineX.DB_MAX_OUTPUT_PORT_TYPE
ScanlineX[9] <= ScanlineX.DB_MAX_OUTPUT_PORT_TYPE
ScanlineX[10] <= ScanlineX.DB_MAX_OUTPUT_PORT_TYPE
ScanlineY[0] <= ScanlineY.DB_MAX_OUTPUT_PORT_TYPE
ScanlineY[1] <= ScanlineY.DB_MAX_OUTPUT_PORT_TYPE
ScanlineY[2] <= ScanlineY.DB_MAX_OUTPUT_PORT_TYPE
ScanlineY[3] <= ScanlineY.DB_MAX_OUTPUT_PORT_TYPE
ScanlineY[4] <= ScanlineY.DB_MAX_OUTPUT_PORT_TYPE
ScanlineY[5] <= ScanlineY.DB_MAX_OUTPUT_PORT_TYPE
ScanlineY[6] <= ScanlineY.DB_MAX_OUTPUT_PORT_TYPE
ScanlineY[7] <= ScanlineY.DB_MAX_OUTPUT_PORT_TYPE
ScanlineY[8] <= ScanlineY.DB_MAX_OUTPUT_PORT_TYPE
ScanlineY[9] <= ScanlineY.DB_MAX_OUTPUT_PORT_TYPE
ScanlineY[10] <= ScanlineY.DB_MAX_OUTPUT_PORT_TYPE


|CAD961Test|Square:VGA_SQ
CLK_50MHz => ~NO_FANOUT~
RESET => ~NO_FANOUT~
ColorOut[0] <= ColorOutput.DB_MAX_OUTPUT_PORT_TYPE
ColorOut[1] <= ColorOutput.DB_MAX_OUTPUT_PORT_TYPE
ColorOut[2] <= ColorOutput.DB_MAX_OUTPUT_PORT_TYPE
ColorOut[3] <= ColorOutput.DB_MAX_OUTPUT_PORT_TYPE
ColorOut[4] <= ColorOutput.DB_MAX_OUTPUT_PORT_TYPE
ColorOut[5] <= <VCC>
ColorOut[6] <= <VCC>
ColorOut[7] <= <VCC>
ColorOut[8] <= <VCC>
ColorOut[9] <= <VCC>
ColorOut[10] <= <VCC>
ColorOut[11] <= <VCC>
SQUAREWIDTH[0] => ~NO_FANOUT~
SQUAREWIDTH[1] => ~NO_FANOUT~
SQUAREWIDTH[2] => ~NO_FANOUT~
SQUAREWIDTH[3] => ~NO_FANOUT~
SQUAREWIDTH[4] => ~NO_FANOUT~
SQUAREWIDTH[5] => ~NO_FANOUT~
SQUAREWIDTH[6] => ~NO_FANOUT~
SQUAREWIDTH[7] => ~NO_FANOUT~
ScanlineX[0] => LessThan4.IN22
ScanlineX[0] => LessThan5.IN22
ScanlineX[0] => Add2.IN22
ScanlineX[0] => LessThan9.IN22
ScanlineX[0] => LessThan15.IN22
ScanlineX[1] => LessThan4.IN21
ScanlineX[1] => LessThan5.IN21
ScanlineX[1] => Add2.IN21
ScanlineX[1] => LessThan9.IN21
ScanlineX[1] => LessThan15.IN21
ScanlineX[2] => LessThan4.IN20
ScanlineX[2] => LessThan5.IN20
ScanlineX[2] => Add2.IN20
ScanlineX[2] => LessThan9.IN20
ScanlineX[2] => LessThan15.IN20
ScanlineX[3] => LessThan4.IN19
ScanlineX[3] => LessThan5.IN19
ScanlineX[3] => Add2.IN19
ScanlineX[3] => LessThan9.IN19
ScanlineX[3] => LessThan15.IN19
ScanlineX[4] => LessThan4.IN18
ScanlineX[4] => LessThan5.IN18
ScanlineX[4] => Add2.IN18
ScanlineX[4] => LessThan9.IN18
ScanlineX[4] => LessThan15.IN18
ScanlineX[5] => LessThan4.IN17
ScanlineX[5] => LessThan5.IN17
ScanlineX[5] => Add2.IN17
ScanlineX[5] => LessThan9.IN17
ScanlineX[5] => LessThan15.IN17
ScanlineX[6] => LessThan4.IN16
ScanlineX[6] => LessThan5.IN16
ScanlineX[6] => Add2.IN16
ScanlineX[6] => LessThan9.IN16
ScanlineX[6] => LessThan15.IN16
ScanlineX[7] => LessThan4.IN15
ScanlineX[7] => LessThan5.IN15
ScanlineX[7] => Add2.IN15
ScanlineX[7] => LessThan9.IN15
ScanlineX[7] => LessThan15.IN15
ScanlineX[8] => LessThan4.IN14
ScanlineX[8] => LessThan5.IN14
ScanlineX[8] => Add2.IN14
ScanlineX[8] => LessThan9.IN14
ScanlineX[8] => LessThan15.IN14
ScanlineX[9] => LessThan4.IN13
ScanlineX[9] => LessThan5.IN13
ScanlineX[9] => Add2.IN13
ScanlineX[9] => LessThan9.IN13
ScanlineX[9] => LessThan15.IN13
ScanlineX[10] => LessThan4.IN12
ScanlineX[10] => LessThan5.IN12
ScanlineX[10] => Add2.IN12
ScanlineX[10] => LessThan9.IN12
ScanlineX[10] => LessThan15.IN12
ScanlineY[0] => Mult0.IN20
ScanlineY[0] => LessThan2.IN22
ScanlineY[0] => LessThan3.IN22
ScanlineY[0] => Mult1.IN19
ScanlineY[0] => LessThan8.IN22
ScanlineY[0] => Mult2.IN19
ScanlineY[0] => LessThan12.IN22
ScanlineY[1] => Mult0.IN19
ScanlineY[1] => LessThan2.IN21
ScanlineY[1] => LessThan3.IN21
ScanlineY[1] => Add1.IN20
ScanlineY[1] => LessThan8.IN21
ScanlineY[1] => Add6.IN20
ScanlineY[1] => LessThan12.IN21
ScanlineY[2] => Mult0.IN18
ScanlineY[2] => LessThan2.IN20
ScanlineY[2] => LessThan3.IN20
ScanlineY[2] => Add1.IN19
ScanlineY[2] => LessThan8.IN20
ScanlineY[2] => Add6.IN19
ScanlineY[2] => LessThan12.IN20
ScanlineY[3] => Add0.IN16
ScanlineY[3] => LessThan2.IN19
ScanlineY[3] => LessThan3.IN19
ScanlineY[3] => Add1.IN18
ScanlineY[3] => LessThan8.IN19
ScanlineY[3] => Add6.IN18
ScanlineY[3] => LessThan12.IN19
ScanlineY[4] => Add0.IN15
ScanlineY[4] => LessThan2.IN18
ScanlineY[4] => LessThan3.IN18
ScanlineY[4] => Add1.IN17
ScanlineY[4] => LessThan8.IN18
ScanlineY[4] => Add6.IN17
ScanlineY[4] => LessThan12.IN18
ScanlineY[5] => Add0.IN14
ScanlineY[5] => LessThan2.IN17
ScanlineY[5] => LessThan3.IN17
ScanlineY[5] => Add1.IN16
ScanlineY[5] => LessThan8.IN17
ScanlineY[5] => Add6.IN16
ScanlineY[5] => LessThan12.IN17
ScanlineY[6] => Add0.IN13
ScanlineY[6] => LessThan2.IN16
ScanlineY[6] => LessThan3.IN16
ScanlineY[6] => Add1.IN15
ScanlineY[6] => LessThan8.IN16
ScanlineY[6] => Add6.IN15
ScanlineY[6] => LessThan12.IN16
ScanlineY[7] => Add0.IN12
ScanlineY[7] => LessThan2.IN15
ScanlineY[7] => LessThan3.IN15
ScanlineY[7] => Add1.IN14
ScanlineY[7] => LessThan8.IN15
ScanlineY[7] => Add6.IN14
ScanlineY[7] => LessThan12.IN15
ScanlineY[8] => Add0.IN11
ScanlineY[8] => LessThan2.IN14
ScanlineY[8] => LessThan3.IN14
ScanlineY[8] => Add1.IN13
ScanlineY[8] => LessThan8.IN14
ScanlineY[8] => Add6.IN13
ScanlineY[8] => LessThan12.IN14
ScanlineY[9] => Add0.IN10
ScanlineY[9] => LessThan2.IN13
ScanlineY[9] => LessThan3.IN13
ScanlineY[9] => Add1.IN12
ScanlineY[9] => LessThan8.IN13
ScanlineY[9] => Add6.IN12
ScanlineY[9] => LessThan12.IN13
ScanlineY[10] => Add0.IN9
ScanlineY[10] => LessThan2.IN12
ScanlineY[10] => LessThan3.IN12
ScanlineY[10] => Add1.IN11
ScanlineY[10] => LessThan8.IN12
ScanlineY[10] => Add6.IN11
ScanlineY[10] => LessThan12.IN12


