// Seed: 3476466041
module module_0 (
    output tri  id_0,
    output tri0 id_1
);
  wire id_3;
  assign id_3 = id_3 - id_3;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input tri id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply1 id_5
    , id_11,
    input tri1 id_6,
    input tri1 id_7,
    output tri1 id_8,
    input supply1 id_9
);
  logic id_12;
  ;
  module_0 modCall_1 (
      id_5,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wand id_0,
    input supply1 id_1,
    output wire id_2,
    output wire id_3,
    input supply0 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    output wire id_8,
    input wand id_9,
    input wor id_10,
    input tri id_11,
    output tri id_12,
    input supply1 id_13,
    input supply0 id_14
    , id_18,
    input tri1 id_15,
    input tri0 id_16
);
  wire id_19;
  module_0 modCall_1 (
      id_2,
      id_6
  );
  assign modCall_1.id_0 = 0;
  assign id_8 = -1;
  logic id_20, id_21;
  wire id_22;
  wire id_23;
  real id_24, id_25;
endmodule
