Loading plugins phase: Elapsed time ==> 0s.313ms
Initializing data phase: Elapsed time ==> 4s.135ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\kees\Documents\test_projects\My fun stuff\3d_cube\3d_cube.Bundle01\Design137.cydsn\Design137.cyprj -d CY8C4245AXI-483 -s C:\Users\kees\Documents\test_projects\My fun stuff\3d_cube\3d_cube.Bundle01\Design137.cydsn\Generated_Source\PSoC4 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 21s.152ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.850ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design137.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kees\Documents\test_projects\My fun stuff\3d_cube\3d_cube.Bundle01\Design137.cydsn\Design137.cyprj -dcpsoc3 Design137.v -verilog
======================================================================

======================================================================
Compiling:  Design137.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kees\Documents\test_projects\My fun stuff\3d_cube\3d_cube.Bundle01\Design137.cydsn\Design137.cyprj -dcpsoc3 Design137.v -verilog
======================================================================

======================================================================
Compiling:  Design137.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kees\Documents\test_projects\My fun stuff\3d_cube\3d_cube.Bundle01\Design137.cydsn\Design137.cyprj -dcpsoc3 -verilog Design137.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri May 10 09:24:56 2013


======================================================================
Compiling:  Design137.v
Program  :   vpp
Options  :    -yv2 -q10 Design137.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri May 10 09:24:57 2013

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design137.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design137.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kees\Documents\test_projects\My fun stuff\3d_cube\3d_cube.Bundle01\Design137.cydsn\Design137.cyprj -dcpsoc3 -verilog Design137.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri May 10 09:24:58 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\kees\Documents\test_projects\My fun stuff\3d_cube\3d_cube.Bundle01\Design137.cydsn\codegentemp\Design137.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\kees\Documents\test_projects\My fun stuff\3d_cube\3d_cube.Bundle01\Design137.cydsn\codegentemp\Design137.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design137.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kees\Documents\test_projects\My fun stuff\3d_cube\3d_cube.Bundle01\Design137.cydsn\Design137.cyprj -dcpsoc3 -verilog Design137.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri May 10 09:24:59 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\kees\Documents\test_projects\My fun stuff\3d_cube\3d_cube.Bundle01\Design137.cydsn\codegentemp\Design137.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\kees\Documents\test_projects\My fun stuff\3d_cube\3d_cube.Bundle01\Design137.cydsn\codegentemp\Design137.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\LCD:SPIM_UDB:BSPIM:mosi_after_ld\
	\LCD:SPIM_UDB:BSPIM:so_send\
	\LCD:SPIM_UDB:BSPIM:mosi_fin\
	\LCD:SPIM_UDB:BSPIM:mosi_cpha_0\
	\LCD:SPIM_UDB:BSPIM:mosi_cpha_1\
	\LCD:SPIM_UDB:BSPIM:pre_mosi\
	\LCD:SPIM_UDB:BSPIM:dpcounter_zero\
	\LCD:SPIM_UDB:BSPIM:control_7\
	\LCD:SPIM_UDB:BSPIM:control_6\
	\LCD:SPIM_UDB:BSPIM:control_5\
	\LCD:SPIM_UDB:BSPIM:control_4\
	\LCD:SPIM_UDB:BSPIM:control_3\
	\LCD:SPIM_UDB:BSPIM:control_2\
	\LCD:SPIM_UDB:BSPIM:control_1\
	\LCD:SPIM_UDB:BSPIM:control_0\
	\LCD:SPIM_UDB:Net_253\
	\LCD:Net_54\


Deleted 17 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \LCD:tmpOE__Reset_net_0\
Aliasing \LCD:SPIM_UDB:BSPIM:pol_supprt\ to zero
Aliasing \LCD:SPIM_UDB:BSPIM:tx_status_3\ to \LCD:SPIM_UDB:BSPIM:load_rx_data\
Aliasing \LCD:SPIM_UDB:BSPIM:tx_status_6\ to zero
Aliasing \LCD:SPIM_UDB:BSPIM:tx_status_5\ to zero
Aliasing \LCD:SPIM_UDB:BSPIM:rx_status_3\ to zero
Aliasing \LCD:SPIM_UDB:BSPIM:rx_status_2\ to zero
Aliasing \LCD:SPIM_UDB:BSPIM:rx_status_1\ to zero
Aliasing \LCD:SPIM_UDB:BSPIM:rx_status_0\ to zero
Aliasing \LCD:Net_53\ to zero
Aliasing \LCD:SPIM_UDB:Net_274\ to zero
Aliasing \LCD:tmpOE__SCLK_net_0\ to \LCD:tmpOE__Reset_net_0\
Aliasing \LCD:tmpOE__MOSI_net_0\ to \LCD:tmpOE__Reset_net_0\
Aliasing \LCD:tmpOE__SS_net_0\ to \LCD:tmpOE__Reset_net_0\
Aliasing tmpOE__D3_net_0 to \LCD:tmpOE__Reset_net_0\
Aliasing tmpOE__D4_net_0 to \LCD:tmpOE__Reset_net_0\
Aliasing tmpOE__D5_net_0 to \LCD:tmpOE__Reset_net_0\
Aliasing tmpOE__P0_7_SWITCH_net_0 to \LCD:tmpOE__Reset_net_0\
Aliasing tmpOE__D10_P3_4_net_0 to \LCD:tmpOE__Reset_net_0\
Aliasing \LCD:SPIM_UDB:BSPIM:so_send_reg\\D\ to zero
Aliasing \LCD:SPIM_UDB:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \LCD:SPIM_UDB:BSPIM:dpcounter_one_reg\\D\ to \LCD:SPIM_UDB:BSPIM:load_rx_data\
Removing Rhs of wire one[6] = \LCD:tmpOE__Reset_net_0\[1]
Removing Rhs of wire \LCD:SPIM_UDB:Net_276\[8] = \LCD:SPIM_UDB:Net_239\[9]
Removing Rhs of wire \LCD:SPIM_UDB:BSPIM:load_rx_data\[13] = \LCD:SPIM_UDB:BSPIM:dpcounter_one\[14]
Removing Lhs of wire \LCD:SPIM_UDB:BSPIM:pol_supprt\[15] = zero[2]
Removing Lhs of wire \LCD:SPIM_UDB:BSPIM:miso_to_dp\[16] = \LCD:SPIM_UDB:Net_244\[17]
Removing Lhs of wire \LCD:SPIM_UDB:Net_244\[17] = zero[2]
Removing Rhs of wire \LCD:Net_41\[21] = \LCD:SPIM_UDB:BSPIM:mosi_reg\[22]
Removing Rhs of wire \LCD:SPIM_UDB:BSPIM:mosi_from_dp\[28] = \LCD:SPIM_UDB:BSPIM:mosi_from_dpL\[138]
Removing Rhs of wire \LCD:SPIM_UDB:BSPIM:tx_status_1\[44] = \LCD:SPIM_UDB:BSPIM:dpMOSI_fifo_empty\[45]
Removing Rhs of wire \LCD:SPIM_UDB:BSPIM:tx_status_2\[46] = \LCD:SPIM_UDB:BSPIM:dpMOSI_fifo_not_full\[47]
Removing Lhs of wire \LCD:SPIM_UDB:BSPIM:tx_status_3\[48] = \LCD:SPIM_UDB:BSPIM:load_rx_data\[13]
Removing Rhs of wire \LCD:SPIM_UDB:BSPIM:rx_status_4\[50] = \LCD:SPIM_UDB:BSPIM:dpMISO_fifo_full\[51]
Removing Rhs of wire \LCD:SPIM_UDB:BSPIM:rx_status_5\[52] = \LCD:SPIM_UDB:BSPIM:dpMISO_fifo_not_empty\[53]
Removing Lhs of wire \LCD:SPIM_UDB:BSPIM:tx_status_6\[55] = zero[2]
Removing Lhs of wire \LCD:SPIM_UDB:BSPIM:tx_status_5\[56] = zero[2]
Removing Lhs of wire \LCD:SPIM_UDB:BSPIM:rx_status_3\[57] = zero[2]
Removing Lhs of wire \LCD:SPIM_UDB:BSPIM:rx_status_2\[58] = zero[2]
Removing Lhs of wire \LCD:SPIM_UDB:BSPIM:rx_status_1\[59] = zero[2]
Removing Lhs of wire \LCD:SPIM_UDB:BSPIM:rx_status_0\[60] = zero[2]
Removing Lhs of wire \LCD:SPIM_UDB:Net_273\[70] = zero[2]
Removing Lhs of wire \LCD:Net_53\[159] = zero[2]
Removing Lhs of wire \LCD:SPIM_UDB:Net_274\[160] = zero[2]
Removing Lhs of wire \LCD:tmpOE__SCLK_net_0\[162] = one[6]
Removing Lhs of wire \LCD:tmpOE__MOSI_net_0\[169] = one[6]
Removing Lhs of wire \LCD:tmpOE__SS_net_0\[175] = one[6]
Removing Lhs of wire tmpOE__D3_net_0[181] = one[6]
Removing Lhs of wire tmpOE__D4_net_0[188] = one[6]
Removing Lhs of wire tmpOE__D5_net_0[195] = one[6]
Removing Lhs of wire tmpOE__P0_7_SWITCH_net_0[202] = one[6]
Removing Lhs of wire tmpOE__D10_P3_4_net_0[212] = one[6]
Removing Lhs of wire \LCD:SPIM_UDB:BSPIM:so_send_reg\\D\[218] = zero[2]
Removing Lhs of wire \LCD:SPIM_UDB:BSPIM:mosi_pre_reg\\D\[224] = zero[2]
Removing Lhs of wire \LCD:SPIM_UDB:BSPIM:dpcounter_one_reg\\D\[226] = \LCD:SPIM_UDB:BSPIM:load_rx_data\[13]
Removing Lhs of wire \LCD:SPIM_UDB:BSPIM:mosi_from_dp_reg\\D\[227] = \LCD:SPIM_UDB:BSPIM:mosi_from_dp\[28]

------------------------------------------------------
Aliased 0 equations, 34 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\LCD:SPIM_UDB:BSPIM:load_rx_data\' (cost = 1):
\LCD:SPIM_UDB:BSPIM:load_rx_data\ <= ((not \LCD:SPIM_UDB:BSPIM:count_4\ and not \LCD:SPIM_UDB:BSPIM:count_3\ and not \LCD:SPIM_UDB:BSPIM:count_2\ and not \LCD:SPIM_UDB:BSPIM:count_1\ and \LCD:SPIM_UDB:BSPIM:count_0\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 2 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\kees\Documents\test_projects\My fun stuff\3d_cube\3d_cube.Bundle01\Design137.cydsn\Design137.cyprj" -dcpsoc3 Design137.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.841ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.2.0.572, Family: PSoC3, Started at: Friday, 10 May 2013 09:25:00
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kees\Documents\test_projects\My fun stuff\3d_cube\3d_cube.Bundle01\Design137.cydsn\Design137.cyprj -d CY8C4245AXI-483 Design137.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.327ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \LCD:SPIM_UDB:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \LCD:SPIM_UDB:BSPIM:so_send_reg\ from registered to combinatorial
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "P0_7_SWITCH(0)". (App=cydsfit)

Removing unused cells resulting from optimization
    Removed unused cell/equation '\LCD:SPIM_UDB:BSPIM:dpcounter_one_reg\:macrocell'
    Removed unused cell/equation '\LCD:SPIM_UDB:BSPIM:mosi_from_dp_reg\:macrocell'
    Removed unused cell/equation '\LCD:SPIM_UDB:BSPIM:mosi_pre_reg\:macrocell'
    Removed unused cell/equation '\LCD:SPIM_UDB:BSPIM:so_send_reg\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'LCD_SPIM_UDB_IntClock'. Fanout=1, Signal=\LCD:SPIM_UDB:Net_276_digital\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \LCD:SPIM_UDB:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\LCD:Net_42\\D\:macrocell'
    Removed unused cell/equation '\LCD:Net_43\\D\:macrocell'
    Removed unused cell/equation '\LCD:SPIM_UDB:BSPIM:cnt_enable\\D\:macrocell'
    Removed unused cell/equation '\LCD:SPIM_UDB:BSPIM:ld_ident\\D\:macrocell'
    Removed unused cell/equation '\LCD:SPIM_UDB:BSPIM:load_cond\\D\:macrocell'
    Removed unused cell/equation '\LCD:SPIM_UDB:BSPIM:mosi_reg\\D\:macrocell'
    Removed unused cell/equation '\LCD:SPIM_UDB:BSPIM:state_0\\D\:macrocell'
    Removed unused cell/equation '\LCD:SPIM_UDB:BSPIM:state_1\\D\:macrocell'
    Removed unused cell/equation '\LCD:SPIM_UDB:BSPIM:state_2\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = D10_P3_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => D10_P3_4(0)__PA ,
            pad => D10_P3_4(0)_PAD );
        Properties:
        {
            port_location = "PORT(3,4)"
        }

    Pin : Name = D3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => D3(0)__PA ,
            pad => D3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => D4(0)__PA ,
            pad => D4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => D5(0)__PA ,
            pad => D5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P0_7_SWITCH(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P0_7_SWITCH(0)__PA ,
            annotation => Net_3 ,
            pad => P0_7_SWITCH(0)_PAD );
        Properties:
        {
            port_location = "PORT(0,7)"
        }

    Pin : Name = \LCD:MOSI(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:MOSI(0)\__PA ,
            input => \LCD:Net_41\ ,
            pad => \LCD:MOSI(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:Reset(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:Reset(0)\__PA ,
            pad => \LCD:Reset(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:SCLK(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:SCLK(0)\__PA ,
            input => \LCD:Net_42\ ,
            pad => \LCD:SCLK(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:SS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:SS(0)\__PA ,
            input => \LCD:Net_43\ ,
            pad => \LCD:SS(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\LCD:Net_41\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\LCD:SPIM_UDB:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\LCD:Net_41\ * !\LCD:SPIM_UDB:BSPIM:state_2\ * 
              \LCD:SPIM_UDB:BSPIM:state_0\
            + !\LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:SPIM_UDB:BSPIM:state_0\
            + !\LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_0\ * 
              !\LCD:SPIM_UDB:BSPIM:count_4\ * !\LCD:SPIM_UDB:BSPIM:count_3\ * 
              !\LCD:SPIM_UDB:BSPIM:count_2\ * \LCD:SPIM_UDB:BSPIM:count_1\ * 
              !\LCD:SPIM_UDB:BSPIM:count_0\ * !\LCD:SPIM_UDB:BSPIM:ld_ident\
            + \LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              \LCD:SPIM_UDB:BSPIM:state_0\
            + \LCD:SPIM_UDB:BSPIM:state_2\ * \LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:SPIM_UDB:BSPIM:state_0\
            + \LCD:SPIM_UDB:BSPIM:state_2\ * 
              !\LCD:SPIM_UDB:BSPIM:mosi_from_dp\
            + !\LCD:SPIM_UDB:BSPIM:state_0\ * 
              !\LCD:SPIM_UDB:BSPIM:mosi_from_dp\
        );
        Output = \LCD:Net_41\ (fanout=2)

    MacroCell: Name=\LCD:Net_42\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD:SPIM_UDB:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD:SPIM_UDB:BSPIM:state_2\ * \LCD:SPIM_UDB:BSPIM:state_1\ * 
              \LCD:SPIM_UDB:BSPIM:state_0\
            + \LCD:SPIM_UDB:BSPIM:state_1\ * \LCD:SPIM_UDB:BSPIM:state_0\ * 
              \LCD:Net_42\
        );
        Output = \LCD:Net_42\ (fanout=2)

    MacroCell: Name=\LCD:Net_43\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD:SPIM_UDB:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              \LCD:SPIM_UDB:BSPIM:state_0\
            + !\LCD:SPIM_UDB:BSPIM:state_2\ * \LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:Net_43\
            + \LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:SPIM_UDB:BSPIM:state_0\ * !\LCD:Net_43\
            + \LCD:SPIM_UDB:BSPIM:state_1\ * \LCD:SPIM_UDB:BSPIM:state_0\ * 
              !\LCD:Net_43\
        );
        Output = \LCD:Net_43\ (fanout=2)

    MacroCell: Name=\LCD:SPIM_UDB:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD:SPIM_UDB:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:SPIM_UDB:BSPIM:state_0\ * \LCD:SPIM_UDB:BSPIM:cnt_enable\
            + !\LCD:SPIM_UDB:BSPIM:state_2\ * \LCD:SPIM_UDB:BSPIM:state_1\ * 
              \LCD:SPIM_UDB:BSPIM:state_0\ * !\LCD:SPIM_UDB:BSPIM:cnt_enable\
            + \LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              \LCD:SPIM_UDB:BSPIM:state_0\ * \LCD:SPIM_UDB:BSPIM:cnt_enable\
            + \LCD:SPIM_UDB:BSPIM:state_2\ * \LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:SPIM_UDB:BSPIM:state_0\ * \LCD:SPIM_UDB:BSPIM:cnt_enable\
        );
        Output = \LCD:SPIM_UDB:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\LCD:SPIM_UDB:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD:SPIM_UDB:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:SPIM_UDB:BSPIM:state_0\ * !\LCD:SPIM_UDB:BSPIM:ld_ident\
            + \LCD:SPIM_UDB:BSPIM:state_2\ * \LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:SPIM_UDB:BSPIM:state_0\ * \LCD:SPIM_UDB:BSPIM:ld_ident\
            + \LCD:SPIM_UDB:BSPIM:state_1\ * !\LCD:SPIM_UDB:BSPIM:state_0\ * 
              !\LCD:SPIM_UDB:BSPIM:count_4\ * !\LCD:SPIM_UDB:BSPIM:count_3\ * 
              !\LCD:SPIM_UDB:BSPIM:count_2\ * \LCD:SPIM_UDB:BSPIM:count_1\ * 
              !\LCD:SPIM_UDB:BSPIM:count_0\ * \LCD:SPIM_UDB:BSPIM:ld_ident\
        );
        Output = \LCD:SPIM_UDB:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\LCD:SPIM_UDB:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD:SPIM_UDB:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:count_4\ * 
              !\LCD:SPIM_UDB:BSPIM:count_3\ * !\LCD:SPIM_UDB:BSPIM:count_2\ * 
              !\LCD:SPIM_UDB:BSPIM:count_1\ * !\LCD:SPIM_UDB:BSPIM:count_0\ * 
              \LCD:SPIM_UDB:BSPIM:load_cond\
            + \LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:SPIM_UDB:BSPIM:state_0\ * !\LCD:SPIM_UDB:BSPIM:load_cond\
            + \LCD:SPIM_UDB:BSPIM:state_1\ * !\LCD:SPIM_UDB:BSPIM:count_4\ * 
              !\LCD:SPIM_UDB:BSPIM:count_3\ * !\LCD:SPIM_UDB:BSPIM:count_2\ * 
              !\LCD:SPIM_UDB:BSPIM:count_1\ * !\LCD:SPIM_UDB:BSPIM:count_0\ * 
              \LCD:SPIM_UDB:BSPIM:load_cond\
            + \LCD:SPIM_UDB:BSPIM:state_0\ * !\LCD:SPIM_UDB:BSPIM:count_4\ * 
              !\LCD:SPIM_UDB:BSPIM:count_3\ * !\LCD:SPIM_UDB:BSPIM:count_2\ * 
              !\LCD:SPIM_UDB:BSPIM:count_1\ * !\LCD:SPIM_UDB:BSPIM:count_0\ * 
              \LCD:SPIM_UDB:BSPIM:load_cond\
        );
        Output = \LCD:SPIM_UDB:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\LCD:SPIM_UDB:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD:SPIM_UDB:BSPIM:count_4\ * !\LCD:SPIM_UDB:BSPIM:count_3\ * 
              !\LCD:SPIM_UDB:BSPIM:count_2\ * !\LCD:SPIM_UDB:BSPIM:count_1\ * 
              \LCD:SPIM_UDB:BSPIM:count_0\
        );
        Output = \LCD:SPIM_UDB:BSPIM:load_rx_data\ (fanout=3)

    MacroCell: Name=\LCD:SPIM_UDB:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD:SPIM_UDB:BSPIM:count_4\ * !\LCD:SPIM_UDB:BSPIM:count_3\ * 
              !\LCD:SPIM_UDB:BSPIM:count_2\ * !\LCD:SPIM_UDB:BSPIM:count_1\ * 
              \LCD:SPIM_UDB:BSPIM:count_0\ * \LCD:SPIM_UDB:BSPIM:rx_status_4\
        );
        Output = \LCD:SPIM_UDB:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\LCD:SPIM_UDB:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD:SPIM_UDB:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD:SPIM_UDB:BSPIM:state_2\ * \LCD:SPIM_UDB:BSPIM:state_1\
            + \LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\
            + !\LCD:SPIM_UDB:BSPIM:state_1\ * !\LCD:SPIM_UDB:BSPIM:state_0\ * 
              !\LCD:SPIM_UDB:BSPIM:tx_status_1\
        );
        Output = \LCD:SPIM_UDB:BSPIM:state_0\ (fanout=13)

    MacroCell: Name=\LCD:SPIM_UDB:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD:SPIM_UDB:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              \LCD:SPIM_UDB:BSPIM:state_0\
            + !\LCD:SPIM_UDB:BSPIM:state_2\ * \LCD:SPIM_UDB:BSPIM:state_0\ * 
              !\LCD:SPIM_UDB:BSPIM:count_4\ * !\LCD:SPIM_UDB:BSPIM:count_3\ * 
              \LCD:SPIM_UDB:BSPIM:count_2\ * !\LCD:SPIM_UDB:BSPIM:count_1\ * 
              \LCD:SPIM_UDB:BSPIM:count_0\ * 
              !\LCD:SPIM_UDB:BSPIM:tx_status_1\
            + \LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_0\
            + \LCD:SPIM_UDB:BSPIM:state_1\ * !\LCD:SPIM_UDB:BSPIM:state_0\ * 
              !\LCD:SPIM_UDB:BSPIM:count_4\ * !\LCD:SPIM_UDB:BSPIM:count_3\ * 
              !\LCD:SPIM_UDB:BSPIM:count_2\ * \LCD:SPIM_UDB:BSPIM:count_1\ * 
              !\LCD:SPIM_UDB:BSPIM:count_0\ * !\LCD:SPIM_UDB:BSPIM:ld_ident\
        );
        Output = \LCD:SPIM_UDB:BSPIM:state_1\ (fanout=13)

    MacroCell: Name=\LCD:SPIM_UDB:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD:SPIM_UDB:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              \LCD:SPIM_UDB:BSPIM:state_0\
            + !\LCD:SPIM_UDB:BSPIM:state_2\ * \LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:SPIM_UDB:BSPIM:state_0\ * !\LCD:SPIM_UDB:BSPIM:count_4\ * 
              !\LCD:SPIM_UDB:BSPIM:count_3\ * !\LCD:SPIM_UDB:BSPIM:count_2\ * 
              \LCD:SPIM_UDB:BSPIM:count_1\ * !\LCD:SPIM_UDB:BSPIM:count_0\ * 
              !\LCD:SPIM_UDB:BSPIM:ld_ident\
            + !\LCD:SPIM_UDB:BSPIM:state_2\ * \LCD:SPIM_UDB:BSPIM:state_0\ * 
              !\LCD:SPIM_UDB:BSPIM:count_4\ * !\LCD:SPIM_UDB:BSPIM:count_3\ * 
              \LCD:SPIM_UDB:BSPIM:count_2\ * !\LCD:SPIM_UDB:BSPIM:count_1\ * 
              \LCD:SPIM_UDB:BSPIM:count_0\ * 
              !\LCD:SPIM_UDB:BSPIM:tx_status_1\
        );
        Output = \LCD:SPIM_UDB:BSPIM:state_2\ (fanout=13)

    MacroCell: Name=\LCD:SPIM_UDB:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              \LCD:SPIM_UDB:BSPIM:state_0\
        );
        Output = \LCD:SPIM_UDB:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\LCD:SPIM_UDB:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:SPIM_UDB:BSPIM:state_0\
        );
        Output = \LCD:SPIM_UDB:BSPIM:tx_status_4\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\LCD:SPIM_UDB:BSPIM:sR16:Dp:u0\
        PORT MAP (
            clock => \LCD:SPIM_UDB:Net_276_digital\ ,
            cs_addr_2 => \LCD:SPIM_UDB:BSPIM:state_2\ ,
            cs_addr_1 => \LCD:SPIM_UDB:BSPIM:state_1\ ,
            cs_addr_0 => \LCD:SPIM_UDB:BSPIM:state_0\ ,
            f1_load => \LCD:SPIM_UDB:BSPIM:load_rx_data\ ,
            f0_bus_stat_comb => \LCD:SPIM_UDB:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \LCD:SPIM_UDB:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \LCD:SPIM_UDB:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \LCD:SPIM_UDB:BSPIM:rx_status_4\ ,
            chain_out => \LCD:SPIM_UDB:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \LCD:SPIM_UDB:BSPIM:sR16:Dp:u1\

    datapathcell: Name =\LCD:SPIM_UDB:BSPIM:sR16:Dp:u1\
        PORT MAP (
            clock => \LCD:SPIM_UDB:Net_276_digital\ ,
            cs_addr_2 => \LCD:SPIM_UDB:BSPIM:state_2\ ,
            cs_addr_1 => \LCD:SPIM_UDB:BSPIM:state_1\ ,
            cs_addr_0 => \LCD:SPIM_UDB:BSPIM:state_0\ ,
            f1_load => \LCD:SPIM_UDB:BSPIM:load_rx_data\ ,
            so_comb => \LCD:SPIM_UDB:BSPIM:mosi_from_dp\ ,
            chain_in => \LCD:SPIM_UDB:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000000000001000000001111111111111111000000000010001100001000100000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \LCD:SPIM_UDB:BSPIM:sR16:Dp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\LCD:SPIM_UDB:BSPIM:RxStsReg\
        PORT MAP (
            clock => \LCD:SPIM_UDB:Net_276_digital\ ,
            status_6 => \LCD:SPIM_UDB:BSPIM:rx_status_6\ ,
            status_5 => \LCD:SPIM_UDB:BSPIM:rx_status_5\ ,
            status_4 => \LCD:SPIM_UDB:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LCD:SPIM_UDB:BSPIM:TxStsReg\
        PORT MAP (
            clock => \LCD:SPIM_UDB:Net_276_digital\ ,
            status_4 => \LCD:SPIM_UDB:BSPIM:tx_status_4\ ,
            status_3 => \LCD:SPIM_UDB:BSPIM:load_rx_data\ ,
            status_2 => \LCD:SPIM_UDB:BSPIM:tx_status_2\ ,
            status_1 => \LCD:SPIM_UDB:BSPIM:tx_status_1\ ,
            status_0 => \LCD:SPIM_UDB:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\LCD:SPIM_UDB:BSPIM:BitCounter\
        PORT MAP (
            clock => \LCD:SPIM_UDB:Net_276_digital\ ,
            enable => \LCD:SPIM_UDB:BSPIM:cnt_enable\ ,
            count_6 => \LCD:SPIM_UDB:BSPIM:count_6\ ,
            count_5 => \LCD:SPIM_UDB:BSPIM:count_5\ ,
            count_4 => \LCD:SPIM_UDB:BSPIM:count_4\ ,
            count_3 => \LCD:SPIM_UDB:BSPIM:count_3\ ,
            count_2 => \LCD:SPIM_UDB:BSPIM:count_2\ ,
            count_1 => \LCD:SPIM_UDB:BSPIM:count_1\ ,
            count_0 => \LCD:SPIM_UDB:BSPIM:count_0\ ,
            tc => \LCD:SPIM_UDB:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0010001"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    1 :    7 :    8 :  12.50%
Analog domain clock dividers  :    0 :    4 :    4 :   0.00%
Pins                          :   11 :   25 :   36 :  30.56%
UDB Macrocells                :   13 :   19 :   32 :  40.63%
UDB Unique Pterms             :   33 :   31 :   64 :  51.56%
UDB Total Pterms              :   38 :      :      : 
UDB Datapath Cells            :    2 :    2 :    4 :  50.00%
UDB Status Cells              :    2 :    2 :    4 :  50.00%
            StatusI Registers :    2 
UDB Control Cells             :    1 :    3 :    4 :  25.00%
                 Count7 Cells :    1 
Interrupts                    :    0 :   32 :   32 :   0.00%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensor            :    0 :    1 :    1 :   0.00%
Low Power Comparator          :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    0 :    4 :    4 :   0.00%
Serial Communication Blocks   :    0 :    2 :    2 :   0.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.346ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.498ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 1.1592634s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 1s.163ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0000230 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.321ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :    2 :    8 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.17
                   Pterms :            5.67
               Macrocells :            2.17
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.190ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.023ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 83, final cost is 83 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       8.00 :       3.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=4, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LCD:Net_43\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD:SPIM_UDB:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              \LCD:SPIM_UDB:BSPIM:state_0\
            + !\LCD:SPIM_UDB:BSPIM:state_2\ * \LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:Net_43\
            + \LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:SPIM_UDB:BSPIM:state_0\ * !\LCD:Net_43\
            + \LCD:SPIM_UDB:BSPIM:state_1\ * \LCD:SPIM_UDB:BSPIM:state_0\ * 
              !\LCD:Net_43\
        );
        Output = \LCD:Net_43\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\LCD:SPIM_UDB:BSPIM:sR16:Dp:u1\
    PORT MAP (
        clock => \LCD:SPIM_UDB:Net_276_digital\ ,
        cs_addr_2 => \LCD:SPIM_UDB:BSPIM:state_2\ ,
        cs_addr_1 => \LCD:SPIM_UDB:BSPIM:state_1\ ,
        cs_addr_0 => \LCD:SPIM_UDB:BSPIM:state_0\ ,
        f1_load => \LCD:SPIM_UDB:BSPIM:load_rx_data\ ,
        so_comb => \LCD:SPIM_UDB:BSPIM:mosi_from_dp\ ,
        chain_in => \LCD:SPIM_UDB:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000000000001000000001111111111111111000000000010001100001000100000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \LCD:SPIM_UDB:BSPIM:sR16:Dp:u0\

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\LCD:SPIM_UDB:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD:SPIM_UDB:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:SPIM_UDB:BSPIM:state_0\ * \LCD:SPIM_UDB:BSPIM:cnt_enable\
            + !\LCD:SPIM_UDB:BSPIM:state_2\ * \LCD:SPIM_UDB:BSPIM:state_1\ * 
              \LCD:SPIM_UDB:BSPIM:state_0\ * !\LCD:SPIM_UDB:BSPIM:cnt_enable\
            + \LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              \LCD:SPIM_UDB:BSPIM:state_0\ * \LCD:SPIM_UDB:BSPIM:cnt_enable\
            + \LCD:SPIM_UDB:BSPIM:state_2\ * \LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:SPIM_UDB:BSPIM:state_0\ * \LCD:SPIM_UDB:BSPIM:cnt_enable\
        );
        Output = \LCD:SPIM_UDB:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\LCD:SPIM_UDB:BSPIM:RxStsReg\
    PORT MAP (
        clock => \LCD:SPIM_UDB:Net_276_digital\ ,
        status_6 => \LCD:SPIM_UDB:BSPIM:rx_status_6\ ,
        status_5 => \LCD:SPIM_UDB:BSPIM:rx_status_5\ ,
        status_4 => \LCD:SPIM_UDB:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LCD:Net_41\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\LCD:SPIM_UDB:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\LCD:Net_41\ * !\LCD:SPIM_UDB:BSPIM:state_2\ * 
              \LCD:SPIM_UDB:BSPIM:state_0\
            + !\LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:SPIM_UDB:BSPIM:state_0\
            + !\LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_0\ * 
              !\LCD:SPIM_UDB:BSPIM:count_4\ * !\LCD:SPIM_UDB:BSPIM:count_3\ * 
              !\LCD:SPIM_UDB:BSPIM:count_2\ * \LCD:SPIM_UDB:BSPIM:count_1\ * 
              !\LCD:SPIM_UDB:BSPIM:count_0\ * !\LCD:SPIM_UDB:BSPIM:ld_ident\
            + \LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              \LCD:SPIM_UDB:BSPIM:state_0\
            + \LCD:SPIM_UDB:BSPIM:state_2\ * \LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:SPIM_UDB:BSPIM:state_0\
            + \LCD:SPIM_UDB:BSPIM:state_2\ * 
              !\LCD:SPIM_UDB:BSPIM:mosi_from_dp\
            + !\LCD:SPIM_UDB:BSPIM:state_0\ * 
              !\LCD:SPIM_UDB:BSPIM:mosi_from_dp\
        );
        Output = \LCD:Net_41\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD:SPIM_UDB:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              \LCD:SPIM_UDB:BSPIM:state_0\
        );
        Output = \LCD:SPIM_UDB:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD:SPIM_UDB:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:SPIM_UDB:BSPIM:state_0\
        );
        Output = \LCD:SPIM_UDB:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD:SPIM_UDB:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD:SPIM_UDB:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD:SPIM_UDB:BSPIM:state_2\ * \LCD:SPIM_UDB:BSPIM:state_1\
            + \LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\
            + !\LCD:SPIM_UDB:BSPIM:state_1\ * !\LCD:SPIM_UDB:BSPIM:state_0\ * 
              !\LCD:SPIM_UDB:BSPIM:tx_status_1\
        );
        Output = \LCD:SPIM_UDB:BSPIM:state_0\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD:SPIM_UDB:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD:SPIM_UDB:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              \LCD:SPIM_UDB:BSPIM:state_0\
            + !\LCD:SPIM_UDB:BSPIM:state_2\ * \LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:SPIM_UDB:BSPIM:state_0\ * !\LCD:SPIM_UDB:BSPIM:count_4\ * 
              !\LCD:SPIM_UDB:BSPIM:count_3\ * !\LCD:SPIM_UDB:BSPIM:count_2\ * 
              \LCD:SPIM_UDB:BSPIM:count_1\ * !\LCD:SPIM_UDB:BSPIM:count_0\ * 
              !\LCD:SPIM_UDB:BSPIM:ld_ident\
            + !\LCD:SPIM_UDB:BSPIM:state_2\ * \LCD:SPIM_UDB:BSPIM:state_0\ * 
              !\LCD:SPIM_UDB:BSPIM:count_4\ * !\LCD:SPIM_UDB:BSPIM:count_3\ * 
              \LCD:SPIM_UDB:BSPIM:count_2\ * !\LCD:SPIM_UDB:BSPIM:count_1\ * 
              \LCD:SPIM_UDB:BSPIM:count_0\ * 
              !\LCD:SPIM_UDB:BSPIM:tx_status_1\
        );
        Output = \LCD:SPIM_UDB:BSPIM:state_2\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LCD:SPIM_UDB:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD:SPIM_UDB:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              \LCD:SPIM_UDB:BSPIM:state_0\
            + !\LCD:SPIM_UDB:BSPIM:state_2\ * \LCD:SPIM_UDB:BSPIM:state_0\ * 
              !\LCD:SPIM_UDB:BSPIM:count_4\ * !\LCD:SPIM_UDB:BSPIM:count_3\ * 
              \LCD:SPIM_UDB:BSPIM:count_2\ * !\LCD:SPIM_UDB:BSPIM:count_1\ * 
              \LCD:SPIM_UDB:BSPIM:count_0\ * 
              !\LCD:SPIM_UDB:BSPIM:tx_status_1\
            + \LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_0\
            + \LCD:SPIM_UDB:BSPIM:state_1\ * !\LCD:SPIM_UDB:BSPIM:state_0\ * 
              !\LCD:SPIM_UDB:BSPIM:count_4\ * !\LCD:SPIM_UDB:BSPIM:count_3\ * 
              !\LCD:SPIM_UDB:BSPIM:count_2\ * \LCD:SPIM_UDB:BSPIM:count_1\ * 
              !\LCD:SPIM_UDB:BSPIM:count_0\ * !\LCD:SPIM_UDB:BSPIM:ld_ident\
        );
        Output = \LCD:SPIM_UDB:BSPIM:state_1\ (fanout=13)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD:SPIM_UDB:BSPIM:sR16:Dp:u0\
    PORT MAP (
        clock => \LCD:SPIM_UDB:Net_276_digital\ ,
        cs_addr_2 => \LCD:SPIM_UDB:BSPIM:state_2\ ,
        cs_addr_1 => \LCD:SPIM_UDB:BSPIM:state_1\ ,
        cs_addr_0 => \LCD:SPIM_UDB:BSPIM:state_0\ ,
        f1_load => \LCD:SPIM_UDB:BSPIM:load_rx_data\ ,
        f0_bus_stat_comb => \LCD:SPIM_UDB:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \LCD:SPIM_UDB:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \LCD:SPIM_UDB:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \LCD:SPIM_UDB:BSPIM:rx_status_4\ ,
        chain_out => \LCD:SPIM_UDB:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \LCD:SPIM_UDB:BSPIM:sR16:Dp:u1\

statusicell: Name =\LCD:SPIM_UDB:BSPIM:TxStsReg\
    PORT MAP (
        clock => \LCD:SPIM_UDB:Net_276_digital\ ,
        status_4 => \LCD:SPIM_UDB:BSPIM:tx_status_4\ ,
        status_3 => \LCD:SPIM_UDB:BSPIM:load_rx_data\ ,
        status_2 => \LCD:SPIM_UDB:BSPIM:tx_status_2\ ,
        status_1 => \LCD:SPIM_UDB:BSPIM:tx_status_1\ ,
        status_0 => \LCD:SPIM_UDB:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD:SPIM_UDB:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD:SPIM_UDB:BSPIM:count_4\ * !\LCD:SPIM_UDB:BSPIM:count_3\ * 
              !\LCD:SPIM_UDB:BSPIM:count_2\ * !\LCD:SPIM_UDB:BSPIM:count_1\ * 
              \LCD:SPIM_UDB:BSPIM:count_0\ * \LCD:SPIM_UDB:BSPIM:rx_status_4\
        );
        Output = \LCD:SPIM_UDB:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD:SPIM_UDB:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD:SPIM_UDB:BSPIM:count_4\ * !\LCD:SPIM_UDB:BSPIM:count_3\ * 
              !\LCD:SPIM_UDB:BSPIM:count_2\ * !\LCD:SPIM_UDB:BSPIM:count_1\ * 
              \LCD:SPIM_UDB:BSPIM:count_0\
        );
        Output = \LCD:SPIM_UDB:BSPIM:load_rx_data\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD:SPIM_UDB:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD:SPIM_UDB:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:count_4\ * 
              !\LCD:SPIM_UDB:BSPIM:count_3\ * !\LCD:SPIM_UDB:BSPIM:count_2\ * 
              !\LCD:SPIM_UDB:BSPIM:count_1\ * !\LCD:SPIM_UDB:BSPIM:count_0\ * 
              \LCD:SPIM_UDB:BSPIM:load_cond\
            + \LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:SPIM_UDB:BSPIM:state_0\ * !\LCD:SPIM_UDB:BSPIM:load_cond\
            + \LCD:SPIM_UDB:BSPIM:state_1\ * !\LCD:SPIM_UDB:BSPIM:count_4\ * 
              !\LCD:SPIM_UDB:BSPIM:count_3\ * !\LCD:SPIM_UDB:BSPIM:count_2\ * 
              !\LCD:SPIM_UDB:BSPIM:count_1\ * !\LCD:SPIM_UDB:BSPIM:count_0\ * 
              \LCD:SPIM_UDB:BSPIM:load_cond\
            + \LCD:SPIM_UDB:BSPIM:state_0\ * !\LCD:SPIM_UDB:BSPIM:count_4\ * 
              !\LCD:SPIM_UDB:BSPIM:count_3\ * !\LCD:SPIM_UDB:BSPIM:count_2\ * 
              !\LCD:SPIM_UDB:BSPIM:count_1\ * !\LCD:SPIM_UDB:BSPIM:count_0\ * 
              \LCD:SPIM_UDB:BSPIM:load_cond\
        );
        Output = \LCD:SPIM_UDB:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD:Net_42\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD:SPIM_UDB:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD:SPIM_UDB:BSPIM:state_2\ * \LCD:SPIM_UDB:BSPIM:state_1\ * 
              \LCD:SPIM_UDB:BSPIM:state_0\
            + \LCD:SPIM_UDB:BSPIM:state_1\ * \LCD:SPIM_UDB:BSPIM:state_0\ * 
              \LCD:Net_42\
        );
        Output = \LCD:Net_42\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=9, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LCD:SPIM_UDB:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD:SPIM_UDB:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD:SPIM_UDB:BSPIM:state_2\ * !\LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:SPIM_UDB:BSPIM:state_0\ * !\LCD:SPIM_UDB:BSPIM:ld_ident\
            + \LCD:SPIM_UDB:BSPIM:state_2\ * \LCD:SPIM_UDB:BSPIM:state_1\ * 
              !\LCD:SPIM_UDB:BSPIM:state_0\ * \LCD:SPIM_UDB:BSPIM:ld_ident\
            + \LCD:SPIM_UDB:BSPIM:state_1\ * !\LCD:SPIM_UDB:BSPIM:state_0\ * 
              !\LCD:SPIM_UDB:BSPIM:count_4\ * !\LCD:SPIM_UDB:BSPIM:count_3\ * 
              !\LCD:SPIM_UDB:BSPIM:count_2\ * \LCD:SPIM_UDB:BSPIM:count_1\ * 
              !\LCD:SPIM_UDB:BSPIM:count_0\ * \LCD:SPIM_UDB:BSPIM:ld_ident\
        );
        Output = \LCD:SPIM_UDB:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\LCD:SPIM_UDB:BSPIM:BitCounter\
    PORT MAP (
        clock => \LCD:SPIM_UDB:Net_276_digital\ ,
        enable => \LCD:SPIM_UDB:BSPIM:cnt_enable\ ,
        count_6 => \LCD:SPIM_UDB:BSPIM:count_6\ ,
        count_5 => \LCD:SPIM_UDB:BSPIM:count_5\ ,
        count_4 => \LCD:SPIM_UDB:BSPIM:count_4\ ,
        count_3 => \LCD:SPIM_UDB:BSPIM:count_3\ ,
        count_2 => \LCD:SPIM_UDB:BSPIM:count_2\ ,
        count_1 => \LCD:SPIM_UDB:BSPIM:count_1\ ,
        count_0 => \LCD:SPIM_UDB:BSPIM:count_0\ ,
        tc => \LCD:SPIM_UDB:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0010001"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = D4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => D4(0)__PA ,
        pad => D4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:SCLK(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:SCLK(0)\__PA ,
        input => \LCD:Net_42\ ,
        pad => \LCD:SCLK(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P0_7_SWITCH(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P0_7_SWITCH(0)__PA ,
        annotation => Net_3 ,
        pad => P0_7_SWITCH(0)_PAD );
    Properties:
    {
        port_location = "PORT(0,7)"
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = \LCD:Reset(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:Reset(0)\__PA ,
        pad => \LCD:Reset(0)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:MOSI(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:MOSI(0)\__PA ,
        input => \LCD:Net_41\ ,
        pad => \LCD:MOSI(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = D10_P3_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => D10_P3_4(0)__PA ,
        pad => D10_P3_4(0)_PAD );
    Properties:
    {
        port_location = "PORT(3,4)"
    }

[IoId=5]: 
Pin : Name = D5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => D5(0)__PA ,
        pad => D5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:SS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:SS(0)\__PA ,
        input => \LCD:Net_43\ ,
        pad => \LCD:SS(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = D3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => D3(0)__PA ,
        pad => D3(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(WDT,0)]: empty
Fixed Function block hod @ [FFB(FSS,0)]: empty
Fixed Function block hod @ [FFB(LPCOMP,0)]: empty
Fixed Function block hod @ [FFB(SCB,0)]: empty
Fixed Function block hod @ [FFB(CSD,0)]: empty
Fixed Function block hod @ [FFB(CSIDAC8,0)]: empty
Fixed Function block hod @ [FFB(CSIDAC7,0)]: empty
Fixed Function block hod @ [FFB(TCPWM,0)]: empty
Fixed Function block hod @ [FFB(OA,0)]: empty
Fixed Function block hod @ [FFB(TEMP,0)]: empty
Fixed Function block hod @ [FFB(SARADC,0)]: empty
Fixed Function block hod @ [FFB(M0S8LCD,0)]: empty
Fixed Function block hod @ [FFB(CLK_GEN,0)]: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => \LCD:SPIM_UDB:Net_276_digital\ ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(LPCOMPBLOCK,0)]: empty
Fixed Function block hod @ [FFB(CTBMBLOCK,0)]: empty
Fixed Function block hod @ [FFB(ANAPUMP,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+-----------------
   0 |   0 |     * |      NONE | RES_PULL_UP_DOWN |          D4(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |  \LCD:SCLK(0)\ | In(\LCD:Net_42\)
     |   7 |     * |      NONE | RES_PULL_UP_DOWN | P0_7_SWITCH(0) | 
-----+-----+-------+-----------+------------------+----------------+-----------------
   2 |   6 |     * |      NONE |         CMOS_OUT | \LCD:Reset(0)\ | 
-----+-----+-------+-----------+------------------+----------------+-----------------
   3 |   0 |     * |      NONE |         CMOS_OUT |  \LCD:MOSI(0)\ | In(\LCD:Net_41\)
     |   4 |     * |      NONE |         CMOS_OUT |    D10_P3_4(0) | 
     |   5 |     * |      NONE | RES_PULL_UP_DOWN |          D5(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |    \LCD:SS(0)\ | In(\LCD:Net_43\)
     |   7 |     * |      NONE | RES_PULL_UP_DOWN |          D3(0) | 
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.016ms
Digital Placement phase: Elapsed time ==> 3s.353ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.394ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.414ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.096ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design137_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.102ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.322ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.254ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.461ms
API generation phase: Elapsed time ==> 3s.795ms
Dependency generation phase: Elapsed time ==> 0s.149ms
Cleanup phase: Elapsed time ==> 0s.316ms
