
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003296                       # Number of seconds simulated
sim_ticks                                  3296150308                       # Number of ticks simulated
final_tick                                89791215808                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  55118                       # Simulator instruction rate (inst/s)
host_op_rate                                    89581                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               45419153                       # Simulator tick rate (ticks/s)
host_mem_usage                                4484452                       # Number of bytes of host memory used
host_seconds                                    72.57                       # Real time elapsed on the host
sim_insts                                     4000000                       # Number of instructions simulated
sim_ops                                       6501044                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data        33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             147456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         13312                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data          523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2304                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst             19417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data             19417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst             19417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data             19417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst             19417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data             19417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst             19417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data             19417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst       990246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     10154877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       990246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     10154877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst       990246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     10154877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       990246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     10154877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              44735824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst        19417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst        19417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst        19417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst        19417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       990246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       990246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst       990246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       990246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4038651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst            19417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data            19417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst            19417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data            19417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst            19417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data            19417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst            19417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data            19417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       990246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     10154877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       990246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     10154877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst       990246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     10154877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       990246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     10154877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             44735824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2296                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2296                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 146944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  146944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1491273252                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2296                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.467188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    70.968400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   128.847695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1559     93.86%     93.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           39      2.35%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           11      0.66%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20      1.20%     98.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      0.18%     98.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      0.18%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.06%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.06%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           24      1.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1661                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    103370450                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               146420450                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11480000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     45021.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63771.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        44.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     44.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      635                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 27.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     649509.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    27.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 10210200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5426850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13637400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             32678100                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              3255840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        64328490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        40419360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        719899620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              923046420                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            280.038597                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1427283504                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3625500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      14124000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2969670058                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    105260214                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      62393855                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    141066681                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1649340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   876645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2756040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             11631420                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2506560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        58074450                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        43434240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        733404660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              883836075                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            268.142759                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1475399737                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3893763                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      12570000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3023637808                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    113107492                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      15579186                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    127352059                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     3296150308                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                              11                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          7                       # Number of instructions committed
system.cpu0.committedOps                            9                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    9                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           9                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_mem_refs                            2                       # number of memory refs
system.cpu0.num_load_insts                          1                       # Number of load instructions
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        11                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        7     77.78%     77.78% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::MemRead                       1     11.11%     88.89% # Class of executed instruction
system.cpu0.op_class::MemWrite                      1     11.11%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         9                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            31377                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          127.488107                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             154962                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            31377                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.938713                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle      86521145193                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.007970                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   127.480137                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000062                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.995939                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996001                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1527737                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1527737                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        94143                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          94143                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data            1                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        61247                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         61248                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       155390                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          155391                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       155390                       # number of overall hits
system.cpu0.dcache.overall_hits::total         155391                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        31281                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        31282                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          356                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          356                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        31637                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         31638                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data            1                       # number of overall misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        31637                       # number of overall misses
system.cpu0.dcache.overall_misses::total        31638                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    730761745                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    730761745                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8422463                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8422463                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    739184208                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    739184208                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    739184208                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    739184208                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       125424                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       125425                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        61603                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        61604                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::switch_cpus0.data       187027                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       187029                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       187027                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       187029                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.249402                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.249408                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005779                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005779                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.169157                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.169161                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.169157                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.169161                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 23361.201528                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23360.454734                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 23658.603933                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23658.603933                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 23364.548092                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23363.809596                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 23364.548092                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23363.809596                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        31215                       # number of writebacks
system.cpu0.dcache.writebacks::total            31215                       # number of writebacks
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          133                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          133                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          133                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          133                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          133                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          133                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        31281                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        31281                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          223                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          223                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        31504                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        31504                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        31504                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        31504                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    678647599                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    678647599                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5300379                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5300379                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    683947978                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    683947978                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    683947978                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    683947978                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.249402                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.249400                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.003620                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.003620                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.168446                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.168444                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.168446                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.168444                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21695.201528                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21695.201528                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 23768.515695                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23768.515695                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21709.877412                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21709.877412                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21709.877412                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21709.877412                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse           45.191036                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     1.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst    44.191036                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.007812                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.345242                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.353055                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4094492                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4094492                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst            8                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       511745                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         511753                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst            8                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       511745                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          511753                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst            8                       # number of overall hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       511745                       # number of overall hits
system.cpu0.icache.overall_hits::total         511753                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           51                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           51                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           51                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     11552044                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     11552044                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     11552044                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     11552044                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     11552044                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     11552044                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       511796                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       511805                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst            9                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::switch_cpus0.inst       511796                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       511805                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst            9                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       511796                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       511805                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000100                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000102                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.111111                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000100                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000102                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.111111                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000100                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000102                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 226510.666667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 222154.692308                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 226510.666667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 222154.692308                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 226510.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 222154.692308                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           51                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           51                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           51                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     11467078                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     11467078                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     11467078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     11467078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     11467078                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     11467078                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 224844.666667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 224844.666667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 224844.666667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 224844.666667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 224844.666667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 224844.666667                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     3296150308                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                              11                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          7                       # Number of instructions committed
system.cpu1.committedOps                            9                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    9                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           9                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_mem_refs                            2                       # number of memory refs
system.cpu1.num_load_insts                          1                       # Number of load instructions
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                        11                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     77.78%     77.78% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::MemRead                       1     11.11%     88.89% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1     11.11%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         9                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            31376                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          127.481701                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             154951                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            31376                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.938520                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle      86521660820                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.008126                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   127.473575                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000063                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.995887                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995951                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1527728                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1527728                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        94142                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          94142                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        61240                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         61241                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       155382                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          155383                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       155382                       # number of overall hits
system.cpu1.dcache.overall_hits::total         155383                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        31281                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        31282                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          363                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          363                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        31644                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         31645                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        31644                       # number of overall misses
system.cpu1.dcache.overall_misses::total        31645                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    731786335                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    731786335                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8208382                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8208382                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    739994717                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    739994717                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    739994717                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    739994717                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       125423                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       125424                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        61603                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        61604                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::switch_cpus1.data       187026                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       187028                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       187026                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       187028                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.249404                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.249410                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005893                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005892                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.169196                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.169199                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.169196                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.169199                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 23393.955916                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23393.208075                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 22612.622590                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 22612.622590                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 23384.992953                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23384.253974                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 23384.992953                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23384.253974                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks        31214                       # number of writebacks
system.cpu1.dcache.writebacks::total            31214                       # number of writebacks
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          140                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          140                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          140                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        31281                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        31281                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          223                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          223                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        31504                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        31504                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        31504                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        31504                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    679673855                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    679673855                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5017159                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5017159                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    684691014                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    684691014                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    684691014                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    684691014                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.249404                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.249402                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.003620                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.003620                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.168447                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.168445                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.168447                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.168445                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21728.009175                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21728.009175                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22498.470852                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22498.470852                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21733.462862                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21733.462862                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21733.462862                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21733.462862                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           45.170398                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     1.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst    44.170399                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.007812                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.345081                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.352894                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4094444                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4094444                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst            8                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       511739                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         511747                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst            8                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       511739                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          511747                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst            8                       # number of overall hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       511739                       # number of overall hits
system.cpu1.icache.overall_hits::total         511747                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     10494967                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10494967                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     10494967                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10494967                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     10494967                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10494967                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       511790                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       511799                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst            9                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::switch_cpus1.inst       511790                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       511799                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst            9                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       511790                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       511799                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000100                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000102                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.111111                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000100                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000102                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.111111                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000100                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000102                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 205783.666667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 201826.288462                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 205783.666667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 201826.288462                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 205783.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 201826.288462                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           51                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           51                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     10410001                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     10410001                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     10410001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     10410001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     10410001                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     10410001                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 204117.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 204117.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 204117.666667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 204117.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 204117.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 204117.666667                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     3296150308                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                              11                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          7                       # Number of instructions committed
system.cpu2.committedOps                            9                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    9                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           9                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_mem_refs                            2                       # number of memory refs
system.cpu2.num_load_insts                          1                       # Number of load instructions
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                        11                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        7     77.78%     77.78% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::MemRead                       1     11.11%     88.89% # Class of executed instruction
system.cpu2.op_class::MemWrite                      1     11.11%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                         9                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            31377                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          127.477820                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             154965                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            31377                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             4.938809                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle      86521859074                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.008185                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   127.469634                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000064                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.995857                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.995920                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1527761                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1527761                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        94146                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          94146                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data            1                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        61246                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         61247                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       155392                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          155393                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       155392                       # number of overall hits
system.cpu2.dcache.overall_hits::total         155393                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        31281                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        31282                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          357                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          357                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        31638                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         31639                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        31638                       # number of overall misses
system.cpu2.dcache.overall_misses::total        31639                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    732639327                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    732639327                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8143408                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8143408                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    740782735                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    740782735                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    740782735                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    740782735                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       125427                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       125428                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        61603                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        61604                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::switch_cpus2.data       187030                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       187032                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       187030                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       187032                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.249396                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.249402                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.005795                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005795                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.169160                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.169164                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.169160                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.169164                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 23421.224609                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 23420.475897                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 22810.666667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 22810.666667                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 23414.335135                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 23413.595088                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 23414.335135                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 23413.595088                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks        31215                       # number of writebacks
system.cpu2.dcache.writebacks::total            31215                       # number of writebacks
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          134                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          134                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          134                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          134                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          134                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          134                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        31281                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        31281                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          223                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          223                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        31504                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        31504                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        31504                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        31504                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    680525181                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    680525181                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      5002165                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5002165                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    685527346                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    685527346                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    685527346                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    685527346                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.249396                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.249394                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.003620                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.003620                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.168444                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.168442                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.168444                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.168442                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21755.224609                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21755.224609                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 22431.233184                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22431.233184                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21760.009713                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21760.009713                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21760.009713                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21760.009713                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           45.175146                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     1.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    44.175146                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.007812                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.345118                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.352931                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4094484                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4094484                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst            8                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       511744                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         511752                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst            8                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       511744                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          511752                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst            8                       # number of overall hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       511744                       # number of overall hits
system.cpu2.icache.overall_hits::total         511752                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst            1                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           51                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst            1                       # number of overall misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           51                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      9607822                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      9607822                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      9607822                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      9607822                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      9607822                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      9607822                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       511795                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       511804                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst            9                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::switch_cpus2.inst       511795                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       511804                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst            9                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       511795                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       511804                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000100                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000102                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.111111                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000100                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000102                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.111111                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000100                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000102                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 188388.666667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 184765.807692                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 188388.666667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 184765.807692                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 188388.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 184765.807692                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           51                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           51                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           51                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      9522856                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      9522856                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      9522856                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      9522856                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      9522856                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      9522856                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 186722.666667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 186722.666667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 186722.666667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 186722.666667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 186722.666667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 186722.666667                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu3.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     3296150308                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                              11                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          7                       # Number of instructions committed
system.cpu3.committedOps                            9                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    9                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           9                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_mem_refs                            2                       # number of memory refs
system.cpu3.num_load_insts                          1                       # Number of load instructions
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                        11                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     77.78%     77.78% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::MemRead                       1     11.11%     88.89% # Class of executed instruction
system.cpu3.op_class::MemWrite                      1     11.11%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                         9                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            31377                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          127.487207                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             154964                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            31377                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.938777                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle      86521151024                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.007972                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   127.479236                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000062                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.995932                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.995994                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1527753                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1527753                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        94145                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          94145                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data            1                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        61247                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         61248                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155392                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155393                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155392                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155393                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        31281                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        31282                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          356                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          356                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        31637                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         31638                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        31637                       # number of overall misses
system.cpu3.dcache.overall_misses::total        31638                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    731476459                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    731476459                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      8521590                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      8521590                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    739998049                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    739998049                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    739998049                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    739998049                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       125426                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       125427                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        61603                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        61604                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::switch_cpus3.data       187029                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       187031                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       187029                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       187031                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.249398                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.249404                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.005779                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005779                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.169156                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.169159                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.169156                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.169159                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 23384.049711                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 23383.302187                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 23937.050562                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 23937.050562                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 23390.272434                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 23389.533125                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 23390.272434                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 23389.533125                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks        31215                       # number of writebacks
system.cpu3.dcache.writebacks::total            31215                       # number of writebacks
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          133                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          133                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          133                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          133                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          133                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          133                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        31281                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        31281                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          223                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          223                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        31504                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        31504                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        31504                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        31504                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    679362313                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    679362313                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      5352858                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      5352858                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    684715171                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    684715171                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    684715171                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    684715171                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.249398                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.249396                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.003620                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003620                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.168444                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.168443                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.168444                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.168443                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 21718.049711                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21718.049711                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 24003.847534                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24003.847534                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 21734.229653                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21734.229653                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 21734.229653                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21734.229653                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           45.186523                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     1.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst    44.186523                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.007812                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.345207                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.353020                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4094492                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4094492                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst            8                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       511745                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         511753                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst            8                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       511745                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          511753                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst            8                       # number of overall hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       511745                       # number of overall hits
system.cpu3.icache.overall_hits::total         511753                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst            1                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst            1                       # number of overall misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     10860654                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     10860654                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     10860654                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     10860654                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     10860654                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     10860654                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       511796                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       511805                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst            9                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::switch_cpus3.inst       511796                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       511805                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst            9                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       511796                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       511805                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000100                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000102                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.111111                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000100                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000102                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.111111                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000100                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000102                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       212954                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 208858.730769                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       212954                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 208858.730769                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       212954                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 208858.730769                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           51                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           51                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           51                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     10775688                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     10775688                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     10775688                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     10775688                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     10775688                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     10775688                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       211288                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       211288                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst       211288                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       211288                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst       211288                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       211288                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  2239.552959                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu0.inst         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    44.191314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   513.831847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    44.170676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   513.640307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    44.175424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   513.608595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    44.186801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   513.747998                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu0.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.002697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.031362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.002696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.031350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.002696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.031348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.002697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.031357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.136691                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2304                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.140625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2016184                       # Number of tag accesses
system.l2.tags.data_accesses                  2016184                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       124859                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           124859                       # number of WritebackDirty hits
system.l2.ReadExReq_hits::switch_cpus0.data          218                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          218                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          218                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          218                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   872                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data        30763                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data        30763                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        30763                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data        30763                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            123052                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data        30981                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        30981                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        30981                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        30981                       # number of demand (read+write) hits
system.l2.demand_hits::total                   123924                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        30981                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        30981                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        30981                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        30981                       # number of overall hits
system.l2.overall_hits::total                  123924                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  20                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              208                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu3.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data          518                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          518                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data          518                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          518                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2076                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          523                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          523                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          523                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          523                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2304                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu0.data                 1                       # number of overall misses
system.l2.overall_misses::cpu1.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu1.data                 1                       # number of overall misses
system.l2.overall_misses::cpu2.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu2.data                 1                       # number of overall misses
system.l2.overall_misses::cpu3.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu3.data                 1                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst           51                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          523                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          523                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           51                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          523                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          523                       # number of overall misses
system.l2.overall_misses::total                  2304                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus0.data       848827                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       528955                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       537285                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       897141                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2812208                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst     11337963                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst     10277554                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst      9392075                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst     10643241                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41650833                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data     62267583                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data     63311332                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data     64114344                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data     62985629                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    252678888                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     11337963                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     63116410                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     10277554                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     63840287                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      9392075                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     64651629                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     10643241                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     63882770                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        297141929                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     11337963                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     63116410                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     10277554                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     63840287                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      9392075                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     64651629                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     10643241                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     63882770                       # number of overall miss cycles
system.l2.overall_miss_latency::total       297141929                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       124859                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       124859                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst           51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst           51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst           51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst           51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            208                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        31281                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data        31281                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        31281                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data        31281                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        125128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        31504                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        31504                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        31504                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        31504                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               126228                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        31504                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        31504                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        31504                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        31504                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              126228                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.022422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.022422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.022422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.022422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.022422                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.016560                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.016560                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.016560                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.016560                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.016591                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.016601                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.016601                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.016601                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.016601                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.018253                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.016601                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.016601                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.016601                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.016601                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.018253                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 169765.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       105791                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data       107457                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 179428.200000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 140610.400000                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst       222313                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 201520.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 184158.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst       208691                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 200244.389423                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 120207.689189                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 122222.648649                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 123772.864865                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 121593.878378                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 121714.300578                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       222313                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 120681.472275                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 201520.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 122065.558317                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 184158.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 123616.881453                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst       208691                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 122146.787763                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 128967.851128                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       222313                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 120681.472275                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 201520.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 122065.558317                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 184158.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 123616.881453                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst       208691                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 122146.787763                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 128967.851128                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             20                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          204                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data          518                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data          518                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data          518                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data          518                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2072                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2296                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2296                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       763448                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       444505                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       452093                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       811593                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2471639                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst     10465470                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst      9404949                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst      8519375                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst      9772201                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38161995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data     53429054                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data     54482842                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data     55276760                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data     54153529                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    217342185                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     10465470                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     54192502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      9404949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     54927347                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      8519375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     55728853                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      9772201                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     54965122                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    257975819                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     10465470                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     54192502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      9404949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     54927347                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      8519375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     55728853                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      9772201                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     54965122                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    257975819                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.022422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.022422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.022422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.022422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.022422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980769                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.016560                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.016560                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.016560                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.016560                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.016559                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.016601                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.016601                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.016601                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.016601                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.018189                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.016601                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.016601                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.016601                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.016601                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.018189                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 152689.600000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        88901                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 90418.600000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 162318.600000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 123581.950000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 205205.294118                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 184410.764706                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 167046.568627                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 191611.784314                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 187068.602941                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 103144.891892                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 105179.231660                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 106711.891892                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 104543.492278                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104894.876931                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 205205.294118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 103618.550669                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 184410.764706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105023.608031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 167046.568627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 106556.124283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 191611.784314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 105095.835564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112358.806185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 205205.294118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 103618.550669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 184410.764706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105023.608031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 167046.568627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 106556.124283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 191611.784314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 105095.835564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112358.806185                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2304                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2284                       # Transaction distribution
system.membus.trans_dist::ReadExReq                20                       # Transaction distribution
system.membus.trans_dist::ReadExResp               20                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2284                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         4608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  147456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2304                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2304    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2304                       # Request fanout histogram
system.membus.reqLayer8.occupancy             3417120                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12607316                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON   3296150308                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                 3956953                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts            1000000                       # Number of instructions committed
system.switch_cpus0.committedOps              1625262                       # Number of ops (including micro ops) committed
system.switch_cpus0.discardedOps               520666                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus0.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus0.cpi                      3.956953                       # CPI: cycles per instruction
system.switch_cpus0.ipc                      0.252720                       # IPC: instructions per cycle
system.switch_cpus0.op_class_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IntAlu        1438372     88.50%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::IntMult             0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::IntDiv              0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatAdd            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCmp            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCvt            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMult            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMultAcc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatDiv            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMisc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatSqrt            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAdd             0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAddAcc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAlu             0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCmp             0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCvt             0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMisc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMult            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMultAcc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShift            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShiftAcc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdSqrt            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAdd            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAlu            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCmp            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCvt            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatDiv            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMisc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMult            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMultAcc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatSqrt            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus0.op_class_0::MemRead        125285      7.71%     96.21% # Class of committed instruction
system.switch_cpus0.op_class_0::MemWrite        61604      3.79%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::total         1625262                       # Class of committed instruction
system.switch_cpus0.tickCycles                3320312                       # Number of cycles that the object actually ticked
system.switch_cpus0.idleCycles                 636641                       # Total number of cycles that the object has spent stopped
system.switch_cpus1.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON   3296150308                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                 3956943                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts             999984                       # Number of instructions committed
system.switch_cpus1.committedOps              1625239                       # Number of ops (including micro ops) committed
system.switch_cpus1.discardedOps               520660                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus1.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus1.cpi                      3.957006                       # CPI: cycles per instruction
system.switch_cpus1.ipc                      0.252716                       # IPC: instructions per cycle
system.switch_cpus1.op_class_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IntAlu        1438352     88.50%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::IntMult             0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::IntDiv              0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatAdd            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCmp            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCvt            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMult            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMultAcc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatDiv            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMisc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatSqrt            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAdd             0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAddAcc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAlu             0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCmp             0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCvt             0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMisc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMult            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMultAcc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShift            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShiftAcc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdSqrt            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAdd            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAlu            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCmp            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCvt            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatDiv            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMisc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMult            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMultAcc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatSqrt            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.op_class_0::MemRead        125283      7.71%     96.21% # Class of committed instruction
system.switch_cpus1.op_class_0::MemWrite        61603      3.79%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::total         1625239                       # Class of committed instruction
system.switch_cpus1.tickCycles                3320277                       # Number of cycles that the object actually ticked
system.switch_cpus1.idleCycles                 636666                       # Total number of cycles that the object has spent stopped
system.switch_cpus2.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON   3296150308                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                 3956953                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts             999992                       # Number of instructions committed
system.switch_cpus2.committedOps              1625251                       # Number of ops (including micro ops) committed
system.switch_cpus2.discardedOps               520670                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus2.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus2.cpi                      3.956985                       # CPI: cycles per instruction
system.switch_cpus2.ipc                      0.252718                       # IPC: instructions per cycle
system.switch_cpus2.op_class_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IntAlu        1438363     88.50%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::IntMult             0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::IntDiv              0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatAdd            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCmp            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCvt            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMult            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMultAcc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatDiv            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMisc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatSqrt            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAdd             0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAddAcc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAlu             0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCmp             0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCvt             0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMisc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMult            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMultAcc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShift            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShiftAcc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdSqrt            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAdd            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAlu            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCmp            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCvt            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatDiv            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMisc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMult            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMultAcc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatSqrt            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus2.op_class_0::MemRead        125284      7.71%     96.21% # Class of committed instruction
system.switch_cpus2.op_class_0::MemWrite        61603      3.79%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::total         1625251                       # Class of committed instruction
system.switch_cpus2.tickCycles                3320300                       # Number of cycles that the object actually ticked
system.switch_cpus2.idleCycles                 636653                       # Total number of cycles that the object has spent stopped
system.switch_cpus3.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::ON   3296150308                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                 3956953                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts             999996                       # Number of instructions committed
system.switch_cpus3.committedOps              1625256                       # Number of ops (including micro ops) committed
system.switch_cpus3.discardedOps               520668                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus3.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus3.cpi                      3.956969                       # CPI: cycles per instruction
system.switch_cpus3.ipc                      0.252719                       # IPC: instructions per cycle
system.switch_cpus3.op_class_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IntAlu        1438367     88.50%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::IntMult             0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::IntDiv              0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatAdd            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCmp            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCvt            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMult            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMultAcc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatDiv            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMisc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatSqrt            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAdd             0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAddAcc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAlu             0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCmp             0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCvt             0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMisc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMult            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMultAcc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShift            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShiftAcc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdSqrt            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAdd            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAlu            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCmp            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCvt            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatDiv            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMisc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMult            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMultAcc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatSqrt            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus3.op_class_0::MemRead        125285      7.71%     96.21% # Class of committed instruction
system.switch_cpus3.op_class_0::MemWrite        61603      3.79%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::total         1625256                       # Class of committed instruction
system.switch_cpus3.tickCycles                3320317                       # Number of cycles that the object actually ticked
system.switch_cpus3.idleCycles                 636636                       # Total number of cycles that the object has spent stopped
system.tol2bus.snoop_filter.tot_requests       251735                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       125507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  89791215808                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            125335                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       124859                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             648                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              892                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             892                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           208                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       125128                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        94387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        94385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        94387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        94387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                377962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      4014080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      4013952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      4014080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      4014080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16069504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           126228                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 126228    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             126228                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          417703685                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            128281                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          78730992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            127449                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          78725997                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            127449                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          78731824                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy           128281                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         78731824                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.322638                       # Number of seconds simulated
sim_ticks                                322638047305                       # Number of ticks simulated
final_tick                               412429263113                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  78192                       # Simulator instruction rate (inst/s)
host_op_rate                                   126743                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               62444931                       # Simulator tick rate (ticks/s)
host_mem_usage                                4490400                       # Number of bytes of host memory used
host_seconds                                  5166.76                       # Real time elapsed on the host
sim_insts                                   403999843                       # Number of instructions simulated
sim_ops                                     654850189                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              12288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         11776                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 192                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst         9125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data          397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst         9125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data          397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst         9125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data          397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst         9125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data          397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 38086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst         9125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst         9125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst         9125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst         9125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            36499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst         9125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data          397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst         9125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data          397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst         9125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data          397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst         9125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data          397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                38086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         192                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  12288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   12288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   60707978758                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   192                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           88                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    139.636364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.647574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    98.263800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-95           48     54.55%     54.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-159            8      9.09%     63.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-223           12     13.64%     77.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-287           12     13.64%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-351            4      4.55%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-415            4      4.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           88                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     44331490                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                47931490                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                     960000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    230893.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               249643.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      104                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  316187389.36                       # Average gap between requests
system.mem_ctrls.pageHitRate                    54.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 10567200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5616600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14451360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         70068960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             40275060                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              5797440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       132162480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        98069760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      78516046620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            78893055480                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.730981                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          58894843688                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      5400000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      15720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 322315877305                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    150130000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       2161244                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    148758756                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1920660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1020855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 3312960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         66381120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             19144020                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              5047680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       125992230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       101085120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      78529548060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            78853452705                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.610151                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          58895129031                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5400000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      15720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 322315877305                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    150130000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       1977527                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    148942473                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   322638047305                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements          2937264                       # number of replacements
system.cpu0.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           14899130                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2937392                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.072231                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data          128                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        145729520                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       145729520                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9360824                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9360824                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      5537877                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5537877                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     14898701                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14898701                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     14898701                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14898701                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      2917816                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2917816                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        32515                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        32515                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      2950331                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2950331                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      2950331                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2950331                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  63204688841                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  63204688841                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    685491527                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    685491527                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  63890180368                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  63890180368                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  63890180368                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  63890180368                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     12278640                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12278640                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      5570392                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5570392                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17849032                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17849032                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17849032                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17849032                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.237633                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.237633                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005837                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005837                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.165294                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.165294                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.165294                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.165294                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 21661.643106                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21661.643106                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 21082.316685                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 21082.316685                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 21655.258467                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21655.258467                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 21655.258467                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21655.258467                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks      2926066                       # number of writebacks
system.cpu0.dcache.writebacks::total          2926066                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          220                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          220                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        12847                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        12847                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        13067                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        13067                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        13067                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        13067                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      2917596                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2917596                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data        19668                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        19668                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      2937264                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2937264                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      2937264                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2937264                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  58339179990                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  58339179990                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    400333969                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    400333969                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  58739513959                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  58739513959                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  58739513959                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  58739513959                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.237616                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.237616                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.003531                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.003531                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.164562                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.164562                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.164562                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.164562                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19995.633388                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19995.633388                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20354.584554                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20354.584554                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19998.036935                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19998.036935                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19998.036935                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19998.036935                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse           95.991841                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           52024545                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               98                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         530862.704082                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst            1                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst    94.991841                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.007812                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.742124                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.749936                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           98                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        412102750                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       412102750                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     51512792                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       51512792                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     51512792                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        51512792                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     51512792                       # number of overall hits
system.cpu0.icache.overall_hits::total       51512792                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.cpu0.icache.overall_misses::total           46                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     14572502                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     14572502                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     14572502                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     14572502                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     14572502                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     14572502                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     51512838                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     51512838                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     51512838                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     51512838                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     51512838                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     51512838                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 316793.521739                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 316793.521739                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 316793.521739                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 316793.521739                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 316793.521739                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 316793.521739                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     14495866                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     14495866                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     14495866                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     14495866                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     14495866                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     14495866                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 315127.521739                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 315127.521739                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 315127.521739                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 315127.521739                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 315127.521739                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 315127.521739                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON   322638047305                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements          2937249                       # number of replacements
system.cpu1.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14899081                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2937377                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.072240                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data          128                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        145729073                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       145729073                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9360785                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9360785                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      5537864                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5537864                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14898649                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14898649                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14898649                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14898649                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      2917801                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2917801                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        32528                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        32528                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      2950329                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2950329                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      2950329                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2950329                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  63206200736                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  63206200736                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    685387402                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    685387402                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  63891588138                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  63891588138                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  63891588138                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  63891588138                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     12278586                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12278586                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      5570392                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5570392                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17848978                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17848978                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17848978                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17848978                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.237633                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.237633                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005839                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005839                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.165294                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.165294                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.165294                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.165294                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 21662.272628                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 21662.272628                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 21070.689929                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21070.689929                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 21655.750304                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 21655.750304                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 21655.750304                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 21655.750304                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks      2926051                       # number of writebacks
system.cpu1.dcache.writebacks::total          2926051                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          220                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          220                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        12860                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        12860                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13080                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13080                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13080                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13080                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data      2917581                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2917581                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data        19668                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        19668                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      2937249                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2937249                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      2937249                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2937249                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  58340732702                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  58340732702                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    400147377                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    400147377                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  58740880079                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  58740880079                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  58740880079                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  58740880079                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.237615                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.237615                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.003531                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.003531                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.164561                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.164561                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.164561                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.164561                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19996.268382                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19996.268382                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 20345.097468                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20345.097468                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19998.604163                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19998.604163                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19998.604163                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19998.604163                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           95.991837                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           52024290                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               98                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         530860.102041                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst            1                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst    94.991837                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.007812                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.742124                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.749936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           98                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        412100758                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       412100758                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     51512543                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       51512543                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     51512543                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        51512543                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     51512543                       # number of overall hits
system.cpu1.icache.overall_hits::total       51512543                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           46                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           46                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           46                       # number of overall misses
system.cpu1.icache.overall_misses::total           46                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     14592494                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     14592494                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     14592494                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     14592494                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     14592494                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     14592494                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     51512589                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     51512589                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     51512589                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     51512589                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     51512589                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     51512589                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 317228.130435                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 317228.130435                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 317228.130435                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 317228.130435                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 317228.130435                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 317228.130435                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     14515858                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     14515858                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     14515858                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     14515858                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     14515858                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     14515858                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 315562.130435                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 315562.130435                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 315562.130435                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 315562.130435                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 315562.130435                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 315562.130435                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON   322638047305                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          2937269                       # number of replacements
system.cpu2.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14899122                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2937397                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.072219                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data          128                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        145729629                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       145729629                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9360832                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9360832                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      5537862                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       5537862                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14898694                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14898694                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14898694                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14898694                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      2917821                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2917821                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        32530                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        32530                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      2950351                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2950351                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      2950351                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2950351                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  63203634263                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  63203634263                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    686806001                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    686806001                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  63890440264                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  63890440264                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  63890440264                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  63890440264                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     12278653                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12278653                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      5570392                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5570392                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17849045                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17849045                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17849045                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17849045                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.237634                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.237634                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.005840                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005840                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.165295                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.165295                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.165295                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.165295                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 21661.244560                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 21661.244560                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 21113.003412                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 21113.003412                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 21655.199759                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 21655.199759                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 21655.199759                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 21655.199759                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      2926071                       # number of writebacks
system.cpu2.dcache.writebacks::total          2926071                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          220                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          220                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        12862                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        12862                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        13082                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        13082                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        13082                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        13082                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      2917601                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2917601                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        19668                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        19668                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      2937269                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2937269                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      2937269                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2937269                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  58338115416                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  58338115416                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    401132816                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    401132816                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  58739248232                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  58739248232                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  58739248232                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  58739248232                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.237616                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.237616                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.003531                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.003531                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.164562                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.164562                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.164562                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.164562                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19995.234241                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19995.234241                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 20395.201139                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 20395.201139                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19997.912425                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19997.912425                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19997.912425                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19997.912425                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           95.991840                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           52024615                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               98                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         530863.418367                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst            1                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    94.991840                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.007812                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.742124                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.749936                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           98                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        412103318                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       412103318                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     51512863                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       51512863                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     51512863                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        51512863                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     51512863                       # number of overall hits
system.cpu2.icache.overall_hits::total       51512863                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           46                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           46                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           46                       # number of overall misses
system.cpu2.icache.overall_misses::total           46                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     14587496                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     14587496                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     14587496                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     14587496                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     14587496                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     14587496                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     51512909                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     51512909                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     51512909                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     51512909                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     51512909                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     51512909                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 317119.478261                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 317119.478261                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 317119.478261                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 317119.478261                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 317119.478261                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 317119.478261                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           46                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           46                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     14510860                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     14510860                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     14510860                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     14510860                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     14510860                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     14510860                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 315453.478261                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 315453.478261                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 315453.478261                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 315453.478261                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 315453.478261                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 315453.478261                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu3.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON   322638047305                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements          2937269                       # number of replacements
system.cpu3.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           14899063                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2937397                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.072199                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data          128                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data            1                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        145728925                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       145728925                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9360744                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9360744                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      5537890                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       5537890                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     14898634                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14898634                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     14898634                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14898634                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      2917821                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2917821                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        32502                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        32502                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      2950323                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2950323                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      2950323                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2950323                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  63205135329                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  63205135329                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    683249091                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    683249091                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  63888384420                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  63888384420                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  63888384420                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  63888384420                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     12278565                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12278565                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      5570392                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      5570392                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17848957                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17848957                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17848957                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17848957                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.237635                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.237635                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.005835                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005835                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.165294                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.165294                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.165294                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.165294                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 21661.759007                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 21661.759007                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 21021.755307                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 21021.755307                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 21654.708457                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 21654.708457                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 21654.708457                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 21654.708457                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks      2926071                       # number of writebacks
system.cpu3.dcache.writebacks::total          2926071                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          220                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          220                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        12834                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        12834                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13054                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13054                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13054                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13054                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      2917601                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2917601                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        19668                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19668                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      2937269                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2937269                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      2937269                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2937269                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  58339615649                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  58339615649                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    398915370                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    398915370                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  58738531019                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  58738531019                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  58738531019                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  58738531019                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.237617                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.237617                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.003531                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003531                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.164563                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.164563                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.164563                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.164563                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 19995.748442                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19995.748442                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 20282.457291                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 20282.457291                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 19997.668249                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19997.668249                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 19997.668249                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19997.668249                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           95.991841                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           52024618                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               98                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         530863.448980                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst            1                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst    94.991841                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.007812                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.742124                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.749936                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           98                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        412103334                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       412103334                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     51512865                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       51512865                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     51512865                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        51512865                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     51512865                       # number of overall hits
system.cpu3.icache.overall_hits::total       51512865                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           46                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           46                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           46                       # number of overall misses
system.cpu3.icache.overall_misses::total           46                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     14603323                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     14603323                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     14603323                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     14603323                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     14603323                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     14603323                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     51512911                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     51512911                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     51512911                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     51512911                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     51512911                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     51512911                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 317463.543478                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 317463.543478                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 317463.543478                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 317463.543478                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 317463.543478                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 317463.543478                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           46                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           46                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     14526687                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     14526687                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     14526687                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     14526687                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     14526687                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     14526687                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 315797.543478                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 315797.543478                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 315797.543478                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 315797.543478                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 315797.543478                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 315797.543478                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  2487.633350                       # Cycle average of tags in use
system.l2.tags.total_refs                    23747525                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2496                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   9514.232772                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu0.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    94.991844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   524.916495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    94.991839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   524.916495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    94.991842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   524.916495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    94.991844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   524.916495                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu0.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.005798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.032038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.005798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.032038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.005798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.032038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.005798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.032038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.151833                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2496                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2496                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.152344                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 187986480                       # Number of tag accesses
system.l2.tags.data_accesses                187986480                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     11704259                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11704259                       # number of WritebackDirty hits
system.l2.ReadExReq_hits::switch_cpus0.data        19668                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        19668                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        19668                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        19668                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 78672                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      2917594                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      2917579                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      2917599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data      2917599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11670371                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data      2937262                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      2937247                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      2937267                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      2937267                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11749043                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data      2937262                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      2937247                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      2937267                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      2937267                       # number of overall hits
system.l2.overall_hits::total                11749043                       # number of overall hits
system.l2.ReadCleanReq_misses::switch_cpus0.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              184                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               8                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::total                    192                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           46                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data            2                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           46                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data            2                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           46                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data            2                       # number of overall misses
system.l2.overall_misses::total                   192                       # number of overall misses
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst     14376747                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst     14400071                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst     14395073                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst     14407568                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57579459                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data       734706                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data       733873                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data       732207                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data       733040                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      2933826                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     14376747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data       734706                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     14400071                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data       733873                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst     14395073                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data       732207                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     14407568                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data       733040                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         60513285                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     14376747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data       734706                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     14400071                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data       733873                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst     14395073                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data       732207                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     14407568                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data       733040                       # number of overall miss cycles
system.l2.overall_miss_latency::total        60513285                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     11704259                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11704259                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        19668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        19668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        19668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        19668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             78672                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst           46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst           46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst           46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst           46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            184                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      2917596                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      2917581                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      2917601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      2917601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11670379                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      2937264                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      2937249                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      2937269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      2937269                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11749235                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      2937264                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      2937249                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      2937269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      2937269                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11749235                       # number of overall (read+write) accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.000001                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.000001                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.000001                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.000001                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000016                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.000001                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.000001                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.000001                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.000001                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000016                       # miss rate for overall accesses
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 312537.978261                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 313045.021739                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 312936.369565                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst       313208                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 312931.842391                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data       367353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 366936.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 366103.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data       366520                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 366728.250000                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 312537.978261                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data       367353                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 313045.021739                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 366936.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 312936.369565                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 366103.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst       313208                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data       366520                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 315173.359375                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 312537.978261                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data       367353                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 313045.021739                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 366936.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 312936.369565                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 366103.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst       313208                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data       366520                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 315173.359375                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          184                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            8                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               192                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              192                       # number of overall MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst     13593468                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst     13615521                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst     13608682                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst     13623458                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54441129                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data       699969                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data       699987                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data       697983                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data       698798                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      2796737                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     13593468                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data       699969                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     13615521                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data       699987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst     13608682                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data       697983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     13623458                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data       698798                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     57237866                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     13593468                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data       699969                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     13615521                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data       699987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst     13608682                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data       697983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     13623458                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data       698798                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     57237866                       # number of overall MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000016                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000016                       # mshr miss rate for overall accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 295510.173913                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 295989.586957                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 295840.913043                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 296162.130435                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 295875.701087                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 349984.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 349993.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 348991.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data       349399                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 349592.125000                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 295510.173913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 349984.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 295989.586957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 349993.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 295840.913043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 348991.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 296162.130435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data       349399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 298113.885417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 295510.173913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 349984.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 295989.586957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 349993.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 295840.913043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 348991.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 296162.130435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data       349399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 298113.885417                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           192                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                192                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           192                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        12288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        12288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   12288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               192                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     192    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 192                       # Request fanout histogram
system.membus.reqLayer8.occupancy              297949                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1020021                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON 322638047305                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles               387320585                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts          100000001                       # Number of instructions committed
system.switch_cpus0.committedOps            162087356                       # Number of ops (including micro ops) committed
system.switch_cpus0.discardedOps             53227539                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus0.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus0.cpi                      3.873206                       # CPI: cycles per instruction
system.switch_cpus0.ipc                      0.258184                       # IPC: instructions per cycle
system.switch_cpus0.op_class_0::No_OpClass        96540      0.06%      0.06% # Class of committed instruction
system.switch_cpus0.op_class_0::IntAlu      144153402     88.94%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IntMult            35      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IntDiv           1176      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatAdd            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCmp            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCvt            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMult            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMultAcc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatDiv            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMisc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatSqrt            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAdd             0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAddAcc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAlu             0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCmp             0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCvt             0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMisc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMult            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMultAcc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShift            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShiftAcc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdSqrt            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAdd            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAlu            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCmp            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCvt            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatDiv            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMisc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMult            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMultAcc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatSqrt            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus0.op_class_0::MemRead      12265812      7.57%     96.56% # Class of committed instruction
system.switch_cpus0.op_class_0::MemWrite      5570391      3.44%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::total       162087356                       # Class of committed instruction
system.switch_cpus0.tickCycles              334840318                       # Number of cycles that the object actually ticked
system.switch_cpus0.idleCycles               52480267                       # Total number of cycles that the object has spent stopped
system.switch_cpus1.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON 322638047305                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               387320592                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts           99999571                       # Number of instructions committed
system.switch_cpus1.committedOps            162086616                       # Number of ops (including micro ops) committed
system.switch_cpus1.discardedOps             53227190                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus1.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus1.cpi                      3.873223                       # CPI: cycles per instruction
system.switch_cpus1.ipc                      0.258183                       # IPC: instructions per cycle
system.switch_cpus1.op_class_0::No_OpClass        96540      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.op_class_0::IntAlu      144152723     88.94%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IntMult            35      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IntDiv           1176      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatAdd            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCmp            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCvt            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMult            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMultAcc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatDiv            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMisc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatSqrt            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAdd             0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAddAcc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAlu             0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCmp             0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCvt             0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMisc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMult            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMultAcc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShift            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShiftAcc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdSqrt            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAdd            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAlu            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCmp            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCvt            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatDiv            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMisc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMult            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMultAcc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatSqrt            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus1.op_class_0::MemRead      12265750      7.57%     96.56% # Class of committed instruction
system.switch_cpus1.op_class_0::MemWrite      5570392      3.44%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::total       162086616                       # Class of committed instruction
system.switch_cpus1.tickCycles              334838360                       # Number of cycles that the object actually ticked
system.switch_cpus1.idleCycles               52482232                       # Total number of cycles that the object has spent stopped
system.switch_cpus2.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON 322638047305                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles               387320585                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts          100000132                       # Number of instructions committed
system.switch_cpus2.committedOps            162087580                       # Number of ops (including micro ops) committed
system.switch_cpus2.discardedOps             53227636                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus2.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus2.cpi                      3.873201                       # CPI: cycles per instruction
system.switch_cpus2.ipc                      0.258184                       # IPC: instructions per cycle
system.switch_cpus2.op_class_0::No_OpClass        96540      0.06%      0.06% # Class of committed instruction
system.switch_cpus2.op_class_0::IntAlu      144153606     88.94%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IntMult            35      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IntDiv           1176      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatAdd            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCmp            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCvt            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMult            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMultAcc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatDiv            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMisc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatSqrt            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAdd             0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAddAcc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAlu             0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCmp             0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCvt             0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMisc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMult            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMultAcc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShift            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShiftAcc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdSqrt            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAdd            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAlu            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCmp            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCvt            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatDiv            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMisc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMult            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMultAcc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatSqrt            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus2.op_class_0::MemRead      12265831      7.57%     96.56% # Class of committed instruction
system.switch_cpus2.op_class_0::MemWrite      5570392      3.44%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::total       162087580                       # Class of committed instruction
system.switch_cpus2.tickCycles              334840983                       # Number of cycles that the object actually ticked
system.switch_cpus2.idleCycles               52479602                       # Total number of cycles that the object has spent stopped
system.switch_cpus3.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::ON 322638047305                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles               387320585                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts          100000139                       # Number of instructions committed
system.switch_cpus3.committedOps            162087593                       # Number of ops (including micro ops) committed
system.switch_cpus3.discardedOps             53227551                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus3.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus3.cpi                      3.873200                       # CPI: cycles per instruction
system.switch_cpus3.ipc                      0.258184                       # IPC: instructions per cycle
system.switch_cpus3.op_class_0::No_OpClass        96540      0.06%      0.06% # Class of committed instruction
system.switch_cpus3.op_class_0::IntAlu      144153619     88.94%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IntMult            35      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IntDiv           1176      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatAdd            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCmp            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCvt            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMult            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMultAcc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatDiv            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMisc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatSqrt            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAdd             0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAddAcc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAlu             0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCmp             0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCvt             0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMisc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMult            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMultAcc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShift            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShiftAcc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdSqrt            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAdd            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAlu            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCmp            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCvt            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatDiv            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMisc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMult            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMultAcc            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatSqrt            0      0.00%     89.00% # Class of committed instruction
system.switch_cpus3.op_class_0::MemRead      12265831      7.57%     96.56% # Class of committed instruction
system.switch_cpus3.op_class_0::MemWrite      5570392      3.44%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::total       162087593                       # Class of committed instruction
system.switch_cpus3.tickCycles              334840611                       # Number of cycles that the object actually ticked
system.switch_cpus3.idleCycles               52479974                       # Total number of cycles that the object has spent stopped
system.tol2bus.snoop_filter.tot_requests     23498286                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     11749051                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 322638047305                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11670563                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11704259                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           44792                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            78672                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           78672                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           184                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11670379                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side           92                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8811792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           92                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8811747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           92                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8811807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side           92                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8811807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              35247521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         2944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    375253120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         2944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    375251200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         2944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    375253760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         2944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    375253760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1501023616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11749235                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11749235    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11749235                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        39073367732                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            114954                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7340355013                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            115786                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        7340290074                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            115786                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        7340352529                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy           114954                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       7340374166                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
