#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jan  9 11:31:57 2024
# Process ID: 3604
# Current directory: C:/Users/Paula/Downloads/mmcm/mmcm.runs/design_1_sim_clk_gen_0_0_synth_1
# Command line: vivado.exe -log design_1_sim_clk_gen_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sim_clk_gen_0_0.tcl
# Log file: C:/Users/Paula/Downloads/mmcm/mmcm.runs/design_1_sim_clk_gen_0_0_synth_1/design_1_sim_clk_gen_0_0.vds
# Journal file: C:/Users/Paula/Downloads/mmcm/mmcm.runs/design_1_sim_clk_gen_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_sim_clk_gen_0_0.tcl -notrace
Command: synth_design -top design_1_sim_clk_gen_0_0 -part xc7k70tfbg484-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21692 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 352.672 ; gain = 99.270
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_sim_clk_gen_0_0' [c:/Users/Paula/Downloads/mmcm/mmcm.srcs/sources_1/bd/design_1/ip/design_1_sim_clk_gen_0_0/synth/design_1_sim_clk_gen_0_0.v:57]
ERROR: [Synth 8-439] module 'sim_clk_gen' not found [c:/Users/Paula/Downloads/mmcm/mmcm.srcs/sources_1/bd/design_1/ip/design_1_sim_clk_gen_0_0/synth/design_1_sim_clk_gen_0_0.v:73]
	Parameter CLOCK_PERIOD bound to: 27.777778 - type: float 
	Parameter INITIAL_RESET_CLOCK_CYCLES bound to: 32'sb00000000000000000000000001100100 
	Parameter RESET_POLARITY bound to: 32'sb00000000000000000000000000000001 
ERROR: [Synth 8-285] failed synthesizing module 'design_1_sim_clk_gen_0_0' [c:/Users/Paula/Downloads/mmcm/mmcm.srcs/sources_1/bd/design_1/ip/design_1_sim_clk_gen_0_0/synth/design_1_sim_clk_gen_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 404.449 ; gain = 151.047
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Jan  9 11:32:27 2024...
