<stg><name>greedy_potential_reduce_with_debug</name>


<trans_list>

<trans id="683" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="4" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="16" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="16" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln262" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="16" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln262" val="0"/>
<literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="18" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="20" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="22" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="23" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="23" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="26" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="26" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="32" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="35" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
<literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="38" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="empty_49" val="0"/>
</and_exp><and_exp><literal name="and_ln171" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="43" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="46" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="47" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="47" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="50" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192_1" val="0"/>
<literal name="icmp_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="50" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192_1" val="0"/>
<literal name="icmp_ln152_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="56" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="59" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="62" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="empty_53" val="0"/>
</and_exp><and_exp><literal name="and_ln171_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="66" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="70" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
<literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="82" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %debug_capacity_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %debug_capacity

]]></Node>
<StgValue><ssdm name="debug_capacity_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %s_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_3_loc"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %row2_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="row2_4_loc"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %move_type_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="move_type_4_loc"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %row1_3_ce_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="row1_3_ce_loc"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %s_16_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_16_loc"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %n_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="n_6_loc"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %row2_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="row2_1_loc"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %move_type_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="move_type_1_loc"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %row1_ce_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="row1_ce_loc"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %s_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_9_loc"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %p_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_2_loc"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %p_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %n_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="n_loc"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %s_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_1_loc"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %icmp_ln244 = icmp_sgt  i32 %debug_capacity_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln244"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
entry:20 %debug_capacity_cast = zext i32 %debug_capacity_read

]]></Node>
<StgValue><ssdm name="debug_capacity_cast"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %mul = mul i64 %debug_capacity_cast, i64 6871947674

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="29" op_0_bw="29" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:22 %trunc_ln = partselect i29 @_ssdm_op_PartSelect.i29.i64.i32.i32, i64 %mul, i32 35, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
entry:23 %rec_capacity = select i1 %icmp_ln244, i29 %trunc_ln, i29 0

]]></Node>
<StgValue><ssdm name="rec_capacity"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="103" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:25 %icmp_ln248 = icmp_eq  i29 %rec_capacity, i29 0

]]></Node>
<StgValue><ssdm name="icmp_ln248"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %debug_dram_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %debug_dram

]]></Node>
<StgValue><ssdm name="debug_dram_read"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %k2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k2

]]></Node>
<StgValue><ssdm name="k2_read"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %k1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k1

]]></Node>
<StgValue><ssdm name="k1_read"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 4096, void @empty_15, void @empty_14, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="29">
<![CDATA[
entry:24 %zext_ln244 = zext i29 %rec_capacity

]]></Node>
<StgValue><ssdm name="zext_ln244"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
entry:26 %cols_non_t = load i32 %M_cols

]]></Node>
<StgValue><ssdm name="cols_non_t"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="32">
<![CDATA[
entry:27 %trunc_ln248 = trunc i32 %cols_non_t

]]></Node>
<StgValue><ssdm name="trunc_ln248"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
entry:28 %M_rows_load = load i32 %M_rows

]]></Node>
<StgValue><ssdm name="M_rows_load"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="32">
<![CDATA[
entry:29 %trunc_ln248_1 = trunc i32 %M_rows_load

]]></Node>
<StgValue><ssdm name="trunc_ln248_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:30 %br_ln248 = br i1 %icmp_ln248, void %if.then.i, void %VITIS_LOOP_259_1.i

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:0 %trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %debug_dram_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="62">
<![CDATA[
if.then.i:1 %sext_ln250 = sext i62 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln250"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then.i:2 %gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln250

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
if.then.i:3 %gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_addr_req"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.i:6 %add_ln251 = add i64 %debug_dram_read, i64 4

]]></Node>
<StgValue><ssdm name="add_ln251"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:7 %trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln251, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="62">
<![CDATA[
if.then.i:8 %sext_ln251 = sext i62 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln251"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then.i:9 %gmem2_addr_1 = getelementptr i32 %gmem2, i64 %sext_ln251

]]></Node>
<StgValue><ssdm name="gmem2_addr_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
if.then.i:27 %M_t_load = load i32 %M_t

]]></Node>
<StgValue><ssdm name="M_t_load"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:28 %total_cols = add i32 %M_t_load, i32 %cols_non_t

]]></Node>
<StgValue><ssdm name="total_cols"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="31" op_0_bw="32">
<![CDATA[
if.then.i:29 %trunc_ln101 = trunc i32 %total_cols

]]></Node>
<StgValue><ssdm name="trunc_ln101"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:30 %total_rows = add i32 %M_rows_load, i32 %M_t_load

]]></Node>
<StgValue><ssdm name="total_rows"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="31" op_0_bw="32">
<![CDATA[
if.then.i:31 %empty = trunc i32 %total_rows

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:32 %empty_43 = icmp_sgt  i32 %total_cols, i32 0

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
if.then.i:33 %smax = select i1 %empty_43, i31 %trunc_ln101, i31 0

]]></Node>
<StgValue><ssdm name="smax"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:34 %empty_44 = icmp_sgt  i32 %total_rows, i32 0

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
if.then.i:35 %smax1 = select i1 %empty_44, i31 %empty, i31 0

]]></Node>
<StgValue><ssdm name="smax1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="131" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
if.then.i:4 %write_ln250 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr, i32 0, i4 15

]]></Node>
<StgValue><ssdm name="write_ln250"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.then.i:10 %gmem2_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_req"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.i:13 %add_ln252 = add i64 %debug_dram_read, i64 8

]]></Node>
<StgValue><ssdm name="add_ln252"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:14 %trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln252, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="62">
<![CDATA[
if.then.i:15 %sext_ln252 = sext i62 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln252"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then.i:16 %gmem2_addr_2 = getelementptr i32 %gmem2, i64 %sext_ln252

]]></Node>
<StgValue><ssdm name="gmem2_addr_2"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="62" op_0_bw="31">
<![CDATA[
if.then.i:36 %zext_ln250 = zext i31 %smax

]]></Node>
<StgValue><ssdm name="zext_ln250"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="62" op_0_bw="31">
<![CDATA[
if.then.i:37 %zext_ln250_1 = zext i31 %smax1

]]></Node>
<StgValue><ssdm name="zext_ln250_1"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
if.then.i:38 %mul_ln250 = mul i62 %zext_ln250, i62 %zext_ln250_1

]]></Node>
<StgValue><ssdm name="mul_ln250"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then.i:39 %call_ln248 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1, i32 %total_rows, i62 %mul_ln250, i32 %M_e, i32 %s_1_loc

]]></Node>
<StgValue><ssdm name="call_ln248"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="141" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:5 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then.i:11 %write_ln251 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr_1, i32 4294967295, i4 15

]]></Node>
<StgValue><ssdm name="write_ln251"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.then.i:17 %gmem2_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_addr_2_req"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.i:20 %add_ln253 = add i64 %debug_dram_read, i64 12

]]></Node>
<StgValue><ssdm name="add_ln253"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:21 %trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln253, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="62">
<![CDATA[
if.then.i:22 %sext_ln253 = sext i62 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln253"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then.i:23 %gmem2_addr_3 = getelementptr i32 %gmem2, i64 %sext_ln253

]]></Node>
<StgValue><ssdm name="gmem2_addr_3"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then.i:39 %call_ln248 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1, i32 %total_rows, i62 %mul_ln250, i32 %M_e, i32 %s_1_loc

]]></Node>
<StgValue><ssdm name="call_ln248"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="149" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:5 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:12 %gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_1

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_resp"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then.i:18 %write_ln252 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr_2, i32 4294967295, i4 15

]]></Node>
<StgValue><ssdm name="write_ln252"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.then.i:24 %gmem2_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_addr_3_req"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.i:41 %add_ln254 = add i64 %debug_dram_read, i64 16

]]></Node>
<StgValue><ssdm name="add_ln254"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:42 %trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln254, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="62">
<![CDATA[
if.then.i:43 %sext_ln254 = sext i62 %trunc_ln8

]]></Node>
<StgValue><ssdm name="sext_ln254"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then.i:44 %gmem2_addr_4 = getelementptr i32 %gmem2, i64 %sext_ln254

]]></Node>
<StgValue><ssdm name="gmem2_addr_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="157" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:5 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:12 %gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_1

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_resp"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:19 %gmem2_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_2

]]></Node>
<StgValue><ssdm name="gmem2_addr_2_resp"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then.i:25 %write_ln253 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr_3, i32 0, i4 15

]]></Node>
<StgValue><ssdm name="write_ln253"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.then.i:45 %gmem2_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_addr_4_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="162" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:5 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:12 %gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_1

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_resp"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:19 %gmem2_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_2

]]></Node>
<StgValue><ssdm name="gmem2_addr_2_resp"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:26 %gmem2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_3

]]></Node>
<StgValue><ssdm name="gmem2_addr_3_resp"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then.i:40 %s_1_loc_load = load i32 %s_1_loc

]]></Node>
<StgValue><ssdm name="s_1_loc_load"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then.i:46 %write_ln254 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr_4, i32 %s_1_loc_load, i4 15

]]></Node>
<StgValue><ssdm name="write_ln254"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="168" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:5 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:12 %gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_1

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_resp"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:19 %gmem2_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_2

]]></Node>
<StgValue><ssdm name="gmem2_addr_2_resp"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:26 %gmem2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_3

]]></Node>
<StgValue><ssdm name="gmem2_addr_3_resp"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:47 %gmem2_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_4

]]></Node>
<StgValue><ssdm name="gmem2_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="173" st_id="11" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:12 %gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_1

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_resp"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:19 %gmem2_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_2

]]></Node>
<StgValue><ssdm name="gmem2_addr_2_resp"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:26 %gmem2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_3

]]></Node>
<StgValue><ssdm name="gmem2_addr_3_resp"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:47 %gmem2_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_4

]]></Node>
<StgValue><ssdm name="gmem2_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="177" st_id="12" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:19 %gmem2_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_2

]]></Node>
<StgValue><ssdm name="gmem2_addr_2_resp"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:26 %gmem2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_3

]]></Node>
<StgValue><ssdm name="gmem2_addr_3_resp"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:47 %gmem2_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_4

]]></Node>
<StgValue><ssdm name="gmem2_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="180" st_id="13" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:26 %gmem2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_3

]]></Node>
<StgValue><ssdm name="gmem2_addr_3_resp"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:47 %gmem2_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_4

]]></Node>
<StgValue><ssdm name="gmem2_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="182" st_id="14" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:47 %gmem2_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_4

]]></Node>
<StgValue><ssdm name="gmem2_addr_4_resp"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:48 %br_ln256 = br void %VITIS_LOOP_259_1.i

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_259_1.i:0 %rec_idx = phi i1 1, void %if.then.i, i1 0, void %entry

]]></Node>
<StgValue><ssdm name="rec_idx"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_259_1.i:1 %iter = alloca i32 1

]]></Node>
<StgValue><ssdm name="iter"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_259_1.i:2 %rec_idx_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rec_idx_1"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="1">
<![CDATA[
VITIS_LOOP_259_1.i:3 %zext_ln245 = zext i1 %rec_idx

]]></Node>
<StgValue><ssdm name="zext_ln245"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_259_1.i:4 %cmp2_i140_i_i = icmp_ne  i32 %k2_read, i32 0

]]></Node>
<StgValue><ssdm name="cmp2_i140_i_i"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_259_1.i:5 %M_t_capacity_load = load i32 %M_t_capacity

]]></Node>
<StgValue><ssdm name="M_t_capacity_load"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_259_1.i:6 %empty_45 = icmp_sgt  i32 %cols_non_t, i32 0

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
VITIS_LOOP_259_1.i:7 %smax3 = select i1 %empty_45, i31 %trunc_ln248, i31 0

]]></Node>
<StgValue><ssdm name="smax3"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="95" op_0_bw="31">
<![CDATA[
VITIS_LOOP_259_1.i:8 %zext_ln259 = zext i31 %smax3

]]></Node>
<StgValue><ssdm name="zext_ln259"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_259_1.i:9 %store_ln245 = store i32 %zext_ln245, i32 %rec_idx_1

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_259_1.i:10 %store_ln258 = store i32 1, i32 %iter

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_259_1.i:11 %br_ln259 = br void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i:0 %specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln259"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
while.body.i:1 %M_t_load_1 = load i32 %M_t

]]></Node>
<StgValue><ssdm name="M_t_load_1"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i:2 %R = add i32 %M_t_load_1, i32 %M_rows_load

]]></Node>
<StgValue><ssdm name="R"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="32">
<![CDATA[
while.body.i:3 %sext_ln223 = sext i32 %R

]]></Node>
<StgValue><ssdm name="sext_ln223"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
while.body.i:4 %br_ln223 = br void %for.body.i61.i

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.i61.i:0 %M_t_load_2_i = phi i32 %M_t_load_1, void %while.body.i, i32 %M_t_load_4_i, void %for.cond.cleanup4.i.i

]]></Node>
<StgValue><ssdm name="M_t_load_2_i"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
for.body.i61.i:1 %i = phi i31 0, void %while.body.i, i31 %add_ln224, void %for.cond.cleanup4.i.i

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.i61.i:2 %indvars_iv357_i = phi i32 1, void %while.body.i, i32 %add_ln223, void %for.cond.cleanup4.i.i

]]></Node>
<StgValue><ssdm name="indvars_iv357_i"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.i61.i:3 %best_score = phi i32 0, void %while.body.i, i32 %best_score_1, void %for.cond.cleanup4.i.i

]]></Node>
<StgValue><ssdm name="best_score"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.i61.i:4 %sign = phi i32 0, void %while.body.i, i32 %sign_1, void %for.cond.cleanup4.i.i

]]></Node>
<StgValue><ssdm name="sign"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.i61.i:5 %r2 = phi i32 0, void %while.body.i, i32 %r2_1, void %for.cond.cleanup4.i.i

]]></Node>
<StgValue><ssdm name="r2"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.i61.i:6 %r1 = phi i32 0, void %while.body.i, i32 %r1_1, void %for.cond.cleanup4.i.i

]]></Node>
<StgValue><ssdm name="r1"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="31">
<![CDATA[
for.body.i61.i:7 %zext_ln224_1 = zext i31 %i

]]></Node>
<StgValue><ssdm name="zext_ln224_1"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i61.i:8 %icmp_ln224 = icmp_slt  i32 %zext_ln224_1, i32 %R

]]></Node>
<StgValue><ssdm name="icmp_ln224"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i61.i:9 %add_ln224 = add i31 %i, i31 1

]]></Node>
<StgValue><ssdm name="add_ln224"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i61.i:10 %br_ln223 = br i1 %icmp_ln224, void %_ZL14find_best_moveR6MatrixRiS1_S1_ii.exit.i, void %for.body.i61.split.i

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
for.body.i61.split.i:0 %zext_ln224 = zext i32 %indvars_iv357_i

]]></Node>
<StgValue><ssdm name="zext_ln224"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="27" op_0_bw="31">
<![CDATA[
for.body.i61.split.i:1 %trunc_ln117 = trunc i31 %i

]]></Node>
<StgValue><ssdm name="trunc_ln117"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="35" op_0_bw="35" op_1_bw="27" op_2_bw="8">
<![CDATA[
for.body.i61.split.i:2 %p_shl = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln117, i8 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="29" op_0_bw="31">
<![CDATA[
for.body.i61.split.i:3 %trunc_ln117_1 = trunc i31 %i

]]></Node>
<StgValue><ssdm name="trunc_ln117_1"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="35" op_0_bw="35" op_1_bw="29" op_2_bw="6">
<![CDATA[
for.body.i61.split.i:4 %p_shl7 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln117_1, i6 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
for.body.i61.split.i:5 %add_ln117 = add i35 %p_shl, i35 %p_shl7

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="17" op_0_bw="35">
<![CDATA[
for.body.i61.split.i:6 %trunc_ln117_2 = trunc i35 %add_ln117

]]></Node>
<StgValue><ssdm name="trunc_ln117_2"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i61.split.i:7 %specloopname_ln223 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln223"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
for.body.i61.split.i:8 %br_ln224 = br void %for.body5.i.i

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZL14find_best_moveR6MatrixRiS1_S1_ii.exit.i:0 %tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %best_score, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZL14find_best_moveR6MatrixRiS1_S1_ii.exit.i:1 %icmp_ln262 = icmp_slt  i31 %tmp, i31 1

]]></Node>
<StgValue><ssdm name="icmp_ln262"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL14find_best_moveR6MatrixRiS1_S1_ii.exit.i:2 %br_ln262 = br i1 %icmp_ln262, void %if.end10.i, void %greedy_potential_reduce_with_debug.exit

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="9" op_0_bw="32">
<![CDATA[
if.end10.i:0 %trunc_ln129 = trunc i32 %M_t_load_2_i

]]></Node>
<StgValue><ssdm name="trunc_ln129"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end10.i:1 %icmp_ln129 = icmp_slt  i32 %M_t_load_2_i, i32 %M_t_capacity_load

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end10.i:2 %br_ln129 = br i1 %icmp_ln129, void %_ZL14reduction_moveR6Matrixiii.exit.i, void %if.end.i.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln262" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i:0 %new_col_3 = add i32 %cols_non_t, i32 %M_t_load_2_i

]]></Node>
<StgValue><ssdm name="new_col_3"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln262" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="27" op_0_bw="32">
<![CDATA[
if.end.i.i:2 %trunc_ln132 = trunc i32 %r1

]]></Node>
<StgValue><ssdm name="trunc_ln132"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln262" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="35" op_0_bw="35" op_1_bw="27" op_2_bw="8">
<![CDATA[
if.end.i.i:3 %p_shl8 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln132, i8 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln262" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="29" op_0_bw="32">
<![CDATA[
if.end.i.i:4 %trunc_ln132_1 = trunc i32 %r1

]]></Node>
<StgValue><ssdm name="trunc_ln132_1"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln262" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="35" op_0_bw="35" op_1_bw="29" op_2_bw="6">
<![CDATA[
if.end.i.i:5 %p_shl9 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln132_1, i6 0

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln262" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
if.end.i.i:6 %add_ln132_3 = add i35 %p_shl8, i35 %p_shl9

]]></Node>
<StgValue><ssdm name="add_ln132_3"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln262" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="17" op_0_bw="35">
<![CDATA[
if.end.i.i:7 %trunc_ln132_2 = trunc i35 %add_ln132_3

]]></Node>
<StgValue><ssdm name="trunc_ln132_2"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln262" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="17" op_0_bw="32">
<![CDATA[
if.end.i.i:8 %trunc_ln132_3 = trunc i32 %new_col_3

]]></Node>
<StgValue><ssdm name="trunc_ln132_3"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln262" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i.i:9 %add_ln132 = add i17 %trunc_ln132_2, i17 %trunc_ln132_3

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln262" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="17">
<![CDATA[
if.end.i.i:10 %zext_ln132 = zext i17 %add_ln132

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln262" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i:11 %M_e_addr_2 = getelementptr i32 %M_e, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="M_e_addr_2"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln262" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
if.end.i.i:12 %store_ln132 = store i32 1, i17 %M_e_addr_2

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body5.i.i:1 %j = phi i64 %zext_ln224, void %for.body.i61.split.i, i64 %add_ln224_1, void %if.end17.i.i

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body5.i.i:6 %icmp_ln224_1 = icmp_eq  i64 %j, i64 %sext_ln223

]]></Node>
<StgValue><ssdm name="icmp_ln224_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body5.i.i:0 %M_t_load_4_i = phi i32 %M_t_load_2_i, void %for.body.i61.split.i, i32 %M_t_load_4_i4, void %if.end17.i.i

]]></Node>
<StgValue><ssdm name="M_t_load_4_i"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body5.i.i:2 %best_score_1 = phi i32 %best_score, void %for.body.i61.split.i, i32 %best_score_5, void %if.end17.i.i

]]></Node>
<StgValue><ssdm name="best_score_1"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body5.i.i:3 %sign_1 = phi i32 %sign, void %for.body.i61.split.i, i32 %sign_5, void %if.end17.i.i

]]></Node>
<StgValue><ssdm name="sign_1"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body5.i.i:4 %r2_1 = phi i32 %r2, void %for.body.i61.split.i, i32 %r2_5, void %if.end17.i.i

]]></Node>
<StgValue><ssdm name="r2_1"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body5.i.i:5 %r1_1 = phi i32 %r1, void %for.body.i61.split.i, i32 %r1_5, void %if.end17.i.i

]]></Node>
<StgValue><ssdm name="r1_1"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body5.i.i:7 %br_ln224 = br i1 %icmp_ln224_1, void %for.body.i.i71.lr.ph.i, void %for.cond.cleanup4.i.i

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="17" op_0_bw="64">
<![CDATA[
for.body.i.i71.lr.ph.i:0 %trunc_ln224 = trunc i64 %j

]]></Node>
<StgValue><ssdm name="trunc_ln224"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="17" op_5_bw="32" op_6_bw="32" op_7_bw="0">
<![CDATA[
for.body.i.i71.lr.ph.i:4 %call_ln101 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_1, i32 %cols_non_t, i17 %trunc_ln117_2, i32 %M_e, i17 %trunc_ln224, i32 %n_loc, i32 %p_loc

]]></Node>
<StgValue><ssdm name="call_ln101"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.cleanup4.i.i:0 %add_ln223 = add i32 %indvars_iv357_i, i32 1

]]></Node>
<StgValue><ssdm name="add_ln223"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup4.i.i:1 %br_ln223 = br void %for.body.i61.i

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="251" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="17" op_5_bw="32" op_6_bw="32" op_7_bw="0">
<![CDATA[
for.body.i.i71.lr.ph.i:4 %call_ln101 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_1, i32 %cols_non_t, i17 %trunc_ln117_2, i32 %M_e, i17 %trunc_ln224, i32 %n_loc, i32 %p_loc

]]></Node>
<StgValue><ssdm name="call_ln101"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i.i71.lr.ph.i:1 %specpipeline_ln225 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln225"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i.i71.lr.ph.i:2 %speclooptripcount_ln260 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln260"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.i71.lr.ph.i:3 %specloopname_ln224 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln224"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i.i71.lr.ph.i:5 %n_loc_load = load i32 %n_loc

]]></Node>
<StgValue><ssdm name="n_loc_load"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i.i71.lr.ph.i:6 %p_loc_load = load i32 %p_loc

]]></Node>
<StgValue><ssdm name="p_loc_load"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i71.lr.ph.i:7 %tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_loc_load, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i.i71.lr.ph.i:8 %icmp_ln228 = icmp_sgt  i31 %tmp_4, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln228"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i71.lr.ph.i:9 %br_ln228 = br i1 %icmp_ln228, void %if.end9.i.i, void %for.body.i.i81.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="17" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.body.i.i81.i.i.preheader:0 %call_ln101 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13, i32 %cols_non_t, i17 %trunc_ln117_2, i32 %M_e, i17 %trunc_ln224, i32 %p_2_loc

]]></Node>
<StgValue><ssdm name="call_ln101"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="261" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="17" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.body.i.i81.i.i.preheader:0 %call_ln101 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13, i32 %cols_non_t, i17 %trunc_ln117_2, i32 %M_e, i17 %trunc_ln224, i32 %p_2_loc

]]></Node>
<StgValue><ssdm name="call_ln101"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="262" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i.i81.i.i.preheader:1 %p_2_loc_load = load i32 %p_2_loc

]]></Node>
<StgValue><ssdm name="p_2_loc_load"/></StgValue>
</operation>

<operation id="263" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i81.i.i.preheader:2 %tmp_7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_2_loc_load, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i.i81.i.i.preheader:3 %icmp_ln208 = icmp_slt  i31 %tmp_7, i31 1

]]></Node>
<StgValue><ssdm name="icmp_ln208"/></StgValue>
</operation>

<operation id="265" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i81.i.i.preheader:4 %br_ln208 = br i1 %icmp_ln208, void %if.end.i141.i.i, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="266" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i141.i.i:0 %score = mul i32 %p_2_loc_load, i32 %k1_read

]]></Node>
<StgValue><ssdm name="score"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="267" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i141.i.i:1 %br_ln210 = br i1 %cmp2_i140_i_i, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i, void %if.then3.i145.i.i

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="268" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="32">
<![CDATA[
if.then3.i145.i.i:0 %trunc_ln129_1 = trunc i32 %M_t_load_4_i

]]></Node>
<StgValue><ssdm name="trunc_ln129_1"/></StgValue>
</operation>

<operation id="269" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then3.i145.i.i:1 %icmp_ln129_1 = icmp_slt  i32 %M_t_load_4_i, i32 %M_t_capacity_load

]]></Node>
<StgValue><ssdm name="icmp_ln129_1"/></StgValue>
</operation>

<operation id="270" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then3.i145.i.i:2 %br_ln129 = br i1 %icmp_ln129_1, void %_ZL14reduction_moveR6Matrixiii.exit.i220.i.i, void %if.end.i95.i166.i.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="271" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i95.i166.i.i:0 %new_col = add i32 %cols_non_t, i32 %M_t_load_4_i

]]></Node>
<StgValue><ssdm name="new_col"/></StgValue>
</operation>

<operation id="272" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i95.i166.i.i:1 %new_row_1 = add i9 %trunc_ln129_1, i9 %trunc_ln248_1

]]></Node>
<StgValue><ssdm name="new_row_1"/></StgValue>
</operation>

<operation id="273" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="17" op_0_bw="32">
<![CDATA[
if.end.i95.i166.i.i:2 %trunc_ln132_4 = trunc i32 %new_col

]]></Node>
<StgValue><ssdm name="trunc_ln132_4"/></StgValue>
</operation>

<operation id="274" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i95.i166.i.i:3 %add_ln132_1 = add i17 %trunc_ln117_2, i17 %trunc_ln132_4

]]></Node>
<StgValue><ssdm name="add_ln132_1"/></StgValue>
</operation>

<operation id="275" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="17">
<![CDATA[
if.end.i95.i166.i.i:4 %zext_ln132_1 = zext i17 %add_ln132_1

]]></Node>
<StgValue><ssdm name="zext_ln132_1"/></StgValue>
</operation>

<operation id="276" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i95.i166.i.i:5 %M_e_addr_11 = getelementptr i32 %M_e, i64 0, i64 %zext_ln132_1

]]></Node>
<StgValue><ssdm name="M_e_addr_11"/></StgValue>
</operation>

<operation id="277" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="64">
<![CDATA[
if.end.i95.i166.i.i:6 %trunc_ln119 = trunc i64 %j

]]></Node>
<StgValue><ssdm name="trunc_ln119"/></StgValue>
</operation>

<operation id="278" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
if.end.i95.i166.i.i:7 %p_shl12 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %trunc_ln119, i8 0

]]></Node>
<StgValue><ssdm name="p_shl12"/></StgValue>
</operation>

<operation id="279" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="64">
<![CDATA[
if.end.i95.i166.i.i:8 %trunc_ln119_3 = trunc i64 %j

]]></Node>
<StgValue><ssdm name="trunc_ln119_3"/></StgValue>
</operation>

<operation id="280" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="17" op_0_bw="17" op_1_bw="11" op_2_bw="6">
<![CDATA[
if.end.i95.i166.i.i:9 %p_shl13 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %trunc_ln119_3, i6 0

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i95.i166.i.i:10 %add_ln119 = add i17 %p_shl12, i17 %p_shl13

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="282" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i95.i166.i.i:11 %add_ln133_1 = add i17 %add_ln119, i17 %trunc_ln132_4

]]></Node>
<StgValue><ssdm name="add_ln133_1"/></StgValue>
</operation>

<operation id="283" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="17">
<![CDATA[
if.end.i95.i166.i.i:12 %zext_ln133_1 = zext i17 %add_ln133_1

]]></Node>
<StgValue><ssdm name="zext_ln133_1"/></StgValue>
</operation>

<operation id="284" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i95.i166.i.i:13 %M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln133_1

]]></Node>
<StgValue><ssdm name="M_e_addr"/></StgValue>
</operation>

<operation id="285" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i95.i166.i.i:14 %store_ln132 = store i32 1, i17 %M_e_addr_11

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="286" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i95.i166.i.i:15 %store_ln133 = store i32 1, i17 %M_e_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="287" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
if.end.i95.i166.i.i:16 %tmp_8 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %new_row_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="288" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
if.end.i95.i166.i.i:17 %tmp_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %new_row_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="289" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="17" op_0_bw="15">
<![CDATA[
if.end.i95.i166.i.i:18 %zext_ln135_1 = zext i15 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln135_1"/></StgValue>
</operation>

<operation id="290" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i95.i166.i.i:19 %add_ln135_1 = add i17 %tmp_8, i17 %zext_ln135_1

]]></Node>
<StgValue><ssdm name="add_ln135_1"/></StgValue>
</operation>

<operation id="291" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="17" op_5_bw="17" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.end.i95.i166.i.i:20 %call_ln130 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1, i32 %new_col, i17 %trunc_ln117_2, i32 %M_e, i17 %add_ln119, i17 %add_ln135_1

]]></Node>
<StgValue><ssdm name="call_ln130"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="292" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="17" op_5_bw="17" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.end.i95.i166.i.i:20 %call_ln130 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1, i32 %new_col, i17 %trunc_ln117_2, i32 %M_e, i17 %add_ln119, i17 %add_ln135_1

]]></Node>
<StgValue><ssdm name="call_ln130"/></StgValue>
</operation>

<operation id="293" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i95.i166.i.i:21 %add_ln147_1 = add i32 %M_t_load_4_i, i32 1

]]></Node>
<StgValue><ssdm name="add_ln147_1"/></StgValue>
</operation>

<operation id="294" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i95.i166.i.i:22 %store_ln147 = store i32 %add_ln147_1, i32 %M_t

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="295" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
if.end.i95.i166.i.i:23 %br_ln148 = br void %_ZL14reduction_moveR6Matrixiii.exit.i220.i.i

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="296" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZL14reduction_moveR6Matrixiii.exit.i220.i.i:0 %empty_46 = phi i32 %add_ln147_1, void %if.end.i95.i166.i.i, i32 %M_t_load_4_i, void %if.then3.i145.i.i

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="297" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL14reduction_moveR6Matrixiii.exit.i220.i.i:1 %R_1 = add i32 %M_rows_load, i32 %empty_46

]]></Node>
<StgValue><ssdm name="R_1"/></StgValue>
</operation>

<operation id="298" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="33" op_0_bw="32">
<![CDATA[
_ZL14reduction_moveR6Matrixiii.exit.i220.i.i:2 %sext_ln191 = sext i32 %R_1

]]></Node>
<StgValue><ssdm name="sext_ln191"/></StgValue>
</operation>

<operation id="299" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
_ZL14reduction_moveR6Matrixiii.exit.i220.i.i:3 %br_ln191 = br void %for.body.i58.i226.i.i

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="300" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
for.body.i58.i226.i.i:0 %tripcount_iv_in = phi i33 %add_ln191_2, void %for.body.i58.i226.i.split.i, i33 %sext_ln191, void %_ZL14reduction_moveR6Matrixiii.exit.i220.i.i

]]></Node>
<StgValue><ssdm name="tripcount_iv_in"/></StgValue>
</operation>

<operation id="301" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
for.body.i58.i226.i.i:1 %i_1 = phi i31 %add_ln192, void %for.body.i58.i226.i.split.i, i31 0, void %_ZL14reduction_moveR6Matrixiii.exit.i220.i.i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="302" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.i58.i226.i.i:2 %indvars_iv309_i = phi i32 %add_ln191, void %for.body.i58.i226.i.split.i, i32 1, void %_ZL14reduction_moveR6Matrixiii.exit.i220.i.i

]]></Node>
<StgValue><ssdm name="indvars_iv309_i"/></StgValue>
</operation>

<operation id="303" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.i58.i226.i.i:3 %s_4 = phi i32 %s_9_loc_load, void %for.body.i58.i226.i.split.i, i32 0, void %_ZL14reduction_moveR6Matrixiii.exit.i220.i.i

]]></Node>
<StgValue><ssdm name="s_4"/></StgValue>
</operation>

<operation id="304" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body.i58.i226.i.i:4 %add_ln191_2 = add i33 %tripcount_iv_in, i33 8589934591

]]></Node>
<StgValue><ssdm name="add_ln191_2"/></StgValue>
</operation>

<operation id="305" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="31">
<![CDATA[
for.body.i58.i226.i.i:5 %zext_ln192 = zext i31 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln192"/></StgValue>
</operation>

<operation id="306" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i58.i226.i.i:6 %icmp_ln192 = icmp_slt  i32 %zext_ln192, i32 %R_1

]]></Node>
<StgValue><ssdm name="icmp_ln192"/></StgValue>
</operation>

<operation id="307" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i58.i226.i.i:7 %add_ln192 = add i31 %i_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln192"/></StgValue>
</operation>

<operation id="308" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i58.i226.i.i:8 %br_ln191 = br i1 %icmp_ln192, void %_ZL15total_potentialRK6Matrix.exit.i317.i.i, void %for.body.i58.i226.i.split.i

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="309" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="31" op_0_bw="32">
<![CDATA[
for.body.i58.i226.i.split.i:0 %trunc_ln192 = trunc i32 %indvars_iv309_i

]]></Node>
<StgValue><ssdm name="trunc_ln192"/></StgValue>
</operation>

<operation id="310" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="27" op_0_bw="31">
<![CDATA[
for.body.i58.i226.i.split.i:1 %trunc_ln117_3 = trunc i31 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln117_3"/></StgValue>
</operation>

<operation id="311" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="35" op_0_bw="35" op_1_bw="27" op_2_bw="8">
<![CDATA[
for.body.i58.i226.i.split.i:2 %p_shl14 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln117_3, i8 0

]]></Node>
<StgValue><ssdm name="p_shl14"/></StgValue>
</operation>

<operation id="312" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="29" op_0_bw="31">
<![CDATA[
for.body.i58.i226.i.split.i:3 %trunc_ln117_4 = trunc i31 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln117_4"/></StgValue>
</operation>

<operation id="313" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="35" op_0_bw="35" op_1_bw="29" op_2_bw="6">
<![CDATA[
for.body.i58.i226.i.split.i:4 %p_shl15 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln117_4, i6 0

]]></Node>
<StgValue><ssdm name="p_shl15"/></StgValue>
</operation>

<operation id="314" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
for.body.i58.i226.i.split.i:5 %add_ln117_1 = add i35 %p_shl14, i35 %p_shl15

]]></Node>
<StgValue><ssdm name="add_ln117_1"/></StgValue>
</operation>

<operation id="315" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="17" op_0_bw="35">
<![CDATA[
for.body.i58.i226.i.split.i:6 %trunc_ln117_5 = trunc i35 %add_ln117_1

]]></Node>
<StgValue><ssdm name="trunc_ln117_5"/></StgValue>
</operation>

<operation id="316" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i58.i226.i.split.i:13 %add_ln191 = add i32 %indvars_iv309_i, i32 1

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="317" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL15total_potentialRK6Matrix.exit.i317.i.i:0 %icmp_ln152 = icmp_slt  i32 %empty_46, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln152"/></StgValue>
</operation>

<operation id="318" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL15total_potentialRK6Matrix.exit.i317.i.i:1 %br_ln152 = br i1 %icmp_ln152, void %if.end.i9.i325.i.i, void %_ZL19reduction_move_undoR6Matrix.exit.i480.i.i

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="319" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i9.i325.i.i:0 %t_old = add i32 %empty_46, i32 4294967295

]]></Node>
<StgValue><ssdm name="t_old"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="320" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="33">
<![CDATA[
for.body.i58.i226.i.split.i:8 %sext_ln191_1 = sext i33 %add_ln191_2

]]></Node>
<StgValue><ssdm name="sext_ln191_1"/></StgValue>
</operation>

<operation id="321" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="95" op_0_bw="64">
<![CDATA[
for.body.i58.i226.i.split.i:9 %zext_ln191 = zext i64 %sext_ln191_1

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="322" st_id="27" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
for.body.i58.i226.i.split.i:10 %mul_ln191 = mul i95 %zext_ln191, i95 %zext_ln259

]]></Node>
<StgValue><ssdm name="mul_ln191"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="323" st_id="28" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
for.body.i58.i226.i.split.i:10 %mul_ln191 = mul i95 %zext_ln191, i95 %zext_ln259

]]></Node>
<StgValue><ssdm name="mul_ln191"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="324" st_id="29" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
for.body.i58.i226.i.split.i:10 %mul_ln191 = mul i95 %zext_ln191, i95 %zext_ln259

]]></Node>
<StgValue><ssdm name="mul_ln191"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="325" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="32" op_3_bw="32" op_4_bw="95" op_5_bw="17" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.body.i58.i226.i.split.i:11 %call_ln192 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_1, i31 %trunc_ln192, i32 %s_4, i32 %cols_non_t, i95 %mul_ln191, i17 %trunc_ln117_5, i32 %M_e, i32 %s_9_loc

]]></Node>
<StgValue><ssdm name="call_ln192"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="326" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="32" op_3_bw="32" op_4_bw="95" op_5_bw="17" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.body.i58.i226.i.split.i:11 %call_ln192 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_1, i31 %trunc_ln192, i32 %s_4, i32 %cols_non_t, i95 %mul_ln191, i17 %trunc_ln117_5, i32 %M_e, i32 %s_9_loc

]]></Node>
<StgValue><ssdm name="call_ln192"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="327" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i58.i226.i.split.i:7 %specloopname_ln191 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln191"/></StgValue>
</operation>

<operation id="328" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i58.i226.i.split.i:12 %s_9_loc_load = load i32 %s_9_loc

]]></Node>
<StgValue><ssdm name="s_9_loc_load"/></StgValue>
</operation>

<operation id="329" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
for.body.i58.i226.i.split.i:14 %br_ln191 = br void %for.body.i58.i226.i.i

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="330" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i9.i325.i.i:1 %rowt = add i32 %M_rows_load, i32 %t_old

]]></Node>
<StgValue><ssdm name="rowt"/></StgValue>
</operation>

<operation id="331" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i9.i325.i.i:2 %colt = add i32 %cols_non_t, i32 %t_old

]]></Node>
<StgValue><ssdm name="colt"/></StgValue>
</operation>

<operation id="332" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="17" op_0_bw="32">
<![CDATA[
if.end.i9.i325.i.i:3 %trunc_ln157 = trunc i32 %colt

]]></Node>
<StgValue><ssdm name="trunc_ln157"/></StgValue>
</operation>

<operation id="333" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="27" op_0_bw="32">
<![CDATA[
if.end.i9.i325.i.i:4 %trunc_ln176 = trunc i32 %rowt

]]></Node>
<StgValue><ssdm name="trunc_ln176"/></StgValue>
</operation>

<operation id="334" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="35" op_0_bw="35" op_1_bw="27" op_2_bw="8">
<![CDATA[
if.end.i9.i325.i.i:5 %p_shl16 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln176, i8 0

]]></Node>
<StgValue><ssdm name="p_shl16"/></StgValue>
</operation>

<operation id="335" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="29" op_0_bw="32">
<![CDATA[
if.end.i9.i325.i.i:6 %trunc_ln176_1 = trunc i32 %rowt

]]></Node>
<StgValue><ssdm name="trunc_ln176_1"/></StgValue>
</operation>

<operation id="336" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="35" op_0_bw="35" op_1_bw="29" op_2_bw="6">
<![CDATA[
if.end.i9.i325.i.i:7 %p_shl17 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln176_1, i6 0

]]></Node>
<StgValue><ssdm name="p_shl17"/></StgValue>
</operation>

<operation id="337" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
if.end.i9.i325.i.i:8 %add_ln176 = add i35 %p_shl16, i35 %p_shl17

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="338" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="17" op_0_bw="35">
<![CDATA[
if.end.i9.i325.i.i:9 %trunc_ln176_2 = trunc i35 %add_ln176

]]></Node>
<StgValue><ssdm name="trunc_ln176_2"/></StgValue>
</operation>

<operation id="339" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.end.i9.i325.i.i:10 %call_ln154 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1, i32 %rowt, i17 %trunc_ln157, i32 %M_e, i32 %row1_ce_loc

]]></Node>
<StgValue><ssdm name="call_ln154"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="340" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.end.i9.i325.i.i:10 %call_ln154 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1, i32 %rowt, i17 %trunc_ln157, i32 %M_e, i32 %row1_ce_loc

]]></Node>
<StgValue><ssdm name="call_ln154"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="341" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end.i9.i325.i.i:11 %row1 = load i32 %row1_ce_loc

]]></Node>
<StgValue><ssdm name="row1"/></StgValue>
</operation>

<operation id="342" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i9.i325.i.i:12 %r = add i32 %rowt, i32 4294967295

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="343" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i9.i325.i.i:13 %icmp_ln163 = icmp_sgt  i32 %r, i32 %row1

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="344" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i9.i325.i.i:14 %br_ln163 = br i1 %icmp_ln163, void %cleanup36.i.i388.i.i, void %for.body17.i.i372.i.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="345" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.body17.i.i372.i.lr.ph.i:0 %call_ln163 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_2, i32 %r, i17 %trunc_ln157, i32 %M_e, i32 %row1, i32 %move_type_1_loc, i32 %row2_1_loc

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="346" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.body17.i.i372.i.lr.ph.i:0 %call_ln163 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_2, i32 %r, i17 %trunc_ln157, i32 %M_e, i32 %row1, i32 %move_type_1_loc, i32 %row2_1_loc

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="347" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body17.i.i372.i.lr.ph.i:1 %move_type_1_loc_load = load i32 %move_type_1_loc

]]></Node>
<StgValue><ssdm name="move_type_1_loc_load"/></StgValue>
</operation>

<operation id="348" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body17.i.i372.i.lr.ph.i:2 %row2_1_loc_load = load i32 %row2_1_loc

]]></Node>
<StgValue><ssdm name="row2_1_loc_load"/></StgValue>
</operation>

<operation id="349" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
for.body17.i.i372.i.lr.ph.i:3 %br_ln0 = br void %cleanup36.i.i388.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="350" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
cleanup36.i.i388.i.i:0 %move_type_2 = phi i32 0, void %if.end.i9.i325.i.i, i32 %move_type_1_loc_load, void %for.body17.i.i372.i.lr.ph.i

]]></Node>
<StgValue><ssdm name="move_type_2"/></StgValue>
</operation>

<operation id="351" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
cleanup36.i.i388.i.i:1 %row2_2 = phi i32 4294967295, void %if.end.i9.i325.i.i, i32 %row2_1_loc_load, void %for.body17.i.i372.i.lr.ph.i

]]></Node>
<StgValue><ssdm name="row2_2"/></StgValue>
</operation>

<operation id="352" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="2" op_0_bw="32">
<![CDATA[
cleanup36.i.i388.i.i:2 %trunc_ln156 = trunc i32 %move_type_2

]]></Node>
<StgValue><ssdm name="trunc_ln156"/></StgValue>
</operation>

<operation id="353" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup36.i.i388.i.i:3 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %row1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="354" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cleanup36.i.i388.i.i:4 %xor_ln171 = xor i1 %tmp_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln171"/></StgValue>
</operation>

<operation id="355" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
cleanup36.i.i388.i.i:5 %icmp_ln171 = icmp_sgt  i32 %row2_2, i32 %row1

]]></Node>
<StgValue><ssdm name="icmp_ln171"/></StgValue>
</operation>

<operation id="356" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cleanup36.i.i388.i.i:6 %and_ln171 = and i1 %icmp_ln171, i1 %xor_ln171

]]></Node>
<StgValue><ssdm name="and_ln171"/></StgValue>
</operation>

<operation id="357" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup36.i.i388.i.i:7 %br_ln171 = br i1 %and_ln171, void %if.then43.i.i395.i.i, void %land.lhs.true40.i.i392.i.i

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="358" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true40.i.i392.i.i:0 %empty_47 = icmp_eq  i32 %move_type_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="359" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true40.i.i392.i.i:1 %empty_48 = icmp_eq  i32 %move_type_2, i32 1

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="360" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true40.i.i392.i.i:2 %empty_49 = or i1 %empty_48, i1 %empty_47

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="361" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true40.i.i392.i.i:3 %br_ln0 = br i1 %empty_49, void %if.then43.i.i395.i.i, void %if.end44.i.i406.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="362" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_49" val="0"/>
</and_exp><and_exp><literal name="and_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
if.then43.i.i395.i.i:0 %br_ln171 = br void %_ZL19reduction_move_undoR6Matrix.exit.i480.i.i

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="363" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
<literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="27" op_0_bw="32">
<![CDATA[
if.end44.i.i406.i.i:0 %trunc_ln172 = trunc i32 %row1

]]></Node>
<StgValue><ssdm name="trunc_ln172"/></StgValue>
</operation>

<operation id="364" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
<literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="35" op_0_bw="35" op_1_bw="27" op_2_bw="8">
<![CDATA[
if.end44.i.i406.i.i:1 %p_shl18 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln172, i8 0

]]></Node>
<StgValue><ssdm name="p_shl18"/></StgValue>
</operation>

<operation id="365" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
<literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="29" op_0_bw="32">
<![CDATA[
if.end44.i.i406.i.i:2 %trunc_ln172_1 = trunc i32 %row1

]]></Node>
<StgValue><ssdm name="trunc_ln172_1"/></StgValue>
</operation>

<operation id="366" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
<literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="35" op_0_bw="35" op_1_bw="29" op_2_bw="6">
<![CDATA[
if.end44.i.i406.i.i:3 %p_shl19 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln172_1, i6 0

]]></Node>
<StgValue><ssdm name="p_shl19"/></StgValue>
</operation>

<operation id="367" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
<literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
if.end44.i.i406.i.i:4 %add_ln172_2 = add i35 %p_shl18, i35 %p_shl19

]]></Node>
<StgValue><ssdm name="add_ln172_2"/></StgValue>
</operation>

<operation id="368" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
<literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="17" op_0_bw="35">
<![CDATA[
if.end44.i.i406.i.i:5 %trunc_ln172_2 = trunc i35 %add_ln172_2

]]></Node>
<StgValue><ssdm name="trunc_ln172_2"/></StgValue>
</operation>

<operation id="369" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
<literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end44.i.i406.i.i:6 %add_ln172 = add i17 %trunc_ln172_2, i17 %trunc_ln157

]]></Node>
<StgValue><ssdm name="add_ln172"/></StgValue>
</operation>

<operation id="370" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
<literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="17">
<![CDATA[
if.end44.i.i406.i.i:7 %zext_ln172 = zext i17 %add_ln172

]]></Node>
<StgValue><ssdm name="zext_ln172"/></StgValue>
</operation>

<operation id="371" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
<literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end44.i.i406.i.i:8 %M_e_addr_12 = getelementptr i32 %M_e, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="M_e_addr_12"/></StgValue>
</operation>

<operation id="372" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
<literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end44.i.i406.i.i:9 %store_ln172 = store i32 0, i17 %M_e_addr_12

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="373" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
<literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="27" op_0_bw="32">
<![CDATA[
if.end44.i.i406.i.i:10 %trunc_ln173 = trunc i32 %row2_2

]]></Node>
<StgValue><ssdm name="trunc_ln173"/></StgValue>
</operation>

<operation id="374" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
<literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="35" op_0_bw="35" op_1_bw="27" op_2_bw="8">
<![CDATA[
if.end44.i.i406.i.i:11 %p_shl20 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln173, i8 0

]]></Node>
<StgValue><ssdm name="p_shl20"/></StgValue>
</operation>

<operation id="375" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
<literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="29" op_0_bw="32">
<![CDATA[
if.end44.i.i406.i.i:12 %trunc_ln173_1 = trunc i32 %row2_2

]]></Node>
<StgValue><ssdm name="trunc_ln173_1"/></StgValue>
</operation>

<operation id="376" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
<literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="35" op_0_bw="35" op_1_bw="29" op_2_bw="6">
<![CDATA[
if.end44.i.i406.i.i:13 %p_shl21 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln173_1, i6 0

]]></Node>
<StgValue><ssdm name="p_shl21"/></StgValue>
</operation>

<operation id="377" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
<literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
if.end44.i.i406.i.i:14 %add_ln173_2 = add i35 %p_shl20, i35 %p_shl21

]]></Node>
<StgValue><ssdm name="add_ln173_2"/></StgValue>
</operation>

<operation id="378" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
<literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="17" op_0_bw="35">
<![CDATA[
if.end44.i.i406.i.i:15 %trunc_ln173_2 = trunc i35 %add_ln173_2

]]></Node>
<StgValue><ssdm name="trunc_ln173_2"/></StgValue>
</operation>

<operation id="379" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171" val="1"/>
<literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end44.i.i406.i.i:21 %store_ln183 = store i32 %t_old, i32 %M_t

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="380" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end44.i.i406.i.i:16 %add_ln173 = add i17 %trunc_ln173_2, i17 %trunc_ln157

]]></Node>
<StgValue><ssdm name="add_ln173"/></StgValue>
</operation>

<operation id="381" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="17">
<![CDATA[
if.end44.i.i406.i.i:17 %zext_ln173 = zext i17 %add_ln173

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="382" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end44.i.i406.i.i:18 %M_e_addr_13 = getelementptr i32 %M_e, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="M_e_addr_13"/></StgValue>
</operation>

<operation id="383" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="0">
<![CDATA[
if.end44.i.i406.i.i:19 %store_ln173 = store i32 0, i17 %M_e_addr_13

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="384" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32" op_3_bw="17" op_4_bw="32" op_5_bw="17" op_6_bw="17" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.end44.i.i406.i.i:20 %call_ln156 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3, i2 %trunc_ln156, i32 %colt, i17 %trunc_ln176_2, i32 %M_e, i17 %trunc_ln172_2, i17 %trunc_ln173_2

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="385" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
<literal name="and_ln171" val="1"/>
<literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32" op_3_bw="17" op_4_bw="32" op_5_bw="17" op_6_bw="17" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.end44.i.i406.i.i:20 %call_ln156 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3, i2 %trunc_ln156, i32 %colt, i17 %trunc_ln176_2, i32 %M_e, i17 %trunc_ln172_2, i17 %trunc_ln173_2

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="386" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
<literal name="and_ln171" val="1"/>
<literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
if.end44.i.i406.i.i:22 %br_ln184 = br void %_ZL19reduction_move_undoR6Matrix.exit.i480.i.i

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="387" st_id="41" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL19reduction_move_undoR6Matrix.exit.i480.i.i:1 %mul_ln214 = mul i32 %s_4, i32 %k2_read

]]></Node>
<StgValue><ssdm name="mul_ln214"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="388" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZL19reduction_move_undoR6Matrix.exit.i480.i.i:0 %M_t_load_4_i8 = phi i32 %empty_46, void %_ZL15total_potentialRK6Matrix.exit.i317.i.i, i32 %t_old, void %if.end44.i.i406.i.i, i32 %empty_46, void %if.then43.i.i395.i.i

]]></Node>
<StgValue><ssdm name="M_t_load_4_i8"/></StgValue>
</operation>

<operation id="389" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL19reduction_move_undoR6Matrix.exit.i480.i.i:2 %score_1 = add i32 %mul_ln214, i32 %score

]]></Node>
<StgValue><ssdm name="score_1"/></StgValue>
</operation>

<operation id="390" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
_ZL19reduction_move_undoR6Matrix.exit.i480.i.i:3 %br_ln215 = br void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="391" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i:0 %M_t_load_4_i7 = phi i32 %M_t_load_4_i8, void %_ZL19reduction_move_undoR6Matrix.exit.i480.i.i, i32 %M_t_load_4_i, void %for.body.i.i81.i.i.preheader, i32 %M_t_load_4_i, void %if.end.i141.i.i

]]></Node>
<StgValue><ssdm name="M_t_load_4_i7"/></StgValue>
</operation>

<operation id="392" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i:1 %s_10 = phi i32 %score_1, void %_ZL19reduction_move_undoR6Matrix.exit.i480.i.i, i32 0, void %for.body.i.i81.i.i.preheader, i32 %score, void %if.end.i141.i.i

]]></Node>
<StgValue><ssdm name="s_10"/></StgValue>
</operation>

<operation id="393" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i:2 %icmp_ln230 = icmp_sgt  i32 %s_10, i32 %best_score_1

]]></Node>
<StgValue><ssdm name="icmp_ln230"/></StgValue>
</operation>

<operation id="394" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i:3 %r1_2 = select i1 %icmp_ln230, i32 %zext_ln224_1, i32 %r1_1

]]></Node>
<StgValue><ssdm name="r1_2"/></StgValue>
</operation>

<operation id="395" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="64">
<![CDATA[
_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i:4 %trunc_ln230 = trunc i64 %j

]]></Node>
<StgValue><ssdm name="trunc_ln230"/></StgValue>
</operation>

<operation id="396" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i:5 %r2_2 = select i1 %icmp_ln230, i32 %trunc_ln230, i32 %r2_1

]]></Node>
<StgValue><ssdm name="r2_2"/></StgValue>
</operation>

<operation id="397" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i:6 %sign_2 = select i1 %icmp_ln230, i32 1, i32 %sign_1

]]></Node>
<StgValue><ssdm name="sign_2"/></StgValue>
</operation>

<operation id="398" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i:7 %best_score_2 = select i1 %icmp_ln230, i32 %s_10, i32 %best_score_1

]]></Node>
<StgValue><ssdm name="best_score_2"/></StgValue>
</operation>

<operation id="399" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i:8 %br_ln231 = br void %if.end9.i.i

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="400" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end9.i.i:0 %M_t_load_6_i = phi i32 %M_t_load_4_i7, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i, i32 %M_t_load_4_i, void %for.body.i.i71.lr.ph.i

]]></Node>
<StgValue><ssdm name="M_t_load_6_i"/></StgValue>
</operation>

<operation id="401" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end9.i.i:1 %r1_3 = phi i32 %r1_2, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i, i32 %r1_1, void %for.body.i.i71.lr.ph.i

]]></Node>
<StgValue><ssdm name="r1_3"/></StgValue>
</operation>

<operation id="402" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end9.i.i:2 %r2_3 = phi i32 %r2_2, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i, i32 %r2_1, void %for.body.i.i71.lr.ph.i

]]></Node>
<StgValue><ssdm name="r2_3"/></StgValue>
</operation>

<operation id="403" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end9.i.i:3 %sign_3 = phi i32 %sign_2, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i, i32 %sign_1, void %for.body.i.i71.lr.ph.i

]]></Node>
<StgValue><ssdm name="sign_3"/></StgValue>
</operation>

<operation id="404" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end9.i.i:4 %best_score_3 = phi i32 %best_score_2, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i, i32 %best_score_1, void %for.body.i.i71.lr.ph.i

]]></Node>
<StgValue><ssdm name="best_score_3"/></StgValue>
</operation>

<operation id="405" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end9.i.i:5 %tmp_11 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %n_loc_load, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="406" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
if.end9.i.i:6 %icmp_ln232 = icmp_sgt  i31 %tmp_11, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln232"/></StgValue>
</operation>

<operation id="407" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end9.i.i:7 %br_ln232 = br i1 %icmp_ln232, void %if.end17.i.i, void %for.body.i.i.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="408" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="17" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
for.body.i.i.i.i.preheader:0 %call_ln101 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_14, i32 %cols_non_t, i17 %trunc_ln117_2, i32 %M_e, i17 %trunc_ln224, i32 %n_6_loc

]]></Node>
<StgValue><ssdm name="call_ln101"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="409" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="17" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
for.body.i.i.i.i.preheader:0 %call_ln101 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_14, i32 %cols_non_t, i17 %trunc_ln117_2, i32 %M_e, i17 %trunc_ln224, i32 %n_6_loc

]]></Node>
<StgValue><ssdm name="call_ln101"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="410" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i.i.i.i.preheader:1 %n_6_loc_load = load i32 %n_6_loc

]]></Node>
<StgValue><ssdm name="n_6_loc_load"/></StgValue>
</operation>

<operation id="411" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.i.i.preheader:2 %tmp_12 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %n_6_loc_load, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="412" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i.i.i.i.preheader:3 %icmp_ln208_1 = icmp_slt  i31 %tmp_12, i31 1

]]></Node>
<StgValue><ssdm name="icmp_ln208_1"/></StgValue>
</operation>

<operation id="413" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i.i.i.preheader:4 %br_ln208 = br i1 %icmp_ln208_1, void %if.end.i11.i.i, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="414" st_id="46" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i11.i.i:0 %score_2 = mul i32 %n_6_loc_load, i32 %k1_read

]]></Node>
<StgValue><ssdm name="score_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="415" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i11.i.i:1 %br_ln210 = br i1 %cmp2_i140_i_i, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i, void %if.then3.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="416" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="32">
<![CDATA[
if.then3.i.i.i:0 %trunc_ln129_2 = trunc i32 %M_t_load_6_i

]]></Node>
<StgValue><ssdm name="trunc_ln129_2"/></StgValue>
</operation>

<operation id="417" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then3.i.i.i:1 %icmp_ln129_2 = icmp_slt  i32 %M_t_load_6_i, i32 %M_t_capacity_load

]]></Node>
<StgValue><ssdm name="icmp_ln129_2"/></StgValue>
</operation>

<operation id="418" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then3.i.i.i:2 %br_ln129 = br i1 %icmp_ln129_2, void %_ZL14reduction_moveR6Matrixiii.exit.i.i.i, void %if.end.i95.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="419" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i95.i.i.i:0 %new_col_2 = add i32 %cols_non_t, i32 %M_t_load_6_i

]]></Node>
<StgValue><ssdm name="new_col_2"/></StgValue>
</operation>

<operation id="420" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i95.i.i.i:1 %new_row_2 = add i9 %trunc_ln129_2, i9 %trunc_ln248_1

]]></Node>
<StgValue><ssdm name="new_row_2"/></StgValue>
</operation>

<operation id="421" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="17" op_0_bw="32">
<![CDATA[
if.end.i95.i.i.i:2 %trunc_ln132_5 = trunc i32 %new_col_2

]]></Node>
<StgValue><ssdm name="trunc_ln132_5"/></StgValue>
</operation>

<operation id="422" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i95.i.i.i:3 %add_ln132_2 = add i17 %trunc_ln117_2, i17 %trunc_ln132_5

]]></Node>
<StgValue><ssdm name="add_ln132_2"/></StgValue>
</operation>

<operation id="423" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="17">
<![CDATA[
if.end.i95.i.i.i:4 %zext_ln132_2 = zext i17 %add_ln132_2

]]></Node>
<StgValue><ssdm name="zext_ln132_2"/></StgValue>
</operation>

<operation id="424" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i95.i.i.i:5 %M_e_addr_14 = getelementptr i32 %M_e, i64 0, i64 %zext_ln132_2

]]></Node>
<StgValue><ssdm name="M_e_addr_14"/></StgValue>
</operation>

<operation id="425" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="64">
<![CDATA[
if.end.i95.i.i.i:6 %trunc_ln119_4 = trunc i64 %j

]]></Node>
<StgValue><ssdm name="trunc_ln119_4"/></StgValue>
</operation>

<operation id="426" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
if.end.i95.i.i.i:7 %p_shl22 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %trunc_ln119_4, i8 0

]]></Node>
<StgValue><ssdm name="p_shl22"/></StgValue>
</operation>

<operation id="427" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="11" op_0_bw="64">
<![CDATA[
if.end.i95.i.i.i:8 %trunc_ln119_5 = trunc i64 %j

]]></Node>
<StgValue><ssdm name="trunc_ln119_5"/></StgValue>
</operation>

<operation id="428" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="17" op_0_bw="17" op_1_bw="11" op_2_bw="6">
<![CDATA[
if.end.i95.i.i.i:9 %p_shl23 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %trunc_ln119_5, i6 0

]]></Node>
<StgValue><ssdm name="p_shl23"/></StgValue>
</operation>

<operation id="429" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i95.i.i.i:10 %add_ln119_5 = add i17 %p_shl22, i17 %p_shl23

]]></Node>
<StgValue><ssdm name="add_ln119_5"/></StgValue>
</operation>

<operation id="430" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i95.i.i.i:11 %add_ln133_2 = add i17 %add_ln119_5, i17 %trunc_ln132_5

]]></Node>
<StgValue><ssdm name="add_ln133_2"/></StgValue>
</operation>

<operation id="431" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="17">
<![CDATA[
if.end.i95.i.i.i:12 %zext_ln133_2 = zext i17 %add_ln133_2

]]></Node>
<StgValue><ssdm name="zext_ln133_2"/></StgValue>
</operation>

<operation id="432" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i95.i.i.i:13 %M_e_addr_15 = getelementptr i32 %M_e, i64 0, i64 %zext_ln133_2

]]></Node>
<StgValue><ssdm name="M_e_addr_15"/></StgValue>
</operation>

<operation id="433" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
if.end.i95.i.i.i:14 %store_ln132 = store i32 1, i17 %M_e_addr_14

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="434" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln129_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
if.end.i95.i.i.i:15 %store_ln133 = store i32 4294967295, i17 %M_e_addr_15

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="435" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
if.end.i95.i.i.i:16 %tmp_13 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %new_row_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="436" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
if.end.i95.i.i.i:17 %tmp_14 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %new_row_2, i6 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="437" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="17" op_0_bw="15">
<![CDATA[
if.end.i95.i.i.i:18 %zext_ln135_2 = zext i15 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln135_2"/></StgValue>
</operation>

<operation id="438" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i95.i.i.i:19 %add_ln135_2 = add i17 %tmp_13, i17 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="add_ln135_2"/></StgValue>
</operation>

<operation id="439" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="17" op_5_bw="17" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
if.end.i95.i.i.i:20 %call_ln130 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15, i32 %new_col_2, i17 %trunc_ln117_2, i32 %M_e, i17 %add_ln119_5, i17 %add_ln135_2

]]></Node>
<StgValue><ssdm name="call_ln130"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="440" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="17" op_5_bw="17" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
if.end.i95.i.i.i:20 %call_ln130 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15, i32 %new_col_2, i17 %trunc_ln117_2, i32 %M_e, i17 %add_ln119_5, i17 %add_ln135_2

]]></Node>
<StgValue><ssdm name="call_ln130"/></StgValue>
</operation>

<operation id="441" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i95.i.i.i:21 %add_ln147_2 = add i32 %M_t_load_6_i, i32 1

]]></Node>
<StgValue><ssdm name="add_ln147_2"/></StgValue>
</operation>

<operation id="442" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end.i95.i.i.i:22 %store_ln147 = store i32 %add_ln147_2, i32 %M_t

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="443" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
if.end.i95.i.i.i:23 %br_ln148 = br void %_ZL14reduction_moveR6Matrixiii.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="444" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZL14reduction_moveR6Matrixiii.exit.i.i.i:0 %empty_50 = phi i32 %add_ln147_2, void %if.end.i95.i.i.i, i32 %M_t_load_6_i, void %if.then3.i.i.i

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="445" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL14reduction_moveR6Matrixiii.exit.i.i.i:1 %R_2 = add i32 %M_rows_load, i32 %empty_50

]]></Node>
<StgValue><ssdm name="R_2"/></StgValue>
</operation>

<operation id="446" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="33" op_0_bw="32">
<![CDATA[
_ZL14reduction_moveR6Matrixiii.exit.i.i.i:2 %sext_ln191_2 = sext i32 %R_2

]]></Node>
<StgValue><ssdm name="sext_ln191_2"/></StgValue>
</operation>

<operation id="447" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
_ZL14reduction_moveR6Matrixiii.exit.i.i.i:3 %br_ln191 = br void %for.body.i58.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="448" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
for.body.i58.i.i.i:0 %tripcount_iv11_in = phi i33 %add_ln191_3, void %for.body.i58.i.i.split.i, i33 %sext_ln191_2, void %_ZL14reduction_moveR6Matrixiii.exit.i.i.i

]]></Node>
<StgValue><ssdm name="tripcount_iv11_in"/></StgValue>
</operation>

<operation id="449" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
for.body.i58.i.i.i:1 %i_2 = phi i31 %add_ln192_2, void %for.body.i58.i.i.split.i, i31 0, void %_ZL14reduction_moveR6Matrixiii.exit.i.i.i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="450" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.i58.i.i.i:2 %indvars_iv339_i = phi i32 %add_ln191_1, void %for.body.i58.i.i.split.i, i32 1, void %_ZL14reduction_moveR6Matrixiii.exit.i.i.i

]]></Node>
<StgValue><ssdm name="indvars_iv339_i"/></StgValue>
</operation>

<operation id="451" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.i58.i.i.i:3 %s_11 = phi i32 %s_16_loc_load, void %for.body.i58.i.i.split.i, i32 0, void %_ZL14reduction_moveR6Matrixiii.exit.i.i.i

]]></Node>
<StgValue><ssdm name="s_11"/></StgValue>
</operation>

<operation id="452" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body.i58.i.i.i:4 %add_ln191_3 = add i33 %tripcount_iv11_in, i33 8589934591

]]></Node>
<StgValue><ssdm name="add_ln191_3"/></StgValue>
</operation>

<operation id="453" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="31">
<![CDATA[
for.body.i58.i.i.i:5 %zext_ln192_1 = zext i31 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln192_1"/></StgValue>
</operation>

<operation id="454" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i58.i.i.i:6 %icmp_ln192_1 = icmp_slt  i32 %zext_ln192_1, i32 %R_2

]]></Node>
<StgValue><ssdm name="icmp_ln192_1"/></StgValue>
</operation>

<operation id="455" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i58.i.i.i:7 %add_ln192_2 = add i31 %i_2, i31 1

]]></Node>
<StgValue><ssdm name="add_ln192_2"/></StgValue>
</operation>

<operation id="456" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i58.i.i.i:8 %br_ln191 = br i1 %icmp_ln192_1, void %_ZL15total_potentialRK6Matrix.exit.i.i.i, void %for.body.i58.i.i.split.i

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="457" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="31" op_0_bw="32">
<![CDATA[
for.body.i58.i.i.split.i:0 %trunc_ln192_1 = trunc i32 %indvars_iv339_i

]]></Node>
<StgValue><ssdm name="trunc_ln192_1"/></StgValue>
</operation>

<operation id="458" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="27" op_0_bw="31">
<![CDATA[
for.body.i58.i.i.split.i:1 %trunc_ln117_6 = trunc i31 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln117_6"/></StgValue>
</operation>

<operation id="459" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="35" op_0_bw="35" op_1_bw="27" op_2_bw="8">
<![CDATA[
for.body.i58.i.i.split.i:2 %p_shl24 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln117_6, i8 0

]]></Node>
<StgValue><ssdm name="p_shl24"/></StgValue>
</operation>

<operation id="460" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="29" op_0_bw="31">
<![CDATA[
for.body.i58.i.i.split.i:3 %trunc_ln117_7 = trunc i31 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln117_7"/></StgValue>
</operation>

<operation id="461" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="35" op_0_bw="35" op_1_bw="29" op_2_bw="6">
<![CDATA[
for.body.i58.i.i.split.i:4 %p_shl25 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln117_7, i6 0

]]></Node>
<StgValue><ssdm name="p_shl25"/></StgValue>
</operation>

<operation id="462" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
for.body.i58.i.i.split.i:5 %add_ln117_2 = add i35 %p_shl24, i35 %p_shl25

]]></Node>
<StgValue><ssdm name="add_ln117_2"/></StgValue>
</operation>

<operation id="463" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="17" op_0_bw="35">
<![CDATA[
for.body.i58.i.i.split.i:6 %trunc_ln117_8 = trunc i35 %add_ln117_2

]]></Node>
<StgValue><ssdm name="trunc_ln117_8"/></StgValue>
</operation>

<operation id="464" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i58.i.i.split.i:13 %add_ln191_1 = add i32 %indvars_iv339_i, i32 1

]]></Node>
<StgValue><ssdm name="add_ln191_1"/></StgValue>
</operation>

<operation id="465" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL15total_potentialRK6Matrix.exit.i.i.i:0 %icmp_ln152_1 = icmp_slt  i32 %empty_50, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln152_1"/></StgValue>
</operation>

<operation id="466" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL15total_potentialRK6Matrix.exit.i.i.i:1 %br_ln152 = br i1 %icmp_ln152_1, void %if.end.i9.i.i.i, void %_ZL19reduction_move_undoR6Matrix.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="467" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192_1" val="0"/>
<literal name="icmp_ln152_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i9.i.i.i:0 %t_old_1 = add i32 %empty_50, i32 4294967295

]]></Node>
<StgValue><ssdm name="t_old_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="468" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="33">
<![CDATA[
for.body.i58.i.i.split.i:8 %sext_ln191_3 = sext i33 %add_ln191_3

]]></Node>
<StgValue><ssdm name="sext_ln191_3"/></StgValue>
</operation>

<operation id="469" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="95" op_0_bw="64">
<![CDATA[
for.body.i58.i.i.split.i:9 %zext_ln191_1 = zext i64 %sext_ln191_3

]]></Node>
<StgValue><ssdm name="zext_ln191_1"/></StgValue>
</operation>

<operation id="470" st_id="51" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
for.body.i58.i.i.split.i:10 %mul_ln191_1 = mul i95 %zext_ln191_1, i95 %zext_ln259

]]></Node>
<StgValue><ssdm name="mul_ln191_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="471" st_id="52" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
for.body.i58.i.i.split.i:10 %mul_ln191_1 = mul i95 %zext_ln191_1, i95 %zext_ln259

]]></Node>
<StgValue><ssdm name="mul_ln191_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="472" st_id="53" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
for.body.i58.i.i.split.i:10 %mul_ln191_1 = mul i95 %zext_ln191_1, i95 %zext_ln259

]]></Node>
<StgValue><ssdm name="mul_ln191_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="473" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="32" op_3_bw="32" op_4_bw="95" op_5_bw="17" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.body.i58.i.i.split.i:11 %call_ln192 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16, i31 %trunc_ln192_1, i32 %s_11, i32 %cols_non_t, i95 %mul_ln191_1, i17 %trunc_ln117_8, i32 %M_e, i32 %s_16_loc

]]></Node>
<StgValue><ssdm name="call_ln192"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="474" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="32" op_3_bw="32" op_4_bw="95" op_5_bw="17" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.body.i58.i.i.split.i:11 %call_ln192 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16, i31 %trunc_ln192_1, i32 %s_11, i32 %cols_non_t, i95 %mul_ln191_1, i17 %trunc_ln117_8, i32 %M_e, i32 %s_16_loc

]]></Node>
<StgValue><ssdm name="call_ln192"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="475" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i58.i.i.split.i:7 %specloopname_ln191 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln191"/></StgValue>
</operation>

<operation id="476" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i58.i.i.split.i:12 %s_16_loc_load = load i32 %s_16_loc

]]></Node>
<StgValue><ssdm name="s_16_loc_load"/></StgValue>
</operation>

<operation id="477" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
for.body.i58.i.i.split.i:14 %br_ln191 = br void %for.body.i58.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="478" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i9.i.i.i:1 %rowt_1 = add i32 %M_rows_load, i32 %t_old_1

]]></Node>
<StgValue><ssdm name="rowt_1"/></StgValue>
</operation>

<operation id="479" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i9.i.i.i:2 %colt_1 = add i32 %cols_non_t, i32 %t_old_1

]]></Node>
<StgValue><ssdm name="colt_1"/></StgValue>
</operation>

<operation id="480" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="17" op_0_bw="32">
<![CDATA[
if.end.i9.i.i.i:3 %trunc_ln157_1 = trunc i32 %colt_1

]]></Node>
<StgValue><ssdm name="trunc_ln157_1"/></StgValue>
</operation>

<operation id="481" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="27" op_0_bw="32">
<![CDATA[
if.end.i9.i.i.i:4 %trunc_ln176_3 = trunc i32 %rowt_1

]]></Node>
<StgValue><ssdm name="trunc_ln176_3"/></StgValue>
</operation>

<operation id="482" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="35" op_0_bw="35" op_1_bw="27" op_2_bw="8">
<![CDATA[
if.end.i9.i.i.i:5 %p_shl26 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln176_3, i8 0

]]></Node>
<StgValue><ssdm name="p_shl26"/></StgValue>
</operation>

<operation id="483" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="29" op_0_bw="32">
<![CDATA[
if.end.i9.i.i.i:6 %trunc_ln176_4 = trunc i32 %rowt_1

]]></Node>
<StgValue><ssdm name="trunc_ln176_4"/></StgValue>
</operation>

<operation id="484" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="35" op_0_bw="35" op_1_bw="29" op_2_bw="6">
<![CDATA[
if.end.i9.i.i.i:7 %p_shl27 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln176_4, i6 0

]]></Node>
<StgValue><ssdm name="p_shl27"/></StgValue>
</operation>

<operation id="485" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
if.end.i9.i.i.i:8 %add_ln176_1 = add i35 %p_shl26, i35 %p_shl27

]]></Node>
<StgValue><ssdm name="add_ln176_1"/></StgValue>
</operation>

<operation id="486" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="17" op_0_bw="35">
<![CDATA[
if.end.i9.i.i.i:9 %trunc_ln176_5 = trunc i35 %add_ln176_1

]]></Node>
<StgValue><ssdm name="trunc_ln176_5"/></StgValue>
</operation>

<operation id="487" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.end.i9.i.i.i:10 %call_ln154 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_17, i32 %rowt_1, i17 %trunc_ln157_1, i32 %M_e, i32 %row1_3_ce_loc

]]></Node>
<StgValue><ssdm name="call_ln154"/></StgValue>
</operation>

<operation id="488" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i9.i.i.i:12 %r_4 = add i32 %rowt_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="r_4"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="489" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.end.i9.i.i.i:10 %call_ln154 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_17, i32 %rowt_1, i17 %trunc_ln157_1, i32 %M_e, i32 %row1_3_ce_loc

]]></Node>
<StgValue><ssdm name="call_ln154"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="490" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end.i9.i.i.i:11 %row1_3 = load i32 %row1_3_ce_loc

]]></Node>
<StgValue><ssdm name="row1_3"/></StgValue>
</operation>

<operation id="491" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i9.i.i.i:13 %icmp_ln163_1 = icmp_sgt  i32 %r_4, i32 %row1_3

]]></Node>
<StgValue><ssdm name="icmp_ln163_1"/></StgValue>
</operation>

<operation id="492" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i9.i.i.i:14 %br_ln163 = br i1 %icmp_ln163_1, void %cleanup36.i.i.i.i, void %for.body17.i.i.i.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="493" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.body17.i.i.i.lr.ph.i:0 %call_ln163 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_28, i32 %r_4, i17 %trunc_ln157_1, i32 %M_e, i32 %row1_3, i32 %move_type_4_loc, i32 %row2_4_loc

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="494" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.body17.i.i.i.lr.ph.i:0 %call_ln163 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_28, i32 %r_4, i17 %trunc_ln157_1, i32 %M_e, i32 %row1_3, i32 %move_type_4_loc, i32 %row2_4_loc

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="495" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body17.i.i.i.lr.ph.i:1 %move_type_4_loc_load = load i32 %move_type_4_loc

]]></Node>
<StgValue><ssdm name="move_type_4_loc_load"/></StgValue>
</operation>

<operation id="496" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body17.i.i.i.lr.ph.i:2 %row2_4_loc_load = load i32 %row2_4_loc

]]></Node>
<StgValue><ssdm name="row2_4_loc_load"/></StgValue>
</operation>

<operation id="497" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
for.body17.i.i.i.lr.ph.i:3 %br_ln0 = br void %cleanup36.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="498" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
cleanup36.i.i.i.i:0 %move_type = phi i32 0, void %if.end.i9.i.i.i, i32 %move_type_4_loc_load, void %for.body17.i.i.i.lr.ph.i

]]></Node>
<StgValue><ssdm name="move_type"/></StgValue>
</operation>

<operation id="499" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
cleanup36.i.i.i.i:1 %row2 = phi i32 4294967295, void %if.end.i9.i.i.i, i32 %row2_4_loc_load, void %for.body17.i.i.i.lr.ph.i

]]></Node>
<StgValue><ssdm name="row2"/></StgValue>
</operation>

<operation id="500" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="2" op_0_bw="32">
<![CDATA[
cleanup36.i.i.i.i:2 %trunc_ln156_1 = trunc i32 %move_type

]]></Node>
<StgValue><ssdm name="trunc_ln156_1"/></StgValue>
</operation>

<operation id="501" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup36.i.i.i.i:3 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %row1_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="502" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cleanup36.i.i.i.i:4 %xor_ln171_1 = xor i1 %tmp_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln171_1"/></StgValue>
</operation>

<operation id="503" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
cleanup36.i.i.i.i:5 %icmp_ln171_1 = icmp_sgt  i32 %row2, i32 %row1_3

]]></Node>
<StgValue><ssdm name="icmp_ln171_1"/></StgValue>
</operation>

<operation id="504" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cleanup36.i.i.i.i:6 %and_ln171_1 = and i1 %icmp_ln171_1, i1 %xor_ln171_1

]]></Node>
<StgValue><ssdm name="and_ln171_1"/></StgValue>
</operation>

<operation id="505" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup36.i.i.i.i:7 %br_ln171 = br i1 %and_ln171_1, void %if.then43.i.i.i.i, void %land.lhs.true40.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="506" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true40.i.i.i.i:0 %empty_51 = icmp_eq  i32 %move_type, i32 4294967295

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="507" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true40.i.i.i.i:1 %empty_52 = icmp_eq  i32 %move_type, i32 1

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="508" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true40.i.i.i.i:2 %empty_53 = or i1 %empty_52, i1 %empty_51

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="509" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true40.i.i.i.i:3 %br_ln0 = br i1 %empty_53, void %if.then43.i.i.i.i, void %if.end44.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="510" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_53" val="0"/>
</and_exp><and_exp><literal name="and_ln171_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
if.then43.i.i.i.i:0 %br_ln171 = br void %_ZL19reduction_move_undoR6Matrix.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="511" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="27" op_0_bw="32">
<![CDATA[
if.end44.i.i.i.i:0 %trunc_ln172_3 = trunc i32 %row1_3

]]></Node>
<StgValue><ssdm name="trunc_ln172_3"/></StgValue>
</operation>

<operation id="512" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="35" op_0_bw="35" op_1_bw="27" op_2_bw="8">
<![CDATA[
if.end44.i.i.i.i:1 %p_shl28 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln172_3, i8 0

]]></Node>
<StgValue><ssdm name="p_shl28"/></StgValue>
</operation>

<operation id="513" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="29" op_0_bw="32">
<![CDATA[
if.end44.i.i.i.i:2 %trunc_ln172_4 = trunc i32 %row1_3

]]></Node>
<StgValue><ssdm name="trunc_ln172_4"/></StgValue>
</operation>

<operation id="514" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="35" op_0_bw="35" op_1_bw="29" op_2_bw="6">
<![CDATA[
if.end44.i.i.i.i:3 %p_shl29 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln172_4, i6 0

]]></Node>
<StgValue><ssdm name="p_shl29"/></StgValue>
</operation>

<operation id="515" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
if.end44.i.i.i.i:4 %add_ln172_3 = add i35 %p_shl28, i35 %p_shl29

]]></Node>
<StgValue><ssdm name="add_ln172_3"/></StgValue>
</operation>

<operation id="516" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="17" op_0_bw="35">
<![CDATA[
if.end44.i.i.i.i:5 %trunc_ln172_5 = trunc i35 %add_ln172_3

]]></Node>
<StgValue><ssdm name="trunc_ln172_5"/></StgValue>
</operation>

<operation id="517" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end44.i.i.i.i:6 %add_ln172_1 = add i17 %trunc_ln172_5, i17 %trunc_ln157_1

]]></Node>
<StgValue><ssdm name="add_ln172_1"/></StgValue>
</operation>

<operation id="518" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="17">
<![CDATA[
if.end44.i.i.i.i:7 %zext_ln172_1 = zext i17 %add_ln172_1

]]></Node>
<StgValue><ssdm name="zext_ln172_1"/></StgValue>
</operation>

<operation id="519" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end44.i.i.i.i:8 %M_e_addr_16 = getelementptr i32 %M_e, i64 0, i64 %zext_ln172_1

]]></Node>
<StgValue><ssdm name="M_e_addr_16"/></StgValue>
</operation>

<operation id="520" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end44.i.i.i.i:9 %store_ln172 = store i32 0, i17 %M_e_addr_16

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="521" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="27" op_0_bw="32">
<![CDATA[
if.end44.i.i.i.i:10 %trunc_ln173_3 = trunc i32 %row2

]]></Node>
<StgValue><ssdm name="trunc_ln173_3"/></StgValue>
</operation>

<operation id="522" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="35" op_0_bw="35" op_1_bw="27" op_2_bw="8">
<![CDATA[
if.end44.i.i.i.i:11 %p_shl30 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln173_3, i8 0

]]></Node>
<StgValue><ssdm name="p_shl30"/></StgValue>
</operation>

<operation id="523" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="29" op_0_bw="32">
<![CDATA[
if.end44.i.i.i.i:12 %trunc_ln173_4 = trunc i32 %row2

]]></Node>
<StgValue><ssdm name="trunc_ln173_4"/></StgValue>
</operation>

<operation id="524" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="35" op_0_bw="35" op_1_bw="29" op_2_bw="6">
<![CDATA[
if.end44.i.i.i.i:13 %p_shl31 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln173_4, i6 0

]]></Node>
<StgValue><ssdm name="p_shl31"/></StgValue>
</operation>

<operation id="525" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
if.end44.i.i.i.i:14 %add_ln173_3 = add i35 %p_shl30, i35 %p_shl31

]]></Node>
<StgValue><ssdm name="add_ln173_3"/></StgValue>
</operation>

<operation id="526" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="17" op_0_bw="35">
<![CDATA[
if.end44.i.i.i.i:15 %trunc_ln173_5 = trunc i35 %add_ln173_3

]]></Node>
<StgValue><ssdm name="trunc_ln173_5"/></StgValue>
</operation>

<operation id="527" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.end44.i.i.i.i:21 %store_ln183 = store i32 %t_old_1, i32 %M_t

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="528" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end44.i.i.i.i:16 %add_ln173_1 = add i17 %trunc_ln173_5, i17 %trunc_ln157_1

]]></Node>
<StgValue><ssdm name="add_ln173_1"/></StgValue>
</operation>

<operation id="529" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="17">
<![CDATA[
if.end44.i.i.i.i:17 %zext_ln173_1 = zext i17 %add_ln173_1

]]></Node>
<StgValue><ssdm name="zext_ln173_1"/></StgValue>
</operation>

<operation id="530" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end44.i.i.i.i:18 %M_e_addr_17 = getelementptr i32 %M_e, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="M_e_addr_17"/></StgValue>
</operation>

<operation id="531" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="0">
<![CDATA[
if.end44.i.i.i.i:19 %store_ln173 = store i32 0, i17 %M_e_addr_17

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="532" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32" op_3_bw="17" op_4_bw="32" op_5_bw="17" op_6_bw="17" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
if.end44.i.i.i.i:20 %call_ln156 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39, i2 %trunc_ln156_1, i32 %colt_1, i17 %trunc_ln176_5, i32 %M_e, i17 %trunc_ln172_5, i17 %trunc_ln173_5

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="533" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152_1" val="0"/>
<literal name="and_ln171_1" val="1"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32" op_3_bw="17" op_4_bw="32" op_5_bw="17" op_6_bw="17" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
if.end44.i.i.i.i:20 %call_ln156 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39, i2 %trunc_ln156_1, i32 %colt_1, i17 %trunc_ln176_5, i32 %M_e, i17 %trunc_ln172_5, i17 %trunc_ln173_5

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="534" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152_1" val="0"/>
<literal name="and_ln171_1" val="1"/>
<literal name="empty_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
if.end44.i.i.i.i:22 %br_ln184 = br void %_ZL19reduction_move_undoR6Matrix.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="535" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL19reduction_move_undoR6Matrix.exit.i.i.i:1 %mul_ln214_1 = mul i32 %s_11, i32 %k2_read

]]></Node>
<StgValue><ssdm name="mul_ln214_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="536" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln232" val="1"/>
<literal name="icmp_ln208_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZL19reduction_move_undoR6Matrix.exit.i.i.i:0 %M_t_load_4_i10 = phi i32 %empty_50, void %_ZL15total_potentialRK6Matrix.exit.i.i.i, i32 %t_old_1, void %if.end44.i.i.i.i, i32 %empty_50, void %if.then43.i.i.i.i

]]></Node>
<StgValue><ssdm name="M_t_load_4_i10"/></StgValue>
</operation>

<operation id="537" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln232" val="1"/>
<literal name="icmp_ln208_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL19reduction_move_undoR6Matrix.exit.i.i.i:2 %score_3 = add i32 %mul_ln214_1, i32 %score_2

]]></Node>
<StgValue><ssdm name="score_3"/></StgValue>
</operation>

<operation id="538" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i140_i_i" val="1"/>
<literal name="icmp_ln232" val="1"/>
<literal name="icmp_ln208_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
_ZL19reduction_move_undoR6Matrix.exit.i.i.i:3 %br_ln215 = br void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="539" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i:0 %M_t_load_4_i5 = phi i32 %M_t_load_4_i10, void %_ZL19reduction_move_undoR6Matrix.exit.i.i.i, i32 %M_t_load_6_i, void %for.body.i.i.i.i.preheader, i32 %M_t_load_6_i, void %if.end.i11.i.i

]]></Node>
<StgValue><ssdm name="M_t_load_4_i5"/></StgValue>
</operation>

<operation id="540" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i:1 %s = phi i32 %score_3, void %_ZL19reduction_move_undoR6Matrix.exit.i.i.i, i32 0, void %for.body.i.i.i.i.preheader, i32 %score_2, void %if.end.i11.i.i

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="541" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i:2 %icmp_ln234 = icmp_sgt  i32 %s, i32 %best_score_3

]]></Node>
<StgValue><ssdm name="icmp_ln234"/></StgValue>
</operation>

<operation id="542" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i:3 %r1_4 = select i1 %icmp_ln234, i32 %zext_ln224_1, i32 %r1_3

]]></Node>
<StgValue><ssdm name="r1_4"/></StgValue>
</operation>

<operation id="543" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="64">
<![CDATA[
_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i:4 %trunc_ln234 = trunc i64 %j

]]></Node>
<StgValue><ssdm name="trunc_ln234"/></StgValue>
</operation>

<operation id="544" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i:5 %r2_4 = select i1 %icmp_ln234, i32 %trunc_ln234, i32 %r2_3

]]></Node>
<StgValue><ssdm name="r2_4"/></StgValue>
</operation>

<operation id="545" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i:6 %sign_4 = select i1 %icmp_ln234, i32 4294967295, i32 %sign_3

]]></Node>
<StgValue><ssdm name="sign_4"/></StgValue>
</operation>

<operation id="546" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i:7 %best_score_4 = select i1 %icmp_ln234, i32 %s, i32 %best_score_3

]]></Node>
<StgValue><ssdm name="best_score_4"/></StgValue>
</operation>

<operation id="547" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i:8 %br_ln235 = br void %if.end17.i.i

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>

<operation id="548" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end17.i.i:0 %M_t_load_4_i4 = phi i32 %M_t_load_4_i5, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i, i32 %M_t_load_6_i, void %if.end9.i.i

]]></Node>
<StgValue><ssdm name="M_t_load_4_i4"/></StgValue>
</operation>

<operation id="549" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end17.i.i:1 %r1_5 = phi i32 %r1_4, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i, i32 %r1_3, void %if.end9.i.i

]]></Node>
<StgValue><ssdm name="r1_5"/></StgValue>
</operation>

<operation id="550" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end17.i.i:2 %r2_5 = phi i32 %r2_4, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i, i32 %r2_3, void %if.end9.i.i

]]></Node>
<StgValue><ssdm name="r2_5"/></StgValue>
</operation>

<operation id="551" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end17.i.i:3 %sign_5 = phi i32 %sign_4, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i, i32 %sign_3, void %if.end9.i.i

]]></Node>
<StgValue><ssdm name="sign_5"/></StgValue>
</operation>

<operation id="552" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end17.i.i:4 %best_score_5 = phi i32 %best_score_4, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i, i32 %best_score_3, void %if.end9.i.i

]]></Node>
<StgValue><ssdm name="best_score_5"/></StgValue>
</operation>

<operation id="553" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end17.i.i:5 %add_ln224_1 = add i64 %j, i64 1

]]></Node>
<StgValue><ssdm name="add_ln224_1"/></StgValue>
</operation>

<operation id="554" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
if.end17.i.i:6 %br_ln224 = br void %for.body5.i.i

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="555" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i:1 %new_row = add i9 %trunc_ln129, i9 %trunc_ln248_1

]]></Node>
<StgValue><ssdm name="new_row"/></StgValue>
</operation>

<operation id="556" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i:13 %icmp_ln133 = icmp_eq  i32 %sign, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="557" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end.i.i:14 %select_ln133 = select i1 %icmp_ln133, i32 1, i32 4294967295

]]></Node>
<StgValue><ssdm name="select_ln133"/></StgValue>
</operation>

<operation id="558" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="27" op_0_bw="32">
<![CDATA[
if.end.i.i:15 %trunc_ln133 = trunc i32 %r2

]]></Node>
<StgValue><ssdm name="trunc_ln133"/></StgValue>
</operation>

<operation id="559" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="35" op_0_bw="35" op_1_bw="27" op_2_bw="8">
<![CDATA[
if.end.i.i:16 %p_shl10 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln133, i8 0

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="560" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="29" op_0_bw="32">
<![CDATA[
if.end.i.i:17 %trunc_ln133_1 = trunc i32 %r2

]]></Node>
<StgValue><ssdm name="trunc_ln133_1"/></StgValue>
</operation>

<operation id="561" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="35" op_0_bw="35" op_1_bw="29" op_2_bw="6">
<![CDATA[
if.end.i.i:18 %p_shl11 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln133_1, i6 0

]]></Node>
<StgValue><ssdm name="p_shl11"/></StgValue>
</operation>

<operation id="562" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
if.end.i.i:19 %add_ln133_3 = add i35 %p_shl10, i35 %p_shl11

]]></Node>
<StgValue><ssdm name="add_ln133_3"/></StgValue>
</operation>

<operation id="563" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="17" op_0_bw="35">
<![CDATA[
if.end.i.i:20 %trunc_ln133_2 = trunc i35 %add_ln133_3

]]></Node>
<StgValue><ssdm name="trunc_ln133_2"/></StgValue>
</operation>

<operation id="564" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i.i:21 %add_ln133 = add i17 %trunc_ln133_2, i17 %trunc_ln132_3

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="565" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="17">
<![CDATA[
if.end.i.i:22 %zext_ln133 = zext i17 %add_ln133

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="566" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i:23 %M_e_addr_3 = getelementptr i32 %M_e, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="M_e_addr_3"/></StgValue>
</operation>

<operation id="567" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="0">
<![CDATA[
if.end.i.i:24 %store_ln133 = store i32 %select_ln133, i17 %M_e_addr_3

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="568" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i:25 %cmp34_i_i = icmp_ne  i32 %sign, i32 4294967295

]]></Node>
<StgValue><ssdm name="cmp34_i_i"/></StgValue>
</operation>

<operation id="569" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
if.end.i.i:26 %tmp_5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %new_row, i8 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="570" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
if.end.i.i:27 %tmp_6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %new_row, i6 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="571" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="17" op_0_bw="15">
<![CDATA[
if.end.i.i:28 %zext_ln135 = zext i15 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="572" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i.i:29 %add_ln135 = add i17 %tmp_5, i17 %zext_ln135

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="573" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="17" op_5_bw="17" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.end.i.i:30 %call_ln130 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110, i32 %new_col_3, i17 %trunc_ln132_2, i32 %M_e, i17 %trunc_ln133_2, i17 %add_ln135, i1 %icmp_ln133, i1 %cmp34_i_i

]]></Node>
<StgValue><ssdm name="call_ln130"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="574" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="17" op_5_bw="17" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.end.i.i:30 %call_ln130 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110, i32 %new_col_3, i17 %trunc_ln132_2, i32 %M_e, i17 %trunc_ln133_2, i17 %add_ln135, i1 %icmp_ln133, i1 %cmp34_i_i

]]></Node>
<StgValue><ssdm name="call_ln130"/></StgValue>
</operation>

<operation id="575" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i:31 %add_ln147 = add i32 %M_t_load_2_i, i32 1

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="576" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.i:32 %store_ln147 = store i32 %add_ln147, i32 %M_t

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="577" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
if.end.i.i:33 %br_ln148 = br void %_ZL14reduction_moveR6Matrixiii.exit.i

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="578" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZL14reduction_moveR6Matrixiii.exit.i:0 %M_t_load_3 = phi i32 %add_ln147, void %if.end.i.i, i32 %M_t_load_2_i, void %if.end10.i

]]></Node>
<StgValue><ssdm name="M_t_load_3"/></StgValue>
</operation>

<operation id="579" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZL14reduction_moveR6Matrixiii.exit.i:1 %rec_idx_1_load = load i32 %rec_idx_1

]]></Node>
<StgValue><ssdm name="rec_idx_1_load"/></StgValue>
</operation>

<operation id="580" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL14reduction_moveR6Matrixiii.exit.i:2 %icmp_ln265 = icmp_slt  i32 %rec_idx_1_load, i32 %zext_ln244

]]></Node>
<StgValue><ssdm name="icmp_ln265"/></StgValue>
</operation>

<operation id="581" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL14reduction_moveR6Matrixiii.exit.i:3 %br_ln265 = br i1 %icmp_ln265, void %if.end30.i, void %if.then14.i

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>

<operation id="582" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then14.i:1 %shl_ln266 = shl i32 %rec_idx_1_load, i32 2

]]></Node>
<StgValue><ssdm name="shl_ln266"/></StgValue>
</operation>

<operation id="583" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then14.i:2 %base = add i32 %shl_ln266, i32 %rec_idx_1_load

]]></Node>
<StgValue><ssdm name="base"/></StgValue>
</operation>

<operation id="584" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then14.i:3 %shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %base, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="585" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="34">
<![CDATA[
if.then14.i:4 %sext_ln267 = sext i34 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln267"/></StgValue>
</operation>

<operation id="586" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then14.i:5 %add_ln267 = add i64 %sext_ln267, i64 %debug_dram_read

]]></Node>
<StgValue><ssdm name="add_ln267"/></StgValue>
</operation>

<operation id="587" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then14.i:6 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln267, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="588" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="62">
<![CDATA[
if.then14.i:7 %sext_ln267_1 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln267_1"/></StgValue>
</operation>

<operation id="589" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then14.i:8 %gmem2_addr_5 = getelementptr i32 %gmem2, i64 %sext_ln267_1

]]></Node>
<StgValue><ssdm name="gmem2_addr_5"/></StgValue>
</operation>

<operation id="590" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then14.i:42 %total_cols_1 = add i32 %cols_non_t, i32 %M_t_load_3

]]></Node>
<StgValue><ssdm name="total_cols_1"/></StgValue>
</operation>

<operation id="591" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="31" op_0_bw="32">
<![CDATA[
if.then14.i:43 %trunc_ln101_1 = trunc i32 %total_cols_1

]]></Node>
<StgValue><ssdm name="trunc_ln101_1"/></StgValue>
</operation>

<operation id="592" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then14.i:44 %total_rows_1 = add i32 %M_rows_load, i32 %M_t_load_3

]]></Node>
<StgValue><ssdm name="total_rows_1"/></StgValue>
</operation>

<operation id="593" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="31" op_0_bw="32">
<![CDATA[
if.then14.i:45 %empty_54 = trunc i32 %total_rows_1

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="594" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then14.i:46 %empty_55 = icmp_sgt  i32 %total_cols_1, i32 0

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="595" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
if.then14.i:47 %smax21 = select i1 %empty_55, i31 %trunc_ln101_1, i31 0

]]></Node>
<StgValue><ssdm name="smax21"/></StgValue>
</operation>

<operation id="596" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then14.i:48 %empty_56 = icmp_sgt  i32 %total_rows_1, i32 0

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="597" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
if.then14.i:49 %smax22 = select i1 %empty_56, i31 %empty_54, i31 0

]]></Node>
<StgValue><ssdm name="smax22"/></StgValue>
</operation>

<operation id="598" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then14.i:65 %rec_idx_2 = add i32 %rec_idx_1_load, i32 1

]]></Node>
<StgValue><ssdm name="rec_idx_2"/></StgValue>
</operation>

<operation id="599" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then14.i:66 %store_ln245 = store i32 %rec_idx_2, i32 %rec_idx_1

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="600" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then14.i:9 %gmem2_addr_5_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_addr_5_req"/></StgValue>
</operation>

<operation id="601" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then14.i:12 %add_ln268 = add i32 %base, i32 1

]]></Node>
<StgValue><ssdm name="add_ln268"/></StgValue>
</operation>

<operation id="602" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then14.i:13 %shl_ln1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln268, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="603" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="34">
<![CDATA[
if.then14.i:14 %sext_ln268 = sext i34 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln268"/></StgValue>
</operation>

<operation id="604" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then14.i:15 %add_ln268_1 = add i64 %sext_ln268, i64 %debug_dram_read

]]></Node>
<StgValue><ssdm name="add_ln268_1"/></StgValue>
</operation>

<operation id="605" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then14.i:16 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln268_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="606" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="62">
<![CDATA[
if.then14.i:17 %sext_ln268_1 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln268_1"/></StgValue>
</operation>

<operation id="607" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then14.i:18 %gmem2_addr_6 = getelementptr i32 %gmem2, i64 %sext_ln268_1

]]></Node>
<StgValue><ssdm name="gmem2_addr_6"/></StgValue>
</operation>

<operation id="608" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then14.i:22 %add_ln269 = add i32 %base, i32 2

]]></Node>
<StgValue><ssdm name="add_ln269"/></StgValue>
</operation>

<operation id="609" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then14.i:23 %shl_ln2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln269, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="610" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="34">
<![CDATA[
if.then14.i:24 %sext_ln269 = sext i34 %shl_ln2

]]></Node>
<StgValue><ssdm name="sext_ln269"/></StgValue>
</operation>

<operation id="611" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then14.i:25 %add_ln269_1 = add i64 %sext_ln269, i64 %debug_dram_read

]]></Node>
<StgValue><ssdm name="add_ln269_1"/></StgValue>
</operation>

<operation id="612" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then14.i:26 %trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln269_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="613" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="62">
<![CDATA[
if.then14.i:27 %sext_ln269_1 = sext i62 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln269_1"/></StgValue>
</operation>

<operation id="614" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then14.i:28 %gmem2_addr_7 = getelementptr i32 %gmem2, i64 %sext_ln269_1

]]></Node>
<StgValue><ssdm name="gmem2_addr_7"/></StgValue>
</operation>

<operation id="615" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then14.i:32 %add_ln270 = add i32 %base, i32 3

]]></Node>
<StgValue><ssdm name="add_ln270"/></StgValue>
</operation>

<operation id="616" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then14.i:33 %shl_ln3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln270, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="617" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="34">
<![CDATA[
if.then14.i:34 %sext_ln270 = sext i34 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln270"/></StgValue>
</operation>

<operation id="618" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then14.i:35 %add_ln270_1 = add i64 %sext_ln270, i64 %debug_dram_read

]]></Node>
<StgValue><ssdm name="add_ln270_1"/></StgValue>
</operation>

<operation id="619" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then14.i:36 %trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln270_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="620" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="62">
<![CDATA[
if.then14.i:37 %sext_ln270_1 = sext i62 %trunc_ln9

]]></Node>
<StgValue><ssdm name="sext_ln270_1"/></StgValue>
</operation>

<operation id="621" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then14.i:38 %gmem2_addr_8 = getelementptr i32 %gmem2, i64 %sext_ln270_1

]]></Node>
<StgValue><ssdm name="gmem2_addr_8"/></StgValue>
</operation>

<operation id="622" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="62" op_0_bw="31">
<![CDATA[
if.then14.i:50 %zext_ln266 = zext i31 %smax21

]]></Node>
<StgValue><ssdm name="zext_ln266"/></StgValue>
</operation>

<operation id="623" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="62" op_0_bw="31">
<![CDATA[
if.then14.i:51 %zext_ln266_1 = zext i31 %smax22

]]></Node>
<StgValue><ssdm name="zext_ln266_1"/></StgValue>
</operation>

<operation id="624" st_id="71" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
if.then14.i:52 %mul_ln266 = mul i62 %zext_ln266, i62 %zext_ln266_1

]]></Node>
<StgValue><ssdm name="mul_ln266"/></StgValue>
</operation>

<operation id="625" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.then14.i:53 %call_ln248 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_111, i32 %total_rows_1, i62 %mul_ln266, i32 %M_e, i32 %s_3_loc

]]></Node>
<StgValue><ssdm name="call_ln248"/></StgValue>
</operation>

<operation id="626" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then14.i:55 %add_ln271 = add i32 %base, i32 4

]]></Node>
<StgValue><ssdm name="add_ln271"/></StgValue>
</operation>

<operation id="627" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then14.i:56 %shl_ln4 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln271, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="628" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="34">
<![CDATA[
if.then14.i:57 %sext_ln271 = sext i34 %shl_ln4

]]></Node>
<StgValue><ssdm name="sext_ln271"/></StgValue>
</operation>

<operation id="629" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then14.i:58 %add_ln271_1 = add i64 %sext_ln271, i64 %debug_dram_read

]]></Node>
<StgValue><ssdm name="add_ln271_1"/></StgValue>
</operation>

<operation id="630" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then14.i:59 %trunc_ln10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln271_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="631" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="62">
<![CDATA[
if.then14.i:60 %sext_ln271_1 = sext i62 %trunc_ln10

]]></Node>
<StgValue><ssdm name="sext_ln271_1"/></StgValue>
</operation>

<operation id="632" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then14.i:61 %gmem2_addr_9 = getelementptr i32 %gmem2, i64 %sext_ln271_1

]]></Node>
<StgValue><ssdm name="gmem2_addr_9"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="633" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then14.i:0 %iter_load = load i32 %iter

]]></Node>
<StgValue><ssdm name="iter_load"/></StgValue>
</operation>

<operation id="634" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
if.then14.i:10 %write_ln267 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr_5, i32 %iter_load, i4 15

]]></Node>
<StgValue><ssdm name="write_ln267"/></StgValue>
</operation>

<operation id="635" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then14.i:19 %gmem2_addr_6_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_addr_6_req"/></StgValue>
</operation>

<operation id="636" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.then14.i:53 %call_ln248 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_111, i32 %total_rows_1, i62 %mul_ln266, i32 %M_e, i32 %s_3_loc

]]></Node>
<StgValue><ssdm name="call_ln248"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="637" st_id="73" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then14.i:11 %gmem2_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_5

]]></Node>
<StgValue><ssdm name="gmem2_addr_5_resp"/></StgValue>
</operation>

<operation id="638" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
if.then14.i:20 %write_ln268 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr_6, i32 %r1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln268"/></StgValue>
</operation>

<operation id="639" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then14.i:29 %gmem2_addr_7_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_addr_7_req"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="640" st_id="74" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then14.i:11 %gmem2_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_5

]]></Node>
<StgValue><ssdm name="gmem2_addr_5_resp"/></StgValue>
</operation>

<operation id="641" st_id="74" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then14.i:21 %gmem2_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_6

]]></Node>
<StgValue><ssdm name="gmem2_addr_6_resp"/></StgValue>
</operation>

<operation id="642" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
if.then14.i:30 %write_ln269 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr_7, i32 %r2, i4 15

]]></Node>
<StgValue><ssdm name="write_ln269"/></StgValue>
</operation>

<operation id="643" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then14.i:39 %gmem2_addr_8_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_addr_8_req"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="644" st_id="75" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then14.i:11 %gmem2_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_5

]]></Node>
<StgValue><ssdm name="gmem2_addr_5_resp"/></StgValue>
</operation>

<operation id="645" st_id="75" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then14.i:21 %gmem2_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_6

]]></Node>
<StgValue><ssdm name="gmem2_addr_6_resp"/></StgValue>
</operation>

<operation id="646" st_id="75" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then14.i:31 %gmem2_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_7

]]></Node>
<StgValue><ssdm name="gmem2_addr_7_resp"/></StgValue>
</operation>

<operation id="647" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
if.then14.i:40 %write_ln270 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr_8, i32 %sign, i4 15

]]></Node>
<StgValue><ssdm name="write_ln270"/></StgValue>
</operation>

<operation id="648" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then14.i:62 %gmem2_addr_9_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem2_addr_9_req"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="649" st_id="76" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then14.i:11 %gmem2_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_5

]]></Node>
<StgValue><ssdm name="gmem2_addr_5_resp"/></StgValue>
</operation>

<operation id="650" st_id="76" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then14.i:21 %gmem2_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_6

]]></Node>
<StgValue><ssdm name="gmem2_addr_6_resp"/></StgValue>
</operation>

<operation id="651" st_id="76" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then14.i:31 %gmem2_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_7

]]></Node>
<StgValue><ssdm name="gmem2_addr_7_resp"/></StgValue>
</operation>

<operation id="652" st_id="76" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then14.i:41 %gmem2_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_8

]]></Node>
<StgValue><ssdm name="gmem2_addr_8_resp"/></StgValue>
</operation>

<operation id="653" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then14.i:54 %s_3_loc_load = load i32 %s_3_loc

]]></Node>
<StgValue><ssdm name="s_3_loc_load"/></StgValue>
</operation>

<operation id="654" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
if.then14.i:63 %write_ln271 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr_9, i32 %s_3_loc_load, i4 15

]]></Node>
<StgValue><ssdm name="write_ln271"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="655" st_id="77" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then14.i:11 %gmem2_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_5

]]></Node>
<StgValue><ssdm name="gmem2_addr_5_resp"/></StgValue>
</operation>

<operation id="656" st_id="77" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then14.i:21 %gmem2_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_6

]]></Node>
<StgValue><ssdm name="gmem2_addr_6_resp"/></StgValue>
</operation>

<operation id="657" st_id="77" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then14.i:31 %gmem2_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_7

]]></Node>
<StgValue><ssdm name="gmem2_addr_7_resp"/></StgValue>
</operation>

<operation id="658" st_id="77" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then14.i:41 %gmem2_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_8

]]></Node>
<StgValue><ssdm name="gmem2_addr_8_resp"/></StgValue>
</operation>

<operation id="659" st_id="77" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then14.i:64 %gmem2_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_9

]]></Node>
<StgValue><ssdm name="gmem2_addr_9_resp"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="660" st_id="78" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then14.i:21 %gmem2_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_6

]]></Node>
<StgValue><ssdm name="gmem2_addr_6_resp"/></StgValue>
</operation>

<operation id="661" st_id="78" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then14.i:31 %gmem2_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_7

]]></Node>
<StgValue><ssdm name="gmem2_addr_7_resp"/></StgValue>
</operation>

<operation id="662" st_id="78" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then14.i:41 %gmem2_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_8

]]></Node>
<StgValue><ssdm name="gmem2_addr_8_resp"/></StgValue>
</operation>

<operation id="663" st_id="78" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then14.i:64 %gmem2_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_9

]]></Node>
<StgValue><ssdm name="gmem2_addr_9_resp"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="664" st_id="79" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then14.i:31 %gmem2_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_7

]]></Node>
<StgValue><ssdm name="gmem2_addr_7_resp"/></StgValue>
</operation>

<operation id="665" st_id="79" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then14.i:41 %gmem2_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_8

]]></Node>
<StgValue><ssdm name="gmem2_addr_8_resp"/></StgValue>
</operation>

<operation id="666" st_id="79" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then14.i:64 %gmem2_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_9

]]></Node>
<StgValue><ssdm name="gmem2_addr_9_resp"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="667" st_id="80" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then14.i:41 %gmem2_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_8

]]></Node>
<StgValue><ssdm name="gmem2_addr_8_resp"/></StgValue>
</operation>

<operation id="668" st_id="80" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then14.i:64 %gmem2_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_9

]]></Node>
<StgValue><ssdm name="gmem2_addr_9_resp"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="669" st_id="81" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
<literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then14.i:64 %gmem2_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_9

]]></Node>
<StgValue><ssdm name="gmem2_addr_9_resp"/></StgValue>
</operation>

<operation id="670" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
<literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
if.then14.i:67 %br_ln273 = br void %if.end30.i

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="671" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end30.i:0 %iter_load_1 = load i32 %iter

]]></Node>
<StgValue><ssdm name="iter_load_1"/></StgValue>
</operation>

<operation id="672" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end30.i:1 %add_ln274 = add i32 %M_rows_load, i32 %M_t_load_3

]]></Node>
<StgValue><ssdm name="add_ln274"/></StgValue>
</operation>

<operation id="673" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end30.i:2 %shl_ln274 = shl i32 %add_ln274, i32 3

]]></Node>
<StgValue><ssdm name="shl_ln274"/></StgValue>
</operation>

<operation id="674" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end30.i:3 %shl_ln274_1 = shl i32 %add_ln274, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln274_1"/></StgValue>
</operation>

<operation id="675" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end30.i:4 %add_ln274_2 = add i32 %shl_ln274, i32 %shl_ln274_1

]]></Node>
<StgValue><ssdm name="add_ln274_2"/></StgValue>
</operation>

<operation id="676" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end30.i:5 %add_ln274_1 = add i32 %add_ln274_2, i32 50

]]></Node>
<StgValue><ssdm name="add_ln274_1"/></StgValue>
</operation>

<operation id="677" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end30.i:6 %icmp_ln274 = icmp_sgt  i32 %iter_load_1, i32 %add_ln274_1

]]></Node>
<StgValue><ssdm name="icmp_ln274"/></StgValue>
</operation>

<operation id="678" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end30.i:7 %br_ln274 = br i1 %icmp_ln274, void %cleanup.cont.i, void %greedy_potential_reduce_with_debug.exit

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="679" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="1"/>
</and_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0">
<![CDATA[
greedy_potential_reduce_with_debug.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="680" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cleanup.cont.i:0 %add_ln259 = add i32 %iter_load_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln259"/></StgValue>
</operation>

<operation id="681" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
cleanup.cont.i:1 %store_ln258 = store i32 %add_ln259, i32 %iter

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="682" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
cleanup.cont.i:2 %br_ln259 = br void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
