var dataJson = {"arch":{"ispc":true,"isunix":false,"ismac":false},"build":"positionloop1/Robust control","ref":false,"files":[{"name":"ert_main.c","type":"source","group":"main","path":"C:\\Users\\WuHongrui\\Desktop\\交接材料_吴宏瑞\\2. 工程文件\\2.1. 程序\\2.1.2. Simulink仿真及程序生成\\Robust\\Robust_ert_rtw","tag":"","groupDisplay":"主文件","code":"/*\r\n * File: ert_main.c\r\n *\r\n * Code generated for Simulink model 'Robust'.\r\n *\r\n * Model version                  : 6.132\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Wed Feb 26 19:58:22 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#include <stddef.h>\r\n#include <stdio.h>            /* This example main program uses printf/fflush */\r\n#include \"Robust.h\"                    /* Model header file */\r\n\r\n/*\r\n * Associating rt_OneStep with a real-time clock or interrupt service routine\r\n * is what makes the generated code \"real-time\".  The function rt_OneStep is\r\n * always associated with the base rate of the model.  Subrates are managed\r\n * by the base rate from inside the generated code.  Enabling/disabling\r\n * interrupts and floating point context switches are target specific.  This\r\n * example code indicates where these should take place relative to executing\r\n * the generated code step function.  Overrun behavior should be tailored to\r\n * your application needs.  This example simply sets an error status in the\r\n * real-time model and returns from rt_OneStep.\r\n */\r\nvoid rt_OneStep(void);\r\nvoid rt_OneStep(void)\r\n{\r\n  static boolean_T OverrunFlag = false;\r\n\r\n  /* Disable interrupts here */\r\n\r\n  /* Check for overrun */\r\n  if (OverrunFlag) {\r\n    return;\r\n  }\r\n\r\n  OverrunFlag = true;\r\n\r\n  /* Save FPU context here (if necessary) */\r\n  /* Re-enable timer or interrupt here */\r\n  /* Set model inputs here */\r\n\r\n  /* Step the model */\r\n  Robust_step();\r\n\r\n  /* Get model outputs here */\r\n\r\n  /* Indicate task complete */\r\n  OverrunFlag = false;\r\n\r\n  /* Disable interrupts here */\r\n  /* Restore FPU context here (if necessary) */\r\n  /* Enable interrupts here */\r\n}\r\n\r\n/*\r\n * The example main function illustrates what is required by your\r\n * application code to initialize, execute, and terminate the generated code.\r\n * Attaching rt_OneStep to a real-time clock is target specific. This example\r\n * illustrates how you do this relative to initializing the model.\r\n */\r\nint_T main(int_T argc, const char *argv[])\r\n{\r\n  /* Unused arguments */\r\n  (void)(argc);\r\n  (void)(argv);\r\n\r\n  /* Initialize model */\r\n  Robust_initialize();\r\n\r\n  /* Attach rt_OneStep to a timer or interrupt service routine with\r\n   * period 0.0001 seconds (base rate of the model) here.\r\n   * The call syntax for rt_OneStep is\r\n   *\r\n   *  rt_OneStep();\r\n   */\r\n  printf(\"Warning: The simulation will run forever. \"\r\n         \"Generated ERT main won't simulate model step behavior. \"\r\n         \"To change this behavior select the 'MAT-file logging' option.\\n\");\r\n  fflush((NULL));\r\n  while (1) {\r\n    /*  Perform application tasks here */\r\n  }\r\n\r\n  /* The option 'Remove error status field in real-time model data structure'\r\n   * is selected, therefore the following code does not need to execute.\r\n   */\r\n  return 0;\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"Robust.c","type":"source","group":"model","path":"C:\\Users\\WuHongrui\\Desktop\\交接材料_吴宏瑞\\2. 工程文件\\2.1. 程序\\2.1.2. Simulink仿真及程序生成\\Robust\\Robust_ert_rtw","tag":"","groupDisplay":"模型文件","code":"/*\r\n * File: Robust.c\r\n *\r\n * Code generated for Simulink model 'Robust'.\r\n *\r\n * Model version                  : 6.132\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Wed Feb 26 19:58:22 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#include \"Robust.h\"\r\n#include \"rtwtypes.h\"\r\n#include <math.h>\r\n#include \"mw_cmsis.h\"\r\n\r\n/* Block signals and states (default storage) */\r\nDW rtDW;\r\n\r\n/* External inputs (root inport signals with default storage) */\r\nExtU rtU;\r\n\r\n/* External outputs (root outports fed by signals with default storage) */\r\nExtY rtY;\r\n\r\n/* Real-time model */\r\nstatic RT_MODEL rtM_;\r\nRT_MODEL *const rtM = &rtM_;\r\nstatic void SVPWM(real32_T rtu_Valpha, real32_T rtu_Vbeta, real32_T rtu_v_bus,\r\n                  real32_T rty_tABC[3]);\r\nstatic void rate_scheduler(void);\r\n\r\n/*\r\n *         This function updates active task flag for each subrate.\r\n *         The function is called at model base rate, hence the\r\n *         generated code self-manages all its subrates.\r\n */\r\nstatic void rate_scheduler(void)\r\n{\r\n  /* Compute which subrates run during the next base time step.  Subrates\r\n   * are an integer multiple of the base rate counter.  Therefore, the subtask\r\n   * counter is reset when it reaches its limit (zero means run).\r\n   */\r\n  (rtM->Timing.TaskCounters.TID[1])++;\r\n  if ((rtM->Timing.TaskCounters.TID[1]) > 99) {/* Sample time: [0.01s, 0.0s] */\r\n    rtM->Timing.TaskCounters.TID[1] = 0;\r\n  }\r\n}\r\n\r\n/* Output and update for atomic system: '<S2>/SVPWM' */\r\nstatic void SVPWM(real32_T rtu_Valpha, real32_T rtu_Vbeta, real32_T rtu_v_bus,\r\n                  real32_T rty_tABC[3])\r\n{\r\n  real32_T tmp[3];\r\n  real32_T tmp_0[3];\r\n  real32_T rtb_Min;\r\n  real32_T rtb_Sum1_o;\r\n  real32_T rtb_Sum_g;\r\n\r\n  /* Gain: '<S8>/Gain' */\r\n  rtb_Min = -0.5F * rtu_Valpha;\r\n\r\n  /* Gain: '<S8>/Gain1' */\r\n  rtb_Sum1_o = 0.866025388F * rtu_Vbeta;\r\n\r\n  /* Sum: '<S8>/Sum' */\r\n  rtb_Sum_g = rtb_Min + rtb_Sum1_o;\r\n\r\n  /* Sum: '<S8>/Sum1' */\r\n  rtb_Sum1_o = rtb_Min - rtb_Sum1_o;\r\n\r\n  /* Gain: '<S9>/Gain' incorporates:\r\n   *  MinMax: '<S9>/Min'\r\n   *  MinMax: '<S9>/Min1'\r\n   *  Sum: '<S9>/Sum'\r\n   */\r\n  rtb_Min = (fminf(fminf(rtu_Valpha, rtb_Sum_g), rtb_Sum1_o) + fmaxf(fmaxf\r\n              (rtu_Valpha, rtb_Sum_g), rtb_Sum1_o)) * -0.5F;\r\n\r\n  /* Sum: '<S6>/Sum' */\r\n  rty_tABC[0] = rtb_Min + rtu_Valpha;\r\n  rty_tABC[1] = rtb_Min + rtb_Sum_g;\r\n  rty_tABC[2] = rtb_Min + rtb_Sum1_o;\r\n\r\n  /* Gain: '<S6>/Gain' */\r\n  mw_arm_scale_1_f32(&rtConstP.Gain_Gain, &rty_tABC[0], &tmp[0], 3U);\r\n\r\n  /* Sum: '<S6>/Sum1' incorporates:\r\n   *  Constant: '<S6>/Constant'\r\n   *  Gain: '<S6>/Gain'\r\n   *  Product: '<S6>/Divide'\r\n   */\r\n  tmp[0] /= rtu_v_bus;\r\n  tmp[1] /= rtu_v_bus;\r\n  tmp[2] /= rtu_v_bus;\r\n  mw_arm_bias_2_f32(&tmp[0], &rtConstP.Constant_Value, &tmp_0[0], 3U);\r\n\r\n  /* Gain: '<S6>/PWM_HalfPeriod' incorporates:\r\n   *  Sum: '<S6>/Sum1'\r\n   */\r\n  mw_arm_scale_1_f32(&rtConstP.PWM_HalfPeriod_Gain, &tmp_0[0], &rty_tABC[0], 3U);\r\n}\r\n\r\n/* Model step function */\r\nvoid Robust_step(void)\r\n{\r\n  real_T denAccum;\r\n  real32_T rtb_DeadZone;\r\n  real32_T rtb_IProdOut;\r\n  real32_T rtb_IProdOut_b;\r\n  real32_T rtb_Integrator_n;\r\n  real32_T rtb_Saturation;\r\n  real32_T rtb_Saturation_n;\r\n  real32_T rtb_SinCos;\r\n  real32_T rtb_SinCos1;\r\n  int8_T tmp;\r\n  int8_T tmp_0;\r\n\r\n  /* Outputs for Atomic SubSystem: '<Root>/Robust control' */\r\n  /* Outputs for Atomic SubSystem: '<S1>/currloop' */\r\n  /* Trigonometry: '<S2>/SinCos1' incorporates:\r\n   *  Inport: '<Root>/theta_e'\r\n   */\r\n  rtb_SinCos1 = cosf(rtU.theta_e);\r\n\r\n  /* Sum: '<S4>/Add1' incorporates:\r\n   *  Gain: '<S4>/Gain'\r\n   *  Gain: '<S4>/Gain1'\r\n   *  Inport: '<Root>/ia'\r\n   *  Inport: '<Root>/ib'\r\n   *  Inport: '<Root>/ic'\r\n   *  Sum: '<S4>/Add'\r\n   */\r\n  rtb_Integrator_n = 0.666666687F * rtU.ia - (rtU.ib + rtU.ic) * 0.333333343F;\r\n\r\n  /* Gain: '<S4>/Gain2' incorporates:\r\n   *  Inport: '<Root>/ib'\r\n   *  Inport: '<Root>/ic'\r\n   *  Sum: '<S4>/Add2'\r\n   */\r\n  rtb_IProdOut_b = (rtU.ib - rtU.ic) * 0.577350259F;\r\n\r\n  /* Trigonometry: '<S2>/SinCos' incorporates:\r\n   *  Inport: '<Root>/theta_e'\r\n   */\r\n  rtb_SinCos = sinf(rtU.theta_e);\r\n\r\n  /* Sum: '<S7>/Sum1' incorporates:\r\n   *  Constant: '<S7>/Constant'\r\n   *  Product: '<S5>/Product'\r\n   *  Product: '<S5>/Product1'\r\n   *  Sum: '<S5>/Add'\r\n   */\r\n  rtb_IProdOut = 0.0F - (rtb_Integrator_n * rtb_SinCos1 + rtb_IProdOut_b *\r\n    rtb_SinCos);\r\n\r\n  /* Sum: '<S56>/Sum' incorporates:\r\n   *  DiscreteIntegrator: '<S47>/Integrator'\r\n   *  Inport: '<Root>/P'\r\n   *  Product: '<S52>/PProd Out'\r\n   */\r\n  rtb_DeadZone = rtb_IProdOut * rtU.P_d + rtDW.Integrator_DSTATE;\r\n\r\n  /* Saturate: '<S54>/Saturation' */\r\n  if (rtb_DeadZone > 24.9415321F) {\r\n    rtb_Saturation = 24.9415321F;\r\n  } else if (rtb_DeadZone < -24.9415321F) {\r\n    rtb_Saturation = -24.9415321F;\r\n  } else {\r\n    rtb_Saturation = rtb_DeadZone;\r\n  }\r\n\r\n  /* End of Saturate: '<S54>/Saturation' */\r\n\r\n  /* Sum: '<S7>/Sum7' incorporates:\r\n   *  DataTypeConversion: '<S1>/Data Type Conversion10'\r\n   *  DiscreteTransferFcn: '<S1>/Discrete Transfer Fcn'\r\n   *  Product: '<S5>/Product2'\r\n   *  Product: '<S5>/Product3'\r\n   *  Sum: '<S5>/Add1'\r\n   */\r\n  rtb_IProdOut_b = (real32_T)(1.313 * rtDW.DiscreteTransferFcn_states[0] +\r\n    -1.313 * rtDW.DiscreteTransferFcn_states[1]) - (rtb_IProdOut_b * rtb_SinCos1\r\n    - rtb_Integrator_n * rtb_SinCos);\r\n\r\n  /* Sum: '<S108>/Sum' incorporates:\r\n   *  DiscreteIntegrator: '<S99>/Integrator'\r\n   *  Inport: '<Root>/P'\r\n   *  Product: '<S104>/PProd Out'\r\n   */\r\n  rtb_Integrator_n = rtb_IProdOut_b * rtU.P_d + rtDW.Integrator_DSTATE_a;\r\n\r\n  /* Saturate: '<S106>/Saturation' */\r\n  if (rtb_Integrator_n > 24.9415321F) {\r\n    rtb_Saturation_n = 24.9415321F;\r\n  } else if (rtb_Integrator_n < -24.9415321F) {\r\n    rtb_Saturation_n = -24.9415321F;\r\n  } else {\r\n    rtb_Saturation_n = rtb_Integrator_n;\r\n  }\r\n\r\n  /* End of Saturate: '<S106>/Saturation' */\r\n\r\n  /* Outputs for Atomic SubSystem: '<S2>/SVPWM' */\r\n  /* Sum: '<S3>/Add' incorporates:\r\n   *  Inport: '<Root>/v_bus'\r\n   *  Outport: '<Root>/tABC'\r\n   *  Product: '<S3>/Product'\r\n   *  Product: '<S3>/Product1'\r\n   *  Product: '<S3>/Product2'\r\n   *  Product: '<S3>/Product3'\r\n   *  Sum: '<S3>/Add1'\r\n   */\r\n  SVPWM(rtb_Saturation * rtb_SinCos1 - rtb_Saturation_n * rtb_SinCos,\r\n        rtb_Saturation * rtb_SinCos + rtb_Saturation_n * rtb_SinCos1, rtU.v_bus,\r\n        rtY.tABC);\r\n\r\n  /* End of Outputs for SubSystem: '<S2>/SVPWM' */\r\n\r\n  /* DeadZone: '<S91>/DeadZone' */\r\n  if (rtb_Integrator_n > 24.9415321F) {\r\n    rtb_Integrator_n -= 24.9415321F;\r\n  } else if (rtb_Integrator_n >= -24.9415321F) {\r\n    rtb_Integrator_n = 0.0F;\r\n  } else {\r\n    rtb_Integrator_n -= -24.9415321F;\r\n  }\r\n\r\n  /* End of DeadZone: '<S91>/DeadZone' */\r\n\r\n  /* Product: '<S96>/IProd Out' incorporates:\r\n   *  Inport: '<Root>/I'\r\n   */\r\n  rtb_IProdOut_b *= rtU.I;\r\n\r\n  /* DeadZone: '<S39>/DeadZone' */\r\n  if (rtb_DeadZone > 24.9415321F) {\r\n    rtb_DeadZone -= 24.9415321F;\r\n  } else if (rtb_DeadZone >= -24.9415321F) {\r\n    rtb_DeadZone = 0.0F;\r\n  } else {\r\n    rtb_DeadZone -= -24.9415321F;\r\n  }\r\n\r\n  /* End of DeadZone: '<S39>/DeadZone' */\r\n\r\n  /* Product: '<S44>/IProd Out' incorporates:\r\n   *  Inport: '<Root>/I'\r\n   */\r\n  rtb_IProdOut *= rtU.I;\r\n\r\n  /* Switch: '<S37>/Switch1' incorporates:\r\n   *  Constant: '<S37>/Clamping_zero'\r\n   *  Constant: '<S37>/Constant'\r\n   *  Constant: '<S37>/Constant2'\r\n   *  RelationalOperator: '<S37>/fix for DT propagation issue'\r\n   */\r\n  if (rtb_DeadZone > 0.0F) {\r\n    tmp = 1;\r\n  } else {\r\n    tmp = -1;\r\n  }\r\n\r\n  /* Switch: '<S37>/Switch2' incorporates:\r\n   *  Constant: '<S37>/Clamping_zero'\r\n   *  Constant: '<S37>/Constant3'\r\n   *  Constant: '<S37>/Constant4'\r\n   *  RelationalOperator: '<S37>/fix for DT propagation issue1'\r\n   */\r\n  if (rtb_IProdOut > 0.0F) {\r\n    tmp_0 = 1;\r\n  } else {\r\n    tmp_0 = -1;\r\n  }\r\n\r\n  /* Switch: '<S37>/Switch' incorporates:\r\n   *  Constant: '<S37>/Clamping_zero'\r\n   *  Constant: '<S37>/Constant1'\r\n   *  Logic: '<S37>/AND3'\r\n   *  RelationalOperator: '<S37>/Equal1'\r\n   *  RelationalOperator: '<S37>/Relational Operator'\r\n   *  Switch: '<S37>/Switch1'\r\n   *  Switch: '<S37>/Switch2'\r\n   */\r\n  if ((rtb_DeadZone != 0.0F) && (tmp == tmp_0)) {\r\n    rtb_IProdOut = 0.0F;\r\n  }\r\n\r\n  /* Update for DiscreteIntegrator: '<S47>/Integrator' incorporates:\r\n   *  Switch: '<S37>/Switch'\r\n   */\r\n  rtDW.Integrator_DSTATE += 0.0001F * rtb_IProdOut;\r\n\r\n  /* Switch: '<S89>/Switch1' incorporates:\r\n   *  Constant: '<S89>/Clamping_zero'\r\n   *  Constant: '<S89>/Constant'\r\n   *  Constant: '<S89>/Constant2'\r\n   *  RelationalOperator: '<S89>/fix for DT propagation issue'\r\n   */\r\n  if (rtb_Integrator_n > 0.0F) {\r\n    tmp = 1;\r\n  } else {\r\n    tmp = -1;\r\n  }\r\n\r\n  /* Switch: '<S89>/Switch2' incorporates:\r\n   *  Constant: '<S89>/Clamping_zero'\r\n   *  Constant: '<S89>/Constant3'\r\n   *  Constant: '<S89>/Constant4'\r\n   *  RelationalOperator: '<S89>/fix for DT propagation issue1'\r\n   */\r\n  if (rtb_IProdOut_b > 0.0F) {\r\n    tmp_0 = 1;\r\n  } else {\r\n    tmp_0 = -1;\r\n  }\r\n\r\n  /* Switch: '<S89>/Switch' incorporates:\r\n   *  Constant: '<S89>/Clamping_zero'\r\n   *  Constant: '<S89>/Constant1'\r\n   *  Logic: '<S89>/AND3'\r\n   *  RelationalOperator: '<S89>/Equal1'\r\n   *  RelationalOperator: '<S89>/Relational Operator'\r\n   *  Switch: '<S89>/Switch1'\r\n   *  Switch: '<S89>/Switch2'\r\n   */\r\n  if ((rtb_Integrator_n != 0.0F) && (tmp == tmp_0)) {\r\n    rtb_IProdOut_b = 0.0F;\r\n  }\r\n\r\n  /* Update for DiscreteIntegrator: '<S99>/Integrator' incorporates:\r\n   *  Switch: '<S89>/Switch'\r\n   */\r\n  rtDW.Integrator_DSTATE_a += 0.0001F * rtb_IProdOut_b;\r\n\r\n  /* End of Outputs for SubSystem: '<S1>/currloop' */\r\n\r\n  /* Update for DiscreteTransferFcn: '<S1>/Discrete Transfer Fcn' incorporates:\r\n   *  Inport: '<Root>/theta_output'\r\n   *  Inport: '<Root>/theta_ref'\r\n   *  Sum: '<S1>/Sum35'\r\n   */\r\n  denAccum = ((rtU.theta_ref - rtU.theta_output) -\r\n              (-rtDW.DiscreteTransferFcn_states[0])) - 4.276E-5 *\r\n    rtDW.DiscreteTransferFcn_states[1];\r\n  rtDW.DiscreteTransferFcn_states[1] = rtDW.DiscreteTransferFcn_states[0];\r\n  rtDW.DiscreteTransferFcn_states[0] = denAccum;\r\n\r\n  /* End of Outputs for SubSystem: '<Root>/Robust control' */\r\n  rate_scheduler();\r\n}\r\n\r\n/* Model initialize function */\r\nvoid Robust_initialize(void)\r\n{\r\n  /* (no initialization code required) */\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"Robust.h","type":"header","group":"model","path":"C:\\Users\\WuHongrui\\Desktop\\交接材料_吴宏瑞\\2. 工程文件\\2.1. 程序\\2.1.2. Simulink仿真及程序生成\\Robust\\Robust_ert_rtw","tag":"","groupDisplay":"模型文件","code":"/*\r\n * File: Robust.h\r\n *\r\n * Code generated for Simulink model 'Robust'.\r\n *\r\n * Model version                  : 6.132\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Wed Feb 26 19:58:22 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef Robust_h_\r\n#define Robust_h_\r\n#ifndef Robust_COMMON_INCLUDES_\r\n#define Robust_COMMON_INCLUDES_\r\n#include \"rtwtypes.h\"\r\n#include \"math.h\"\r\n#endif                                 /* Robust_COMMON_INCLUDES_ */\r\n\r\n/* Forward declaration for rtModel */\r\ntypedef struct tag_RTM RT_MODEL;\r\n\r\n/* Block signals and states (default storage) for system '<Root>' */\r\ntypedef struct {\r\n  real_T DiscreteTransferFcn_states[2];/* '<S1>/Discrete Transfer Fcn' */\r\n  real32_T Integrator_DSTATE;          /* '<S47>/Integrator' */\r\n  real32_T Integrator_DSTATE_a;        /* '<S99>/Integrator' */\r\n} DW;\r\n\r\n/* Constant parameters (default storage) */\r\ntypedef struct {\r\n  /* Computed Parameter: Constant_Value\r\n   * Referenced by: '<S6>/Constant'\r\n   */\r\n  real32_T Constant_Value;\r\n\r\n  /* Computed Parameter: Gain_Gain\r\n   * Referenced by: '<S6>/Gain'\r\n   */\r\n  real32_T Gain_Gain;\r\n\r\n  /* Computed Parameter: PWM_HalfPeriod_Gain\r\n   * Referenced by: '<S6>/PWM_HalfPeriod'\r\n   */\r\n  real32_T PWM_HalfPeriod_Gain;\r\n} ConstP;\r\n\r\n/* External inputs (root inport signals with default storage) */\r\ntypedef struct {\r\n  real32_T ia;                         /* '<Root>/ia' */\r\n  real32_T ib;                         /* '<Root>/ib' */\r\n  real32_T ic;                         /* '<Root>/ic' */\r\n  real32_T v_bus;                      /* '<Root>/v_bus' */\r\n  real32_T theta_e;                    /* '<Root>/theta_e' */\r\n  real32_T P_d;                        /* '<Root>/P' */\r\n  real32_T I;                          /* '<Root>/I' */\r\n  real_T theta_ref;                    /* '<Root>/theta_ref' */\r\n  real32_T theta_output;               /* '<Root>/theta_output' */\r\n} ExtU;\r\n\r\n/* External outputs (root outports fed by signals with default storage) */\r\ntypedef struct {\r\n  real32_T tABC[3];                    /* '<Root>/tABC' */\r\n} ExtY;\r\n\r\n/* Real-time Model Data Structure */\r\nstruct tag_RTM {\r\n  /*\r\n   * Timing:\r\n   * The following substructure contains information regarding\r\n   * the timing information for the model.\r\n   */\r\n  struct {\r\n    struct {\r\n      uint8_T TID[2];\r\n    } TaskCounters;\r\n  } Timing;\r\n};\r\n\r\n/* Block signals and states (default storage) */\r\nextern DW rtDW;\r\n\r\n/* External inputs (root inport signals with default storage) */\r\nextern ExtU rtU;\r\n\r\n/* External outputs (root outports fed by signals with default storage) */\r\nextern ExtY rtY;\r\n\r\n/* Constant parameters (default storage) */\r\nextern const ConstP rtConstP;\r\n\r\n/* Model entry point functions */\r\nextern void Robust_initialize(void);\r\nextern void Robust_step(void);\r\n\r\n/* Real-time Model object */\r\nextern RT_MODEL *const rtM;\r\n\r\n/*-\r\n * These blocks were eliminated from the model due to optimizations:\r\n *\r\n * Block '<S2>/Scope' : Unused code path elimination\r\n * Block '<S7>/Scope' : Unused code path elimination\r\n * Block '<S1>/Rate Transition12' : Eliminated since input and output rates are identical\r\n * Block '<S2>/Data Type Conversion3' : Eliminate redundant data type conversion\r\n * Block '<S2>/Data Type Conversion4' : Eliminate redundant data type conversion\r\n */\r\n\r\n/*-\r\n * The generated code includes comments that allow you to trace directly\r\n * back to the appropriate location in the model.  The basic format\r\n * is <system>/block_name, where system is the system number (uniquely\r\n * assigned by Simulink) and block_name is the name of the block.\r\n *\r\n * Note that this particular code originates from a subsystem build,\r\n * and has its own system numbers different from the parent model.\r\n * Refer to the system hierarchy for this subsystem below, and use the\r\n * MATLAB hilite_system command to trace the generated code back\r\n * to the parent model.  For example,\r\n *\r\n * hilite_system('positionloop1/Robust control')    - opens subsystem positionloop1/Robust control\r\n * hilite_system('positionloop1/Robust control/Kp') - opens and selects block Kp\r\n *\r\n * Here is the system hierarchy for this model\r\n *\r\n * '<Root>' : 'positionloop1'\r\n * '<S1>'   : 'positionloop1/Robust control'\r\n * '<S2>'   : 'positionloop1/Robust control/currloop'\r\n * '<S3>'   : 'positionloop1/Robust control/currloop/AntiPark'\r\n * '<S4>'   : 'positionloop1/Robust control/currloop/Clark'\r\n * '<S5>'   : 'positionloop1/Robust control/currloop/Park'\r\n * '<S6>'   : 'positionloop1/Robust control/currloop/SVPWM'\r\n * '<S7>'   : 'positionloop1/Robust control/currloop/idq_Controller'\r\n * '<S8>'   : 'positionloop1/Robust control/currloop/SVPWM/AntiClark'\r\n * '<S9>'   : 'positionloop1/Robust control/currloop/SVPWM/ei_t'\r\n * '<S10>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1'\r\n * '<S11>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2'\r\n * '<S12>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Anti-windup'\r\n * '<S13>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/D Gain'\r\n * '<S14>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/External Derivative'\r\n * '<S15>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Filter'\r\n * '<S16>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Filter ICs'\r\n * '<S17>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/I Gain'\r\n * '<S18>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Ideal P Gain'\r\n * '<S19>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Ideal P Gain Fdbk'\r\n * '<S20>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Integrator'\r\n * '<S21>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Integrator ICs'\r\n * '<S22>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/N Copy'\r\n * '<S23>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/N Gain'\r\n * '<S24>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/P Copy'\r\n * '<S25>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Parallel P Gain'\r\n * '<S26>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Reset Signal'\r\n * '<S27>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Saturation'\r\n * '<S28>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Saturation Fdbk'\r\n * '<S29>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Sum'\r\n * '<S30>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Sum Fdbk'\r\n * '<S31>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Tracking Mode'\r\n * '<S32>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Tracking Mode Sum'\r\n * '<S33>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Tsamp - Integral'\r\n * '<S34>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Tsamp - Ngain'\r\n * '<S35>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/postSat Signal'\r\n * '<S36>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/preSat Signal'\r\n * '<S37>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Anti-windup/Disc. Clamping Parallel'\r\n * '<S38>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Anti-windup/Disc. Clamping Parallel/Dead Zone'\r\n * '<S39>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Anti-windup/Disc. Clamping Parallel/Dead Zone/Enabled'\r\n * '<S40>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/D Gain/Disabled'\r\n * '<S41>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/External Derivative/Disabled'\r\n * '<S42>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Filter/Disabled'\r\n * '<S43>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Filter ICs/Disabled'\r\n * '<S44>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/I Gain/External Parameters'\r\n * '<S45>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Ideal P Gain/Passthrough'\r\n * '<S46>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Ideal P Gain Fdbk/Disabled'\r\n * '<S47>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Integrator/Discrete'\r\n * '<S48>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Integrator ICs/Internal IC'\r\n * '<S49>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/N Copy/Disabled wSignal Specification'\r\n * '<S50>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/N Gain/Disabled'\r\n * '<S51>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/P Copy/Disabled'\r\n * '<S52>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Parallel P Gain/External Parameters'\r\n * '<S53>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Reset Signal/Disabled'\r\n * '<S54>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Saturation/Enabled'\r\n * '<S55>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Saturation Fdbk/Disabled'\r\n * '<S56>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Sum/Sum_PI'\r\n * '<S57>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Sum Fdbk/Disabled'\r\n * '<S58>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Tracking Mode/Disabled'\r\n * '<S59>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Tracking Mode Sum/Passthrough'\r\n * '<S60>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Tsamp - Integral/TsSignalSpecification'\r\n * '<S61>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/Tsamp - Ngain/Passthrough'\r\n * '<S62>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/postSat Signal/Forward_Path'\r\n * '<S63>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller1/preSat Signal/Forward_Path'\r\n * '<S64>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Anti-windup'\r\n * '<S65>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/D Gain'\r\n * '<S66>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/External Derivative'\r\n * '<S67>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Filter'\r\n * '<S68>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Filter ICs'\r\n * '<S69>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/I Gain'\r\n * '<S70>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Ideal P Gain'\r\n * '<S71>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Ideal P Gain Fdbk'\r\n * '<S72>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Integrator'\r\n * '<S73>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Integrator ICs'\r\n * '<S74>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/N Copy'\r\n * '<S75>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/N Gain'\r\n * '<S76>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/P Copy'\r\n * '<S77>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Parallel P Gain'\r\n * '<S78>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Reset Signal'\r\n * '<S79>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Saturation'\r\n * '<S80>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Saturation Fdbk'\r\n * '<S81>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Sum'\r\n * '<S82>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Sum Fdbk'\r\n * '<S83>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Tracking Mode'\r\n * '<S84>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Tracking Mode Sum'\r\n * '<S85>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Tsamp - Integral'\r\n * '<S86>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Tsamp - Ngain'\r\n * '<S87>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/postSat Signal'\r\n * '<S88>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/preSat Signal'\r\n * '<S89>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Anti-windup/Disc. Clamping Parallel'\r\n * '<S90>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Anti-windup/Disc. Clamping Parallel/Dead Zone'\r\n * '<S91>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Anti-windup/Disc. Clamping Parallel/Dead Zone/Enabled'\r\n * '<S92>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/D Gain/Disabled'\r\n * '<S93>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/External Derivative/Disabled'\r\n * '<S94>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Filter/Disabled'\r\n * '<S95>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Filter ICs/Disabled'\r\n * '<S96>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/I Gain/External Parameters'\r\n * '<S97>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Ideal P Gain/Passthrough'\r\n * '<S98>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Ideal P Gain Fdbk/Disabled'\r\n * '<S99>'  : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Integrator/Discrete'\r\n * '<S100>' : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Integrator ICs/Internal IC'\r\n * '<S101>' : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/N Copy/Disabled wSignal Specification'\r\n * '<S102>' : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/N Gain/Disabled'\r\n * '<S103>' : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/P Copy/Disabled'\r\n * '<S104>' : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Parallel P Gain/External Parameters'\r\n * '<S105>' : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Reset Signal/Disabled'\r\n * '<S106>' : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Saturation/Enabled'\r\n * '<S107>' : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Saturation Fdbk/Disabled'\r\n * '<S108>' : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Sum/Sum_PI'\r\n * '<S109>' : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Sum Fdbk/Disabled'\r\n * '<S110>' : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Tracking Mode/Disabled'\r\n * '<S111>' : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Tracking Mode Sum/Passthrough'\r\n * '<S112>' : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Tsamp - Integral/TsSignalSpecification'\r\n * '<S113>' : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/Tsamp - Ngain/Passthrough'\r\n * '<S114>' : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/postSat Signal/Forward_Path'\r\n * '<S115>' : 'positionloop1/Robust control/currloop/idq_Controller/PID Controller2/preSat Signal/Forward_Path'\r\n */\r\n#endif                                 /* Robust_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"Robust_data.c","type":"source","group":"data","path":"C:\\Users\\WuHongrui\\Desktop\\交接材料_吴宏瑞\\2. 工程文件\\2.1. 程序\\2.1.2. Simulink仿真及程序生成\\Robust\\Robust_ert_rtw","tag":"","groupDisplay":"数据文件","code":"/*\r\n * File: Robust_data.c\r\n *\r\n * Code generated for Simulink model 'Robust'.\r\n *\r\n * Model version                  : 6.132\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Wed Feb 26 19:58:22 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#include \"Robust.h\"\r\n\r\n/* Constant parameters (default storage) */\r\nconst ConstP rtConstP = {\r\n  /* Computed Parameter: Constant_Value\r\n   * Referenced by: '<S6>/Constant'\r\n   */\r\n  0.5F,\r\n\r\n  /* Computed Parameter: Gain_Gain\r\n   * Referenced by: '<S6>/Gain'\r\n   */\r\n  -1.0F,\r\n\r\n  /* Computed Parameter: PWM_HalfPeriod_Gain\r\n   * Referenced by: '<S6>/PWM_HalfPeriod'\r\n   */\r\n  8000.0F\r\n};\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rtwtypes.h","type":"header","group":"utility","path":"C:\\Users\\WuHongrui\\Desktop\\交接材料_吴宏瑞\\2. 工程文件\\2.1. 程序\\2.1.2. Simulink仿真及程序生成\\Robust\\Robust_ert_rtw","tag":"","groupDisplay":"实用工具文件","code":"/*\r\n * File: rtwtypes.h\r\n *\r\n * Code generated for Simulink model 'Robust'.\r\n *\r\n * Model version                  : 6.132\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Wed Feb 26 19:58:22 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTWTYPES_H\r\n#define RTWTYPES_H\r\n\r\n/* Logical type definitions */\r\n#if (!defined(__cplusplus))\r\n#ifndef false\r\n#define false                          (0U)\r\n#endif\r\n\r\n#ifndef true\r\n#define true                           (1U)\r\n#endif\r\n#endif\r\n\r\n/*=======================================================================*\r\n * Target hardware information\r\n *   Device type: ARM Compatible->ARM Cortex-M\r\n *   Number of bits:     char:   8    short:   16    int:  32\r\n *                       long:  32    long long:  64\r\n *                       native word size:  32\r\n *   Byte ordering: LittleEndian\r\n *   Signed integer division rounds to: Zero\r\n *   Shift right on a signed integer as arithmetic shift: on\r\n *=======================================================================*/\r\n\r\n/*=======================================================================*\r\n * Fixed width word size data types:                                     *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *   real32_T, real64_T           - 32 and 64 bit floating point numbers *\r\n *=======================================================================*/\r\ntypedef signed char int8_T;\r\ntypedef unsigned char uint8_T;\r\ntypedef short int16_T;\r\ntypedef unsigned short uint16_T;\r\ntypedef int int32_T;\r\ntypedef unsigned int uint32_T;\r\ntypedef long long int64_T;\r\ntypedef unsigned long long uint64_T;\r\ntypedef float real32_T;\r\ntypedef double real64_T;\r\n\r\n/*===========================================================================*\r\n * Generic type definitions: boolean_T, char_T, byte_T, int_T, uint_T,       *\r\n *                           real_T, time_T, ulong_T, ulonglong_T.           *\r\n *===========================================================================*/\r\ntypedef double real_T;\r\ntypedef double time_T;\r\ntypedef unsigned char boolean_T;\r\ntypedef int int_T;\r\ntypedef unsigned int uint_T;\r\ntypedef unsigned long ulong_T;\r\ntypedef unsigned long long ulonglong_T;\r\ntypedef char char_T;\r\ntypedef unsigned char uchar_T;\r\ntypedef char_T byte_T;\r\n\r\n/*=======================================================================*\r\n * Min and Max:                                                          *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *=======================================================================*/\r\n#define MAX_int8_T                     ((int8_T)(127))\r\n#define MIN_int8_T                     ((int8_T)(-128))\r\n#define MAX_uint8_T                    ((uint8_T)(255U))\r\n#define MAX_int16_T                    ((int16_T)(32767))\r\n#define MIN_int16_T                    ((int16_T)(-32768))\r\n#define MAX_uint16_T                   ((uint16_T)(65535U))\r\n#define MAX_int32_T                    ((int32_T)(2147483647))\r\n#define MIN_int32_T                    ((int32_T)(-2147483647-1))\r\n#define MAX_uint32_T                   ((uint32_T)(0xFFFFFFFFU))\r\n#define MAX_int64_T                    ((int64_T)(9223372036854775807LL))\r\n#define MIN_int64_T                    ((int64_T)(-9223372036854775807LL-1LL))\r\n#define MAX_uint64_T                   ((uint64_T)(0xFFFFFFFFFFFFFFFFULL))\r\n\r\n/* Block D-Work pointer type */\r\ntypedef void * pointer_T;\r\n\r\n#endif                                 /* RTWTYPES_H */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"mw_cmsis.h","type":"header","group":"other","path":"C:\\Users\\WuHongrui\\Desktop\\交接材料_吴宏瑞\\2. 工程文件\\2.1. 程序\\2.1.2. Simulink仿真及程序生成\\Robust\\Robust_ert_rtw","tag":"","groupDisplay":"其他文件","code":"/* Copyright 2015-2023 The MathWorks, Inc. */\n\n/****************************************************\n*                                                   *   \n* Wrapper functions for CMSIS functions             *\n*                                                   *  \n****************************************************/\n\n#ifndef MW_CMSIS_H\n#define MW_CMSIS_H\n\n#include \"arm_math.h\"\n#include \"rtwtypes.h\"\n\n#define mw_arm_vlog_f32(pSrc, pDst, blockSize) arm_vlog_f32((float32_t *)pSrc, (float32_t *)pDst, blockSize)\n#define mw_arm_vexp_f32(pSrc, pDst, blockSize) arm_vexp_f32((float32_t *)pSrc, (float32_t *)pDst, blockSize)\n\n#define mw_arm_abs_f32(pSrc, pDst, blockSize) arm_abs_f32((float32_t *)pSrc, (float32_t *)pDst, blockSize)\n#define mw_arm_abs_q7(pSrc, pDst, blockSize) arm_abs_q7((q7_t *)pSrc, (q7_t *)pDst, blockSize) \n#define mw_arm_abs_q15(pSrc, pDst, blockSize) arm_abs_q15((q15_t *)pSrc, (q15_t *)pDst, blockSize) \n#define mw_arm_abs_q31(pSrc, pDst, blockSize) arm_abs_q31((q31_t *)pSrc, (q31_t *)pDst, blockSize) \n\n#define mw_arm_sqrt_f32(pIn, pOut, blockSize) {\\\nuint32_t i;\\\nfloat32_t *pInput, *pOutput;\\\npInput = (float32_t *)pIn;\\\npOutput = (float32_t *)pOut;\\\nfor(i=0;i<blockSize;i++){\\\n    arm_sqrt_f32((float32_t)pInput[i],pOutput);\\\n    pOutput++;\\\n    }\\\n}\n\n#define mw_arm_float_to_q31(pSrc, pDst, blockSize) arm_float_to_q31((float32_t *)pSrc, (q31_t *)pDst, blockSize)\n#define mw_arm_float_to_q15(pSrc, pDst, blockSize) arm_float_to_q15((float32_t *)pSrc, (q15_t *)pDst, blockSize)\n#define mw_arm_float_to_q7(pSrc, pDst, blockSize) arm_float_to_q7((float32_t *)pSrc, (q7_t *)pDst, blockSize)\n\n#define mw_arm_q15_to_float(pSrc, pDst, blockSize) arm_q15_to_float((q15_t *)pSrc, (float32_t *)pDst, blockSize)\n#define mw_arm_q15_to_q31(pSrc, pDst, blockSize) arm_q15_to_q31((q15_t *)pSrc, (q31_t *)pDst, blockSize)\n#define mw_arm_q15_to_q7(pSrc, pDst, blockSize) arm_q15_to_q7((q15_t *)pSrc, (q7_t *)pDst, blockSize)\n\n#define mw_arm_q31_to_float(pSrc, pDst, blockSize) arm_q31_to_float((q31_t *)pSrc, (float32_t *)pDst, blockSize)\n#define mw_arm_q31_to_q15(pSrc, pDst, blockSize) arm_q31_to_q15((q31_t *)pSrc, (q15_t *)pDst, blockSize)\n#define mw_arm_q31_to_q7(pSrc, pDst, blockSize) arm_q31_to_q7((q31_t *)pSrc, (q7_t *)pDst, blockSize)\n\n#define mw_arm_q7_to_float(pSrc, pDst, blockSize) arm_q7_to_float((q7_t *)pSrc, (float32_t *)pDst, blockSize)\n#define mw_arm_q7_to_q31(pSrc, pDst, blockSize) arm_q7_to_q31((q7_t *)pSrc, (q31_t *)pDst, blockSize)\n#define mw_arm_q7_to_q15(pSrc, pDst, blockSize) arm_q7_to_q15((q7_t *)pSrc, (q15_t *)pDst, blockSize)\n\n#define mw_arm_add_f32(pSrcA, pSrcB, pDst, blockSize) arm_add_f32((float32_t *)pSrcA, (float32_t *)pSrcB, (float32_t *)pDst, blockSize)\n#define mw_arm_add_q31(pSrcA, pSrcB, pDst, blockSize) arm_add_q31((q31_t *)pSrcA, (q31_t *)pSrcB, (q31_t *)pDst, blockSize)\n#define mw_arm_add_q15(pSrcA, pSrcB, pDst, blockSize) arm_add_q15((q15_t *)pSrcA, (q15_t *)pSrcB, (q15_t *)pDst, blockSize)\n#define mw_arm_add_q7(pSrcA, pSrcB, pDst, blockSize)  arm_add_q7((q7_t *)pSrcA, (q7_t *)pSrcB, (q7_t *)pDst, blockSize)\n\n#define mw_arm_sub_f32(pSrcA, pSrcB, pDst, blockSize) arm_sub_f32((float32_t *)pSrcA, (float32_t *)pSrcB, (float32_t *)pDst, blockSize)\n#define mw_arm_sub_q31(pSrcA, pSrcB, pDst, blockSize) arm_sub_q31((q31_t *)pSrcA, (q31_t *)pSrcB, (q31_t *)pDst, blockSize)\n#define mw_arm_sub_q15(pSrcA, pSrcB, pDst, blockSize) arm_sub_q15((q15_t *)pSrcA, (q15_t *)pSrcB, (q15_t *)pDst, blockSize)\n#define mw_arm_sub_q7(pSrcA, pSrcB, pDst, blockSize)  arm_sub_q7((q7_t *)pSrcA, (q7_t *)pSrcB, (q7_t *)pDst, blockSize)\n\n#define mw_arm_mult_f32(pSrcA, pSrcB, pDst, blockSize) arm_mult_f32((float32_t *)pSrcA, (float32_t *)pSrcB, (float32_t *)pDst, blockSize)\n#define mw_arm_mult_q31(pSrcA, pSrcB, pDst, blockSize) arm_mult_q31((q31_t *)pSrcA, (q31_t *)pSrcB, (q31_t *)pDst, blockSize)\n#define mw_arm_mult_q15(pSrcA, pSrcB, pDst, blockSize) arm_mult_q15((q15_t *)pSrcA, (q15_t *)pSrcB, (q15_t *)pDst, blockSize)\n#define mw_arm_mult_q7(pSrcA, pSrcB, pDst, blockSize)  arm_mult_q7((q7_t *)pSrcA, (q7_t *)pSrcB, (q7_t *)pDst, blockSize)\n\n#define mw_arm_cmplx_conj_f32(pSrc, pDst, numSamples) arm_cmplx_conj_f32((float32_t *)pSrc, (float32_t *)pDst, numSamples)\n#define mw_arm_cmplx_conj_q31(pSrc, pDst, numSamples) arm_cmplx_conj_q31((q31_t *)pSrc, (q31_t *)pDst, numSamples)\n#define mw_arm_cmplx_conj_q15(pSrc, pDst, numSamples) arm_cmplx_conj_q15((q15_t *)pSrc, (q15_t *)pDst, numSamples)\n\n#define mw_arm_cmplx_mult_cmplx_f32(pSrcA, pSrcB, pDst, blockSize) arm_cmplx_mult_cmplx_f32((float32_t *)pSrcA, (float32_t *)pSrcB, (float32_t *)pDst, blockSize)\n#define mw_arm_cmplx_mult_cmplx_q31(pSrcA, pSrcB, pDst, blockSize) arm_cmplx_mult_cmplx_q31((q31_t *)pSrcA, (q31_t *)pSrcB, (q31_t *)pDst, blockSize)\n#define mw_arm_cmplx_mult_cmplx_q15(pSrcA, pSrcB, pDst, blockSize) arm_cmplx_mult_cmplx_q15((q15_t *)pSrcA, (q15_t *)pSrcB, (q15_t *)pDst, blockSize)\n\n#define mw_arm_cmplx_mult_real_f32(pSrcA, pSrcB, pDst, blockSize) arm_cmplx_mult_real_f32((float32_t *)pSrcA, (float32_t *)pSrcB, (float32_t *)pDst, blockSize)\n#define mw_arm_cmplx_mult_real_q31(pSrcA, pSrcB, pDst, blockSize) arm_cmplx_mult_real_q31((q31_t *)pSrcA, (q31_t *)pSrcB, (q31_t *)pDst, blockSize)\n#define mw_arm_cmplx_mult_real_q15(pSrcA, pSrcB, pDst, blockSize) arm_cmplx_mult_real_q15((q15_t *)pSrcA, (q15_t *)pSrcB, (q15_t *)pDst, blockSize)\n\n#define mw_arm_rshift_q15(pSrc, shiftBits, pDst, blockSize) arm_shift_q15 ((q15_t *)pSrc, -(shiftBits),(q15_t *)pDst, blockSize)\n#define mw_arm_rshift_q31(pSrc, shiftBits, pDst, blockSize) arm_shift_q31 ((q31_t *)pSrc, -(shiftBits), (q31_t *)pDst, blockSize)\n#define mw_arm_rshift_q7(pSrc, shiftBits, pDst, blockSize) arm_shift_q7 ((q7_t *)pSrc,  -(shiftBits), (q7_t *)pDst, blockSize)\n\n#define mw_arm_shift_q15(pSrc, shiftBits, pDst, blockSize) arm_shift_q15 ((q15_t *)pSrc, shiftBits,(q15_t *)pDst, blockSize)\n#define mw_arm_shift_q31(pSrc, shiftBits, pDst, blockSize) arm_shift_q31 ((q31_t *)pSrc, shiftBits, (q31_t *)pDst, blockSize)\n#define mw_arm_shift_q7(pSrc, shiftBits, pDst, blockSize) arm_shift_q7 ((q7_t *)pSrc, shiftBits, (q7_t *)pDst, blockSize)\n\n#define mw_arm_scale_1_f32(scaleValue, pSrc, pDst, blockSize) arm_scale_f32 ((float32_t *)pSrc, *scaleValue, (float32_t *)pDst, blockSize)\n#define mw_arm_scale_1_q7(scaleValue, pSrc, pDst, blockSize, scaleShift) arm_scale_q7 ((q7_t *)pSrc, *scaleValue, scaleShift, (q7_t *)pDst, blockSize)\n#define mw_arm_scale_1_q15(scaleValue, pSrc, pDst, blockSize, scaleShift) arm_scale_q15 ((q15_t *)pSrc, *scaleValue, scaleShift, (q15_t *)pDst, blockSize)\n#define mw_arm_scale_1_q31(scaleValue, pSrc, pDst, blockSize, scaleShift) arm_scale_q31 ((q31_t *)pSrc, *scaleValue, scaleShift, (q31_t *)pDst, blockSize)\n\n#define mw_arm_scale_2_f32(pSrc, scaleValue, pDst, blockSize) arm_scale_f32 ((float32_t *)pSrc, *scaleValue, (float32_t *)pDst, blockSize)\n#define mw_arm_scale_2_q7(pSrc, scaleValue, pDst, blockSize, scaleShift) arm_scale_q7 ((q7_t *)pSrc, *scaleValue, scaleShift, (q7_t *)pDst, blockSize)\n#define mw_arm_scale_2_q15(pSrc, scaleValue, pDst, blockSize, scaleShift) arm_scale_q15 ((q15_t *)pSrc, *scaleValue, scaleShift, (q15_t *)pDst, blockSize)\n#define mw_arm_scale_2_q31(pSrc, scaleValue, pDst, blockSize, scaleShift) arm_scale_q31 ((q31_t *)pSrc, *scaleValue, scaleShift, (q31_t *)pDst, blockSize)\n\n#define mw_arm_bias_1_f32(biasValue, pSrc, pDst, blockSize) arm_offset_f32 ((float32_t *)pSrc, *biasValue, (float32_t *)pDst, blockSize)\n#define mw_arm_bias_1_q7(biasValue, pSrc, pDst, blockSize) arm_offset_q7 ((q7_t *)pSrc, *biasValue, (q7_t *)pDst, blockSize)\n#define mw_arm_bias_1_q15(biasValue, pSrc, pDst, blockSize) arm_offset_q15 ((q15_t *)pSrc, *biasValue, (q15_t *)pDst, blockSize)\n#define mw_arm_bias_1_q31(biasValue, pSrc, pDst, blockSize) arm_offset_q31 ((q31_t *)pSrc, *biasValue, (q31_t *)pDst, blockSize)\n\n#define mw_arm_bias_2_f32(pSrc, biasValue, pDst, blockSize) arm_offset_f32 ((float32_t *)pSrc, *biasValue, (float32_t *)pDst, blockSize)\n#define mw_arm_bias_2_q7(pSrc, biasValue, pDst, blockSize) arm_offset_q7 ((q7_t *)pSrc, *biasValue, (q7_t *)pDst, blockSize)\n#define mw_arm_bias_2_q15(pSrc, biasValue, pDst, blockSize) arm_offset_q15 ((q15_t *)pSrc, *biasValue, (q15_t *)pDst, blockSize)\n#define mw_arm_bias_2_q31(pSrc, biasValue, pDst, blockSize) arm_offset_q31 ((q31_t *)pSrc, *biasValue, (q31_t *)pDst, blockSize)\n\n#define mw_arm_dot_prod_f32(pSrcA, pSrcB, pDst, blockSize) arm_dot_prod_f32 ((float32_t *)pSrcA,  (float32_t *)pSrcB, blockSize, (float32_t *)pDst)\n#define mw_arm_dot_prod_q7(pSrcA, pSrcB, pDst, blockSize) arm_dot_prod_q7 ((q7_t *)pSrcA,  (q7_t *)pSrcB, blockSize, (q31_t *)(pDst))\n#define mw_arm_dot_prod_q15(pSrcA, pSrcB, pDst, blockSize) arm_dot_prod_q15 ((q15_t *)pSrcA, (q15_t *) pSrcB, blockSize, (q63_t *) (pDst))\n#define mw_arm_dot_prod_q31(pSrcA, pSrcB, pDst, blockSize) arm_dot_prod_q31 ((q31_t *)pSrcA,  (q31_t *)pSrcB, blockSize, (q63_t *)(pDst))\n\n#define mw_arm_uminus_f32(pSrc, pDst, blockSize) arm_negate_f32((float32_t *)pSrc, (float32_t *)pDst, blockSize)\n#define mw_arm_uminus_q31(pSrc, pDst, blockSize) arm_negate_q31((q31_t *)pSrc, (q31_t *)pDst, blockSize)\n#define mw_arm_uminus_q15(pSrc, pDst, blockSize) arm_negate_q15((q15_t *)pSrc, (q15_t *)pDst, blockSize)\n#define mw_arm_uminus_q7(pSrc, pDst, blockSize)  arm_negate_q7((q7_t *)pSrc, (q7_t *)pDst, blockSize)\n\n#define mw_arm_and_uint32(pSrcA, pSrcB, pDst, blockSize) arm_and_u32((uint32_t *)(uint32_t *)pSrcA, (uint32_t *)pSrcB, (uint32_t *)pDst, blockSize)\n#define mw_arm_and_uint16(pSrcA, pSrcB, pDst, blockSize) arm_and_u16((uint16_t *)pSrcA, (uint16_t *)pSrcB, (uint16_t *)pDst, blockSize)\n#define mw_arm_and_uint8(pSrcA, pSrcB, pDst, blockSize) arm_and_u8((uint8_t *)pSrcA, (uint8_t *)pSrcB, (uint8_t *)pDst, blockSize)\n\n#define mw_arm_or_uint32(pSrcA, pSrcB, pDst, blockSize) arm_or_u32((uint32_t *)pSrcA, (uint32_t *)pSrcB, (uint32_t *)pDst, blockSize)\n#define mw_arm_or_uint16(pSrcA, pSrcB, pDst, blockSize) arm_or_u16((uint16_t *)pSrcA, (uint16_t *)pSrcB, (uint16_t *)pDst, blockSize)\n#define mw_arm_or_uint8(pSrcA, pSrcB, pDst, blockSize) arm_or_u8((uint8_t *)pSrcA, (uint8_t *)pSrcB, (uint8_t *)pDst, blockSize)\n\n#define mw_arm_xor_uint32(pSrcA, pSrcB, pDst, blockSize) arm_xor_u32((uint32_t *)pSrcA, (uint32_t *)pSrcB, (uint32_t *)pDst, blockSize)\n#define mw_arm_xor_uint16(pSrcA, pSrcB, pDst, blockSize) arm_xor_u16((uint16_t *)pSrcA, (uint16_t *)pSrcB, (uint16_t *)pDst, blockSize)\n#define mw_arm_xor_uint8(pSrcA, pSrcB, pDst, blockSize) arm_xor_u8((uint8_t *)pSrcA, (uint8_t *)pSrcB, (uint8_t *)pDst, blockSize)\n\n#define mw_arm_not_uint32(pSrc, pDst, blockSize) arm_not_u32((uint32_t *)pSrc, (uint32_t *)pDst, blockSize)\n#define mw_arm_not_uint16(pSrc, pDst, blockSize) arm_not_u16((uint16_t *)pSrc, (uint16_t *)pDst, blockSize)\n#define mw_arm_not_uint8(pSrc, pDst, blockSize) arm_not_u8((uint8_t *)pSrc, (uint8_t *)pDst, blockSize)\n\n#define mw_arm_saturate_q15(pSrcIn, pSrcMin, pSrcMax, pDst, blockSize) arm_clip_q15 ((q15_t *)pSrcIn, (q15_t *)pDst, (q15_t)(*pSrcMin), (q15_t)(*pSrcMax), blockSize)\n#define mw_arm_saturate_q31(pSrcIn, pSrcMin, pSrcMax, pDst, blockSize) arm_clip_q31 ((q31_t *)pSrcIn, (q31_t *)pDst, (q31_t)(*pSrcMin), (q31_t)(*pSrcMax), blockSize)\n#define mw_arm_saturate_q7(pSrcIn, pSrcMin, pSrcMax, pDst, blockSize) arm_clip_q7 ((q7_t *)pSrcIn, (q7_t *)pDst, (q7_t)(*pSrcMin), (q7_t)(*pSrcMax), blockSize)\n#define mw_arm_saturate_f32(pSrcIn, pSrcMin, pSrcMax, pDst, blockSize) arm_clip_f32 ((float32_t *)pSrcIn, (float32_t *)pDst, *pSrcMin, *pSrcMax, blockSize)\n\n#endif\n"}],"coverage":[{"id":"SimulinkCoverage","name":"Simulink Coverage","files":[]},{"id":"Bullseye","name":"Bullseye Coverage","files":[]},{"id":"LDRA","name":"LDRA Testbed","files":[]}],"features":{"annotation":false,"coverage":true,"profiling":true,"tooltip":true,"coverageTooltip":true,"showJustificationLinks":true,"useMWTable":false,"showProfilingInfo":true,"showTaskSummary":true,"showProtectedV2Report":true}};