Reading netlist file: "D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\impl\gwsynthesis\TangcartMSX.vg"
Parsing netlist file "D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\impl\gwsynthesis\TangcartMSX.vg" completed
WARN  (PA1009) : Parameter setting 'CLKFB_SEL=external' with 'u_pll/pll_inst'(PLL) doesn't match the connection signal in pin 'CLKFB'
Processing netlist completed
Reading constraint file: "D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\TangcartMSX.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\impl\pnr\TangcartMSX.power.html" completed
Generate file "D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\impl\pnr\TangcartMSX.pin.html" completed
Generate file "D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\impl\pnr\TangcartMSX.rpt.html" completed
Generate file "D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\impl\pnr\TangcartMSX.rpt.txt" completed
Generate file "D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\impl\pnr\TangcartMSX.tr.html" completed
Mon Jun 24 22:01:39 2024

