
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Wed Oct  9 19:15:55 2024
| Design       : top
| Device       : PG2L50H
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                           Clock   Non-clock          
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources 
------------------------------------------------------------------------------------------------------
 top|clk                  1000.000     {0 500}        Declared                66          23  {clk}   
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top|clk                                   
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 top|clk                      1.000 MHz     377.216 MHz       1000.000          2.651        997.349
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                top|clk                    997.349       0.000              0            342
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                top|clk                      0.217       0.000              0            342
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                                           499.040       0.000              0             66
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                top|clk                    998.438       0.000              0            342
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                top|clk                      0.148       0.000              0            342
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                                           499.430       0.000              0             66
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_key_d/counter[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_key_d/counter[17]/opit_0_inv_AQ_perm/CIN
Path Group  : top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.053
  Launch Clock Delay      :  3.578
  Clock Pessimism Removal :  0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.488       3.578         _N0              
 CLMS_279_343/CLK                                                          r       u_key_d/counter[4]/opit_0_inv_AQ_perm/CLK

 CLMS_279_343/Q1                   tco                   0.213       3.791 r       u_key_d/counter[2]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.565       4.356         u_key_d/counter [2]
 CLMS_279_367/Y3                   td                    0.188       4.544 r       u_key_d/N44_10/LUT6_inst_perm/L6
                                   net (fanout=1)        0.282       4.826         u_key_d/_N556    
 CLMA_279_360/Y0                   td                    0.113       4.939 r       u_key_d/N44_20/LUT6_inst_perm/L6
                                   net (fanout=22)       0.425       5.364         u_key_d/N44      
 CLMS_279_343/COUT                 td                    0.404       5.768 f       u_key_d/counter[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.768         u_key_d/_N138    
 CLMS_279_349/COUT                 td                    0.090       5.858 f       u_key_d/counter[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.858         u_key_d/_N142    
 CLMS_279_355/COUT                 td                    0.090       5.948 f       u_key_d/counter[12]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.948         u_key_d/_N146    
 CLMS_279_361/COUT                 td                    0.082       6.030 r       u_key_d/counter[16]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.030         u_key_d/_N150    
 CLMS_279_367/CIN                                                          r       u_key_d/counter[17]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   6.030         Logic Levels: 6  
                                                                                   Logic: 1.180ns(48.124%), Route: 1.272ns(51.876%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.033    1000.033         clk              
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_clk           
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.411    1003.053         _N0              
 CLMS_279_367/CLK                                                          r       u_key_d/counter[19]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.492    1003.545                          
 clock uncertainty                                      -0.050    1003.495                          

 Setup time                                             -0.116    1003.379                          

 Data required time                                               1003.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.379                          
 Data arrival time                                                   6.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.349                          
====================================================================================================

====================================================================================================

Startpoint  : ss/clk_counter[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ss/addr_counter[2]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.053
  Launch Clock Delay      :  3.571
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.481       3.571         _N0              
 CLMA_261_367/CLK                                                          r       ss/clk_counter[1]/opit_0_inv_L6Q_perm/CLK

 CLMA_261_367/Q1                   tco                   0.213       3.784 r       ss/clk_counter[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.426       4.210         ss/clk_counter [1]
 CLMA_261_384/Y0                   td                    0.235       4.445 r       ss/N123_10/LUT6_inst_perm/L6
                                   net (fanout=18)       0.548       4.993         ss/_N578         
 CLMA_267_396/Y1                   td                    0.235       5.228 r       ss/N123_25/LUT6_inst_perm/L6
                                   net (fanout=5)        0.579       5.807         ss/N123          
 CLMS_273_361/CE                                                           r       ss/addr_counter[2]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   5.807         Logic Levels: 2  
                                                                                   Logic: 0.683ns(30.546%), Route: 1.553ns(69.454%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.033    1000.033         clk              
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_clk           
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.411    1003.053         _N0              
 CLMS_273_361/CLK                                                          r       ss/addr_counter[2]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.448    1003.501                          
 clock uncertainty                                      -0.050    1003.451                          

 Setup time                                             -0.238    1003.213                          

 Data required time                                               1003.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.213                          
 Data arrival time                                                   5.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.406                          
====================================================================================================

====================================================================================================

Startpoint  : ss/clk_counter[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ss/addr_counter[3]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.053
  Launch Clock Delay      :  3.571
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.481       3.571         _N0              
 CLMA_261_367/CLK                                                          r       ss/clk_counter[1]/opit_0_inv_L6Q_perm/CLK

 CLMA_261_367/Q1                   tco                   0.213       3.784 r       ss/clk_counter[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.426       4.210         ss/clk_counter [1]
 CLMA_261_384/Y0                   td                    0.235       4.445 r       ss/N123_10/LUT6_inst_perm/L6
                                   net (fanout=18)       0.548       4.993         ss/_N578         
 CLMA_267_396/Y1                   td                    0.235       5.228 r       ss/N123_25/LUT6_inst_perm/L6
                                   net (fanout=5)        0.579       5.807         ss/N123          
 CLMS_273_361/CE                                                           r       ss/addr_counter[3]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   5.807         Logic Levels: 2  
                                                                                   Logic: 0.683ns(30.546%), Route: 1.553ns(69.454%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.033    1000.033         clk              
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_clk           
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.411    1003.053         _N0              
 CLMS_273_361/CLK                                                          r       ss/addr_counter[3]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.448    1003.501                          
 clock uncertainty                                      -0.050    1003.451                          

 Setup time                                             -0.238    1003.213                          

 Data required time                                               1003.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.213                          
 Data arrival time                                                   5.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_d/key_status[2]/opit_0_inv/CLK
Endpoint    : u_key_d/key_reg[2]/opit_0_inv/D
Path Group  : top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.576
  Launch Clock Delay      :  3.056
  Clock Pessimism Removal :  -0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.766       0.799 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_clk           
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557       2.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.414       3.056         _N0              
 CLMA_285_354/CLK                                                          r       u_key_d/key_status[2]/opit_0_inv/CLK

 CLMA_285_354/Q1                   tco                   0.166       3.222 f       u_key_d/key_status[2]/opit_0_inv/Q
                                   net (fanout=2)        0.168       3.390         u_key_d/key_status [2]
 CLMA_279_354/M3                                                           f       u_key_d/key_reg[2]/opit_0_inv/D

 Data arrival time                                                   3.390         Logic Levels: 0  
                                                                                   Logic: 0.166ns(49.701%), Route: 0.168ns(50.299%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.486       3.576         _N0              
 CLMA_279_354/CLK                                                          r       u_key_d/key_reg[2]/opit_0_inv/CLK
 clock pessimism                                        -0.448       3.128                          
 clock uncertainty                                       0.000       3.128                          

 Hold time                                               0.045       3.173                          

 Data required time                                                  3.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.173                          
 Data arrival time                                                   3.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_d/key_status[1]/opit_0_inv/CLK
Endpoint    : u_key_d/key_reg[1]/opit_0_inv/D
Path Group  : top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.576
  Launch Clock Delay      :  3.056
  Clock Pessimism Removal :  -0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.766       0.799 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_clk           
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557       2.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.414       3.056         _N0              
 CLMA_285_354/CLK                                                          r       u_key_d/key_status[1]/opit_0_inv/CLK

 CLMA_285_354/CR1                  tco                   0.183       3.239 f       u_key_d/key_status[1]/opit_0_inv/Q
                                   net (fanout=3)        0.169       3.408         u_key_d/key_status [1]
 CLMA_279_354/BD                                                           f       u_key_d/key_reg[1]/opit_0_inv/D

 Data arrival time                                                   3.408         Logic Levels: 0  
                                                                                   Logic: 0.183ns(51.989%), Route: 0.169ns(48.011%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.486       3.576         _N0              
 CLMA_279_354/CLK                                                          r       u_key_d/key_reg[1]/opit_0_inv/CLK
 clock pessimism                                        -0.448       3.128                          
 clock uncertainty                                       0.000       3.128                          

 Hold time                                               0.046       3.174                          

 Data required time                                                  3.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.174                          
 Data arrival time                                                   3.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : ss/addr_counter[3]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ss/addr_counter[4]/opit_0_inv_L6Q_perm/I5
Path Group  : top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.574
  Launch Clock Delay      :  3.053
  Clock Pessimism Removal :  -0.521

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.766       0.799 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_clk           
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557       2.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.411       3.053         _N0              
 CLMS_273_361/CLK                                                          r       ss/addr_counter[3]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_273_361/Q2                   tco                   0.166       3.219 f       ss/addr_counter[3]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=10)       0.093       3.312         nt_led[0]        
 CLMS_273_361/B5                                                           f       ss/addr_counter[4]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.312         Logic Levels: 0  
                                                                                   Logic: 0.166ns(64.093%), Route: 0.093ns(35.907%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.484       3.574         _N0              
 CLMS_273_361/CLK                                                          r       ss/addr_counter[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.521       3.053                          
 clock uncertainty                                       0.000       3.053                          

 Hold time                                              -0.015       3.038                          

 Data required time                                                  3.038                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.038                          
 Data arrival time                                                   3.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[0]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[9] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.477       3.567         _N0              
 CLMS_279_403/CLK                                                          r       ss/anode_reg[0]/opit_0_inv/CLK

 CLMS_279_403/CR0                  tco                   0.238       3.805 r       ss/anode_reg[0]/opit_0_inv/Q
                                   net (fanout=8)        0.445       4.250         nt_anode[0]      
 CLMA_285_409/Y0                   td                    0.188       4.438 r       N0_4/gateop_perm/L6
                                   net (fanout=7)        0.941       5.379         N0               
 CLMA_285_487/CR0                  td                    0.346       5.725 r       N6[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.597       6.322         nt_SevenSegCatHL[9]
 IOLHR_292_516/DO_P                td                    1.231       7.553 r       SevenSegCatHL_obuf[9]/opit_1/DO_P
                                   net (fanout=1)        0.000       7.553         SevenSegCatHL_obuf[9]/ntO
 IOBD_300_516/PAD                  td                    2.425       9.978 r       SevenSegCatHL_obuf[9]/opit_0/O
                                   net (fanout=1)        0.057      10.035         SevenSegCatHL[9] 
 A4                                                                        r       SevenSegCatHL[9] (port)

 Data arrival time                                                  10.035         Logic Levels: 4  
                                                                                   Logic: 4.428ns(68.460%), Route: 2.040ns(31.540%)
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[0]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[11] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.477       3.567         _N0              
 CLMS_279_403/CLK                                                          r       ss/anode_reg[0]/opit_0_inv/CLK

 CLMS_279_403/CR0                  tco                   0.238       3.805 r       ss/anode_reg[0]/opit_0_inv/Q
                                   net (fanout=8)        0.445       4.250         nt_anode[0]      
 CLMA_285_409/Y0                   td                    0.188       4.438 r       N0_4/gateop_perm/L6
                                   net (fanout=7)        0.941       5.379         N0               
 CLMA_285_487/Y0                   td                    0.240       5.619 r       N6[10]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.444       6.063         nt_SevenSegCatHL[11]
 IOLHR_292_504/DO_P                td                    1.231       7.294 r       SevenSegCatHL_obuf[11]/opit_1/DO_P
                                   net (fanout=1)        0.000       7.294         SevenSegCatHL_obuf[11]/ntO
 IOBD_300_504/PAD                  td                    2.425       9.719 r       SevenSegCatHL_obuf[11]/opit_0/O
                                   net (fanout=1)        0.057       9.776         SevenSegCatHL[11]
 B1                                                                        r       SevenSegCatHL[11] (port)

 Data arrival time                                                   9.776         Logic Levels: 4  
                                                                                   Logic: 4.322ns(69.609%), Route: 1.887ns(30.391%)
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[0]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[8] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.477       3.567         _N0              
 CLMS_279_403/CLK                                                          r       ss/anode_reg[0]/opit_0_inv/CLK

 CLMS_279_403/CR0                  tco                   0.238       3.805 r       ss/anode_reg[0]/opit_0_inv/Q
                                   net (fanout=8)        0.445       4.250         nt_anode[0]      
 CLMA_285_409/Y0                   td                    0.188       4.438 r       N0_4/gateop_perm/L6
                                   net (fanout=7)        0.609       5.047         N0               
 CLMA_285_445/Y0                   td                    0.188       5.235 r       N6[7]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.796       6.031         nt_SevenSegCatHL[8]
 IOLHR_292_522/DO_P                td                    1.231       7.262 r       SevenSegCatHL_obuf[8]/opit_1/DO_P
                                   net (fanout=1)        0.000       7.262         SevenSegCatHL_obuf[8]/ntO
 IOBS_300_522/PAD                  td                    2.421       9.683 r       SevenSegCatHL_obuf[8]/opit_0/O
                                   net (fanout=1)        0.051       9.734         SevenSegCatHL[8] 
 B4                                                                        r       SevenSegCatHL[8] (port)

 Data arrival time                                                   9.734         Logic Levels: 4  
                                                                                   Logic: 4.266ns(69.175%), Route: 1.901ns(30.825%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_key_d/counter[4]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K1                                                      0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.038       0.038         rst_n            
 IOBS_300_324/DIN                  td                    0.678       0.716 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.716         rst_n_ibuf/ntD   
 IOLHR_292_324/DI_TO_CLK           td                    0.095       0.811 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=38)       0.373       1.184         nt_rst_n         
 CLMS_279_343/RS                                                           f       u_key_d/counter[4]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   1.184         Logic Levels: 2  
                                                                                   Logic: 0.773ns(65.287%), Route: 0.411ns(34.713%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : ctrl/status_save[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K1                                                      0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.038       0.038         rst_n            
 IOBS_300_324/DIN                  td                    0.678       0.716 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.716         rst_n_ibuf/ntD   
 IOLHR_292_324/DI_TO_CLK           td                    0.095       0.811 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=38)       0.430       1.241         nt_rst_n         
 CLMS_273_355/RS                                                           f       ctrl/status_save[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.241         Logic Levels: 2  
                                                                                   Logic: 0.773ns(62.288%), Route: 0.468ns(37.712%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : ss/N61_ac1/gateop_LUT6DL5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K1                                                      0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.038       0.038         rst_n            
 IOBS_300_324/DIN                  td                    0.678       0.716 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.716         rst_n_ibuf/ntD   
 IOLHR_292_324/DI_TO_CLK           td                    0.095       0.811 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=38)       0.430       1.241         nt_rst_n         
 CLMA_273_354/RS                                                           f       ss/N61_ac1/gateop_LUT6DL5Q_perm/RS

 Data arrival time                                                   1.241         Logic Levels: 2  
                                                                                   Logic: 0.773ns(62.288%), Route: 0.468ns(37.712%)
====================================================================================================

{top|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width  DRM_250_396/CLKA[0]     u_data_mem/data_mem/gopdrm_18k_inv/CLKA
 499.040     500.000         0.960           Low Pulse Width   DRM_250_396/CLKA[0]     u_data_mem/data_mem/gopdrm_18k_inv/CLKA
 499.040     500.000         0.960           Low Pulse Width   DRM_250_396/CLKB[0]     u_data_mem/data_mem/gopdrm_18k_inv/CLKB
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_key_d/counter[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_key_d/counter[17]/opit_0_inv_AQ_perm/CIN
Path Group  : top|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.940
  Launch Clock Delay      :  2.297
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.323       2.297         _N0              
 CLMS_279_343/CLK                                                          r       u_key_d/counter[4]/opit_0_inv_AQ_perm/CLK

 CLMS_279_343/Q1                   tco                   0.125       2.422 f       u_key_d/counter[2]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.332       2.754         u_key_d/counter [2]
 CLMS_279_367/Y3                   td                    0.100       2.854 f       u_key_d/N44_10/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.014         u_key_d/_N556    
 CLMA_279_360/Y0                   td                    0.070       3.084 f       u_key_d/N44_20/LUT6_inst_perm/L6
                                   net (fanout=22)       0.242       3.326         u_key_d/N44      
 CLMS_279_343/COUT                 td                    0.248       3.574 f       u_key_d/counter[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.574         u_key_d/_N138    
 CLMS_279_349/COUT                 td                    0.056       3.630 f       u_key_d/counter[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.630         u_key_d/_N142    
 CLMS_279_355/COUT                 td                    0.056       3.686 f       u_key_d/counter[12]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.686         u_key_d/_N146    
 CLMS_279_361/COUT                 td                    0.046       3.732 r       u_key_d/counter[16]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.732         u_key_d/_N150    
 CLMS_279_367/CIN                                                          r       u_key_d/counter[17]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   3.732         Logic Levels: 6  
                                                                                   Logic: 0.701ns(48.850%), Route: 0.734ns(51.150%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.033    1000.033         clk              
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_clk           
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.270    1001.940         _N0              
 CLMS_279_367/CLK                                                          r       u_key_d/counter[19]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.337    1002.277                          
 clock uncertainty                                      -0.050    1002.227                          

 Setup time                                             -0.057    1002.170                          

 Data required time                                               1002.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.170                          
 Data arrival time                                                   3.732                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.438                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_d/counter[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_key_d/counter[13]/opit_0_inv_AQ_perm/CIN
Path Group  : top|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.941
  Launch Clock Delay      :  2.297
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.323       2.297         _N0              
 CLMS_279_343/CLK                                                          r       u_key_d/counter[4]/opit_0_inv_AQ_perm/CLK

 CLMS_279_343/Q1                   tco                   0.125       2.422 f       u_key_d/counter[2]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.332       2.754         u_key_d/counter [2]
 CLMS_279_367/Y3                   td                    0.100       2.854 f       u_key_d/N44_10/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.014         u_key_d/_N556    
 CLMA_279_360/Y0                   td                    0.070       3.084 f       u_key_d/N44_20/LUT6_inst_perm/L6
                                   net (fanout=22)       0.242       3.326         u_key_d/N44      
 CLMS_279_343/COUT                 td                    0.248       3.574 f       u_key_d/counter[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.574         u_key_d/_N138    
 CLMS_279_349/COUT                 td                    0.056       3.630 f       u_key_d/counter[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.630         u_key_d/_N142    
 CLMS_279_355/COUT                 td                    0.046       3.676 r       u_key_d/counter[12]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.676         u_key_d/_N146    
 CLMS_279_361/CIN                                                          r       u_key_d/counter[13]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   3.676         Logic Levels: 5  
                                                                                   Logic: 0.645ns(46.773%), Route: 0.734ns(53.227%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.033    1000.033         clk              
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_clk           
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.271    1001.941         _N0              
 CLMS_279_361/CLK                                                          r       u_key_d/counter[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.337    1002.278                          
 clock uncertainty                                      -0.050    1002.228                          

 Setup time                                             -0.057    1002.171                          

 Data required time                                               1002.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.171                          
 Data arrival time                                                   3.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.495                          
====================================================================================================

====================================================================================================

Startpoint  : ss/clk_counter[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ss/addr_counter[2]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : top|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.940
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.316       2.290         _N0              
 CLMA_261_367/CLK                                                          r       ss/clk_counter[1]/opit_0_inv_L6Q_perm/CLK

 CLMA_261_367/Q1                   tco                   0.125       2.415 f       ss/clk_counter[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.243       2.658         ss/clk_counter [1]
 CLMA_261_384/Y0                   td                    0.122       2.780 f       ss/N123_10/LUT6_inst_perm/L6
                                   net (fanout=18)       0.309       3.089         ss/_N578         
 CLMA_267_396/Y1                   td                    0.123       3.212 r       ss/N123_25/LUT6_inst_perm/L6
                                   net (fanout=5)        0.320       3.532         ss/N123          
 CLMS_273_361/CE                                                           r       ss/addr_counter[2]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   3.532         Logic Levels: 2  
                                                                                   Logic: 0.370ns(29.791%), Route: 0.872ns(70.209%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.033    1000.033         clk              
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_clk           
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.270    1001.940         _N0              
 CLMS_273_361/CLK                                                          r       ss/addr_counter[2]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.304    1002.244                          
 clock uncertainty                                      -0.050    1002.194                          

 Setup time                                             -0.116    1002.078                          

 Data required time                                               1002.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.078                          
 Data arrival time                                                   3.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.546                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_d/key_status[2]/opit_0_inv/CLK
Endpoint    : u_key_d/key_reg[2]/opit_0_inv/D
Path Group  : top|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.295
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.445       0.478 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_clk           
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.274       1.944         _N0              
 CLMA_285_354/CLK                                                          r       u_key_d/key_status[2]/opit_0_inv/CLK

 CLMA_285_354/Q1                   tco                   0.103       2.047 r       u_key_d/key_status[2]/opit_0_inv/Q
                                   net (fanout=2)        0.118       2.165         u_key_d/key_status [2]
 CLMA_279_354/M3                                                           r       u_key_d/key_reg[2]/opit_0_inv/D

 Data arrival time                                                   2.165         Logic Levels: 0  
                                                                                   Logic: 0.103ns(46.606%), Route: 0.118ns(53.394%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.321       2.295         _N0              
 CLMA_279_354/CLK                                                          r       u_key_d/key_reg[2]/opit_0_inv/CLK
 clock pessimism                                        -0.304       1.991                          
 clock uncertainty                                       0.000       1.991                          

 Hold time                                               0.026       2.017                          

 Data required time                                                  2.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.017                          
 Data arrival time                                                   2.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.148                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_d/key_status[1]/opit_0_inv/CLK
Endpoint    : u_key_d/key_reg[1]/opit_0_inv/D
Path Group  : top|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.295
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.445       0.478 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_clk           
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.274       1.944         _N0              
 CLMA_285_354/CLK                                                          r       u_key_d/key_status[1]/opit_0_inv/CLK

 CLMA_285_354/CR1                  tco                   0.124       2.068 f       u_key_d/key_status[1]/opit_0_inv/Q
                                   net (fanout=3)        0.116       2.184         u_key_d/key_status [1]
 CLMA_279_354/BD                                                           f       u_key_d/key_reg[1]/opit_0_inv/D

 Data arrival time                                                   2.184         Logic Levels: 0  
                                                                                   Logic: 0.124ns(51.667%), Route: 0.116ns(48.333%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.321       2.295         _N0              
 CLMA_279_354/CLK                                                          r       u_key_d/key_reg[1]/opit_0_inv/CLK
 clock pessimism                                        -0.304       1.991                          
 clock uncertainty                                       0.000       1.991                          

 Hold time                                               0.029       2.020                          

 Data required time                                                  2.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.020                          
 Data arrival time                                                   2.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.164                          
====================================================================================================

====================================================================================================

Startpoint  : ss/addr_counter[3]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ss/addr_counter[4]/opit_0_inv_L6Q_perm/I5
Path Group  : top|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.293
  Launch Clock Delay      :  1.940
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.445       0.478 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_clk           
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.270       1.940         _N0              
 CLMS_273_361/CLK                                                          r       ss/addr_counter[3]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_273_361/Q2                   tco                   0.103       2.043 r       ss/addr_counter[3]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=10)       0.059       2.102         nt_led[0]        
 CLMS_273_361/B5                                                           r       ss/addr_counter[4]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.102         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.580%), Route: 0.059ns(36.420%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.319       2.293         _N0              
 CLMS_273_361/CLK                                                          r       ss/addr_counter[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.352       1.941                          
 clock uncertainty                                       0.000       1.941                          

 Hold time                                              -0.012       1.929                          

 Data required time                                                  1.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.929                          
 Data arrival time                                                   2.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.173                          
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[0]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[9] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.312       2.286         _N0              
 CLMS_279_403/CLK                                                          r       ss/anode_reg[0]/opit_0_inv/CLK

 CLMS_279_403/CR0                  tco                   0.141       2.427 f       ss/anode_reg[0]/opit_0_inv/Q
                                   net (fanout=8)        0.240       2.667         nt_anode[0]      
 CLMA_285_409/Y0                   td                    0.100       2.767 f       N0_4/gateop_perm/L6
                                   net (fanout=7)        0.554       3.321         N0               
 CLMA_285_487/CR0                  td                    0.185       3.506 r       N6[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.319       3.825         nt_SevenSegCatHL[9]
 IOLHR_292_516/DO_P                td                    0.488       4.313 r       SevenSegCatHL_obuf[9]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.313         SevenSegCatHL_obuf[9]/ntO
 IOBD_300_516/PAD                  td                    1.850       6.163 r       SevenSegCatHL_obuf[9]/opit_0/O
                                   net (fanout=1)        0.057       6.220         SevenSegCatHL[9] 
 A4                                                                        r       SevenSegCatHL[9] (port)

 Data arrival time                                                   6.220         Logic Levels: 4  
                                                                                   Logic: 2.764ns(70.259%), Route: 1.170ns(29.741%)
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[0]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[11] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.312       2.286         _N0              
 CLMS_279_403/CLK                                                          r       ss/anode_reg[0]/opit_0_inv/CLK

 CLMS_279_403/CR0                  tco                   0.141       2.427 f       ss/anode_reg[0]/opit_0_inv/Q
                                   net (fanout=8)        0.240       2.667         nt_anode[0]      
 CLMA_285_409/Y0                   td                    0.100       2.767 f       N0_4/gateop_perm/L6
                                   net (fanout=7)        0.554       3.321         N0               
 CLMA_285_487/Y0                   td                    0.125       3.446 r       N6[10]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.237       3.683         nt_SevenSegCatHL[11]
 IOLHR_292_504/DO_P                td                    0.488       4.171 r       SevenSegCatHL_obuf[11]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.171         SevenSegCatHL_obuf[11]/ntO
 IOBD_300_504/PAD                  td                    1.850       6.021 r       SevenSegCatHL_obuf[11]/opit_0/O
                                   net (fanout=1)        0.057       6.078         SevenSegCatHL[11]
 B1                                                                        r       SevenSegCatHL[11] (port)

 Data arrival time                                                   6.078         Logic Levels: 4  
                                                                                   Logic: 2.704ns(71.308%), Route: 1.088ns(28.692%)
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[0]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[8] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=89)       0.312       2.286         _N0              
 CLMS_279_403/CLK                                                          r       ss/anode_reg[0]/opit_0_inv/CLK

 CLMS_279_403/CR0                  tco                   0.141       2.427 f       ss/anode_reg[0]/opit_0_inv/Q
                                   net (fanout=8)        0.240       2.667         nt_anode[0]      
 CLMA_285_409/Y0                   td                    0.100       2.767 f       N0_4/gateop_perm/L6
                                   net (fanout=7)        0.358       3.125         N0               
 CLMA_285_445/Y0                   td                    0.104       3.229 r       N6[7]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.447       3.676         nt_SevenSegCatHL[8]
 IOLHR_292_522/DO_P                td                    0.488       4.164 r       SevenSegCatHL_obuf[8]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.164         SevenSegCatHL_obuf[8]/ntO
 IOBS_300_522/PAD                  td                    1.860       6.024 r       SevenSegCatHL_obuf[8]/opit_0/O
                                   net (fanout=1)        0.051       6.075         SevenSegCatHL[8] 
 B4                                                                        r       SevenSegCatHL[8] (port)

 Data arrival time                                                   6.075         Logic Levels: 4  
                                                                                   Logic: 2.693ns(71.074%), Route: 1.096ns(28.926%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_key_d/counter[4]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K1                                                      0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.038       0.038         rst_n            
 IOBS_300_324/DIN                  td                    0.445       0.483 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.483         rst_n_ibuf/ntD   
 IOLHR_292_324/DI_TO_CLK           td                    0.073       0.556 r       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=38)       0.235       0.791         nt_rst_n         
 CLMS_279_343/RS                                                           r       u_key_d/counter[4]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   0.791         Logic Levels: 2  
                                                                                   Logic: 0.518ns(65.487%), Route: 0.273ns(34.513%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : ctrl/status_save[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K1                                                      0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.038       0.038         rst_n            
 IOBS_300_324/DIN                  td                    0.440       0.478 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         rst_n_ibuf/ntD   
 IOLHR_292_324/DI_TO_CLK           td                    0.073       0.551 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=38)       0.292       0.843         nt_rst_n         
 CLMS_273_355/RS                                                           f       ctrl/status_save[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   0.843         Logic Levels: 2  
                                                                                   Logic: 0.513ns(60.854%), Route: 0.330ns(39.146%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : ss/N61_ac1/gateop_LUT6DL5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K1                                                      0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.038       0.038         rst_n            
 IOBS_300_324/DIN                  td                    0.440       0.478 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         rst_n_ibuf/ntD   
 IOLHR_292_324/DI_TO_CLK           td                    0.073       0.551 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=38)       0.292       0.843         nt_rst_n         
 CLMA_273_354/RS                                                           f       ss/N61_ac1/gateop_LUT6DL5Q_perm/RS

 Data arrival time                                                   0.843         Logic Levels: 2  
                                                                                   Logic: 0.513ns(60.854%), Route: 0.330ns(39.146%)
====================================================================================================

{top|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           High Pulse Width  DRM_250_396/CLKA[0]     u_data_mem/data_mem/gopdrm_18k_inv/CLKA
 499.430     500.000         0.570           Low Pulse Width   DRM_250_396/CLKA[0]     u_data_mem/data_mem/gopdrm_18k_inv/CLKA
 499.430     500.000         0.570           Low Pulse Width   DRM_250_396/CLKB[0]     u_data_mem/data_mem/gopdrm_18k_inv/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                         
+-------------------------------------------------------------------------------------------------+
| Input      | F:/SME_files/SME309/codes/SME209_codes/lab1/project/place_route/top_pnr.adf       
| Output     | F:/SME_files/SME309/codes/SME209_codes/lab1/project/report_timing/top_rtp.adf     
|            | F:/SME_files/SME309/codes/SME209_codes/lab1/project/report_timing/top.rtr         
|            | F:/SME_files/SME309/codes/SME209_codes/lab1/project/report_timing/rtr.db          
+-------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 799 MB
Total CPU  time to report_timing completion : 0h:0m:11s
Process Total CPU  time to report_timing completion : 0h:0m:11s
Total real time to report_timing completion : 0h:0m:20s
