//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	nullSpace1dBatchKernel

.visible .entry nullSpace1dBatchKernel(
	.param .u32 nullSpace1dBatchKernel_param_0,
	.param .u64 nullSpace1dBatchKernel_param_1,
	.param .u32 nullSpace1dBatchKernel_param_2,
	.param .u64 nullSpace1dBatchKernel_param_3,
	.param .u32 nullSpace1dBatchKernel_param_4,
	.param .u32 nullSpace1dBatchKernel_param_5,
	.param .f64 nullSpace1dBatchKernel_param_6
)
{
	.reg .pred 	%p<55>;
	.reg .b32 	%r<154>;
	.reg .f64 	%fd<125>;
	.reg .b64 	%rd<161>;


	ld.param.u32 	%r77, [nullSpace1dBatchKernel_param_0];
	ld.param.u64 	%rd22, [nullSpace1dBatchKernel_param_1];
	ld.param.u32 	%r74, [nullSpace1dBatchKernel_param_2];
	ld.param.u64 	%rd23, [nullSpace1dBatchKernel_param_3];
	ld.param.u32 	%r75, [nullSpace1dBatchKernel_param_4];
	ld.param.u32 	%r149, [nullSpace1dBatchKernel_param_5];
	ld.param.f64 	%fd21, [nullSpace1dBatchKernel_param_6];
	cvta.to.global.u64 	%rd1, %rd23;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %ctaid.x;
	mov.u32 	%r80, %tid.x;
	mad.lo.s32 	%r1, %r79, %r78, %r80;
	setp.ge.s32 	%p2, %r1, %r77;
	@%p2 bra 	$L__BB0_55;

	cvta.to.global.u64 	%rd2, %rd22;
	mul.lo.s32 	%r81, %r1, %r74;
	mul.lo.s32 	%r82, %r81, %r149;
	cvt.s64.s32 	%rd3, %r82;
	mul.lo.s32 	%r83, %r1, %r75;
	cvt.s64.s32 	%rd4, %r83;
	setp.gt.s32 	%p3, %r149, 0;
	@%p3 bra 	$L__BB0_3;
	bra.uni 	$L__BB0_2;

$L__BB0_3:
	add.s32 	%r2, %r149, -1;
	and.b32  	%r3, %r149, 3;
	sub.s32 	%r4, %r149, %r3;
	mul.wide.s32 	%rd5, %r74, 8;
	mov.u32 	%r127, 0;
	mov.u32 	%r128, %r127;
	mov.u32 	%r144, %r127;

$L__BB0_4:
	cvt.s64.s32 	%rd24, %r128;
	add.s64 	%rd6, %rd24, %rd3;
	setp.ge.s32 	%p4, %r128, %r149;
	mov.u32 	%r136, -1;
	mov.f64 	%fd120, 0d0000000000000000;
	@%p4 bra 	$L__BB0_12;

	sub.s32 	%r9, %r149, %r128;
	and.b32  	%r10, %r9, 3;
	sub.s32 	%r91, %r2, %r128;
	setp.lt.u32 	%p5, %r91, 3;
	mov.f64 	%fd120, 0d0000000000000000;
	mov.u32 	%r136, -1;
	mov.u32 	%r134, %r128;
	@%p5 bra 	$L__BB0_8;

	sub.s32 	%r132, %r9, %r10;
	mov.u32 	%r134, %r128;

$L__BB0_7:
	mul.lo.s32 	%r125, %r127, %r74;
	add.s32 	%r93, %r134, %r125;
	cvt.s64.s32 	%rd25, %r93;
	add.s64 	%rd26, %rd25, %rd3;
	shl.b64 	%rd27, %rd26, 3;
	add.s64 	%rd28, %rd2, %rd27;
	ld.global.f64 	%fd26, [%rd28];
	abs.f64 	%fd27, %fd26;
	setp.gt.f64 	%p6, %fd27, %fd120;
	selp.f64 	%fd28, %fd27, %fd120, %p6;
	selp.b32 	%r94, %r134, %r136, %p6;
	ld.global.f64 	%fd29, [%rd28+8];
	abs.f64 	%fd30, %fd29;
	setp.gt.f64 	%p7, %fd30, %fd28;
	selp.f64 	%fd31, %fd30, %fd28, %p7;
	add.s32 	%r95, %r134, 1;
	selp.b32 	%r96, %r95, %r94, %p7;
	ld.global.f64 	%fd32, [%rd28+16];
	abs.f64 	%fd33, %fd32;
	setp.gt.f64 	%p8, %fd33, %fd31;
	selp.f64 	%fd34, %fd33, %fd31, %p8;
	add.s32 	%r97, %r134, 2;
	selp.b32 	%r98, %r97, %r96, %p8;
	ld.global.f64 	%fd35, [%rd28+24];
	abs.f64 	%fd36, %fd35;
	setp.gt.f64 	%p9, %fd36, %fd34;
	selp.f64 	%fd120, %fd36, %fd34, %p9;
	add.s32 	%r99, %r134, 3;
	selp.b32 	%r136, %r99, %r98, %p9;
	add.s32 	%r134, %r134, 4;
	add.s32 	%r132, %r132, -4;
	setp.ne.s32 	%p10, %r132, 0;
	@%p10 bra 	$L__BB0_7;

$L__BB0_8:
	setp.eq.s32 	%p11, %r10, 0;
	@%p11 bra 	$L__BB0_12;

	mul.lo.s32 	%r126, %r127, %r74;
	add.s32 	%r100, %r134, %r126;
	cvt.s64.s32 	%rd29, %r100;
	add.s64 	%rd30, %rd29, %rd3;
	shl.b64 	%rd31, %rd30, 3;
	add.s64 	%rd7, %rd2, %rd31;
	ld.global.f64 	%fd37, [%rd7];
	abs.f64 	%fd38, %fd37;
	setp.gt.f64 	%p12, %fd38, %fd120;
	selp.f64 	%fd120, %fd38, %fd120, %p12;
	selp.b32 	%r136, %r134, %r136, %p12;
	setp.eq.s32 	%p13, %r10, 1;
	@%p13 bra 	$L__BB0_12;

	ld.global.f64 	%fd39, [%rd7+8];
	abs.f64 	%fd40, %fd39;
	setp.gt.f64 	%p14, %fd40, %fd120;
	selp.f64 	%fd120, %fd40, %fd120, %p14;
	add.s32 	%r101, %r134, 1;
	selp.b32 	%r136, %r101, %r136, %p14;
	setp.eq.s32 	%p15, %r10, 2;
	@%p15 bra 	$L__BB0_12;

	ld.global.f64 	%fd41, [%rd7+16];
	abs.f64 	%fd42, %fd41;
	setp.gt.f64 	%p16, %fd42, %fd120;
	selp.f64 	%fd120, %fd42, %fd120, %p16;
	add.s32 	%r102, %r134, 2;
	selp.b32 	%r136, %r102, %r136, %p16;

$L__BB0_12:
	setp.le.f64 	%p18, %fd120, %fd21;
	setp.eq.s32 	%p19, %r136, -1;
	or.pred  	%p20, %p18, %p19;
	mov.pred 	%p54, 0;
	@%p20 bra 	$L__BB0_31;

	setp.eq.s32 	%p21, %r136, %r128;
	@%p21 bra 	$L__BB0_21;

	setp.lt.u32 	%p22, %r2, 3;
	cvt.s64.s32 	%rd32, %r136;
	add.s64 	%rd8, %rd32, %rd3;
	mov.u32 	%r139, 0;
	@%p22 bra 	$L__BB0_17;

	mov.u32 	%r138, %r4;

$L__BB0_16:
	mul.lo.s32 	%r105, %r139, %r74;
	cvt.s64.s32 	%rd33, %r105;
	add.s64 	%rd34, %rd6, %rd33;
	shl.b64 	%rd35, %rd34, 3;
	add.s64 	%rd36, %rd2, %rd35;
	add.s64 	%rd37, %rd8, %rd33;
	shl.b64 	%rd38, %rd37, 3;
	add.s64 	%rd39, %rd2, %rd38;
	ld.global.f64 	%fd43, [%rd36];
	ld.global.f64 	%fd44, [%rd39];
	st.global.f64 	[%rd36], %fd44;
	st.global.f64 	[%rd39], %fd43;
	add.s64 	%rd40, %rd36, %rd5;
	ld.global.f64 	%fd45, [%rd40];
	add.s64 	%rd41, %rd39, %rd5;
	ld.global.f64 	%fd46, [%rd41];
	st.global.f64 	[%rd40], %fd46;
	st.global.f64 	[%rd41], %fd45;
	add.s64 	%rd42, %rd40, %rd5;
	ld.global.f64 	%fd47, [%rd42];
	add.s64 	%rd43, %rd41, %rd5;
	ld.global.f64 	%fd48, [%rd43];
	st.global.f64 	[%rd42], %fd48;
	st.global.f64 	[%rd43], %fd47;
	add.s64 	%rd44, %rd42, %rd5;
	ld.global.f64 	%fd49, [%rd44];
	add.s64 	%rd45, %rd43, %rd5;
	ld.global.f64 	%fd50, [%rd45];
	st.global.f64 	[%rd44], %fd50;
	st.global.f64 	[%rd45], %fd49;
	add.s32 	%r139, %r139, 4;
	add.s32 	%r138, %r138, -4;
	setp.ne.s32 	%p23, %r138, 0;
	@%p23 bra 	$L__BB0_16;

$L__BB0_17:
	setp.eq.s32 	%p24, %r3, 0;
	@%p24 bra 	$L__BB0_21;

	setp.eq.s32 	%p25, %r3, 1;
	mul.lo.s32 	%r30, %r139, %r74;
	cvt.s64.s32 	%rd46, %r30;
	add.s64 	%rd47, %rd6, %rd46;
	shl.b64 	%rd48, %rd47, 3;
	add.s64 	%rd49, %rd2, %rd48;
	add.s64 	%rd50, %rd8, %rd46;
	shl.b64 	%rd51, %rd50, 3;
	add.s64 	%rd52, %rd2, %rd51;
	ld.global.f64 	%fd51, [%rd49];
	ld.global.f64 	%fd52, [%rd52];
	st.global.f64 	[%rd49], %fd52;
	st.global.f64 	[%rd52], %fd51;
	@%p25 bra 	$L__BB0_21;

	setp.eq.s32 	%p26, %r3, 2;
	add.s32 	%r31, %r30, %r74;
	cvt.s64.s32 	%rd53, %r31;
	add.s64 	%rd54, %rd6, %rd53;
	shl.b64 	%rd55, %rd54, 3;
	add.s64 	%rd56, %rd2, %rd55;
	add.s64 	%rd57, %rd8, %rd53;
	shl.b64 	%rd58, %rd57, 3;
	add.s64 	%rd59, %rd2, %rd58;
	ld.global.f64 	%fd53, [%rd56];
	ld.global.f64 	%fd54, [%rd59];
	st.global.f64 	[%rd56], %fd54;
	st.global.f64 	[%rd59], %fd53;
	@%p26 bra 	$L__BB0_21;

	add.s32 	%r106, %r31, %r74;
	cvt.s64.s32 	%rd60, %r106;
	add.s64 	%rd61, %rd6, %rd60;
	shl.b64 	%rd62, %rd61, 3;
	add.s64 	%rd63, %rd2, %rd62;
	add.s64 	%rd64, %rd8, %rd60;
	shl.b64 	%rd65, %rd64, 3;
	add.s64 	%rd66, %rd2, %rd65;
	ld.global.f64 	%fd55, [%rd63];
	ld.global.f64 	%fd56, [%rd66];
	st.global.f64 	[%rd63], %fd56;
	st.global.f64 	[%rd66], %fd55;

$L__BB0_21:
	mul.lo.s32 	%r32, %r127, %r74;
	add.s32 	%r107, %r32, %r128;
	cvt.s64.s32 	%rd67, %r107;
	add.s64 	%rd68, %rd67, %rd3;
	shl.b64 	%rd69, %rd68, 3;
	add.s64 	%rd9, %rd2, %rd69;
	add.s32 	%r140, %r128, 1;
	setp.ge.s32 	%p28, %r140, %r149;
	mov.pred 	%p54, -1;
	@%p28 bra 	$L__BB0_31;

	ld.global.f64 	%fd9, [%rd9];

$L__BB0_23:
	add.s32 	%r109, %r140, %r32;
	cvt.s64.s32 	%rd70, %r109;
	add.s64 	%rd71, %rd70, %rd3;
	shl.b64 	%rd72, %rd71, 3;
	add.s64 	%rd73, %rd2, %rd72;
	ld.global.f64 	%fd57, [%rd73];
	div.rn.f64 	%fd10, %fd57, %fd9;
	cvt.s64.s32 	%rd74, %r140;
	add.s64 	%rd10, %rd74, %rd3;
	setp.lt.u32 	%p29, %r2, 3;
	mov.u32 	%r143, 0;
	@%p29 bra 	$L__BB0_26;

	mov.u32 	%r142, %r4;

$L__BB0_25:
	mul.lo.s32 	%r111, %r143, %r74;
	cvt.s64.s32 	%rd75, %r111;
	add.s64 	%rd76, %rd6, %rd75;
	shl.b64 	%rd77, %rd76, 3;
	add.s64 	%rd78, %rd2, %rd77;
	ld.global.f64 	%fd58, [%rd78];
	mul.f64 	%fd59, %fd10, %fd58;
	add.s64 	%rd79, %rd10, %rd75;
	shl.b64 	%rd80, %rd79, 3;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.f64 	%fd60, [%rd81];
	sub.f64 	%fd61, %fd60, %fd59;
	st.global.f64 	[%rd81], %fd61;
	add.s64 	%rd82, %rd78, %rd5;
	ld.global.f64 	%fd62, [%rd82];
	mul.f64 	%fd63, %fd10, %fd62;
	add.s64 	%rd83, %rd81, %rd5;
	ld.global.f64 	%fd64, [%rd83];
	sub.f64 	%fd65, %fd64, %fd63;
	st.global.f64 	[%rd83], %fd65;
	add.s64 	%rd84, %rd82, %rd5;
	ld.global.f64 	%fd66, [%rd84];
	mul.f64 	%fd67, %fd10, %fd66;
	add.s64 	%rd85, %rd83, %rd5;
	ld.global.f64 	%fd68, [%rd85];
	sub.f64 	%fd69, %fd68, %fd67;
	st.global.f64 	[%rd85], %fd69;
	add.s64 	%rd86, %rd84, %rd5;
	ld.global.f64 	%fd70, [%rd86];
	mul.f64 	%fd71, %fd10, %fd70;
	add.s64 	%rd87, %rd85, %rd5;
	ld.global.f64 	%fd72, [%rd87];
	sub.f64 	%fd73, %fd72, %fd71;
	st.global.f64 	[%rd87], %fd73;
	add.s32 	%r143, %r143, 4;
	add.s32 	%r142, %r142, -4;
	setp.ne.s32 	%p30, %r142, 0;
	@%p30 bra 	$L__BB0_25;

$L__BB0_26:
	setp.eq.s32 	%p31, %r3, 0;
	@%p31 bra 	$L__BB0_30;

	setp.eq.s32 	%p32, %r3, 1;
	mul.lo.s32 	%r40, %r143, %r74;
	cvt.s64.s32 	%rd88, %r40;
	add.s64 	%rd89, %rd6, %rd88;
	shl.b64 	%rd90, %rd89, 3;
	add.s64 	%rd91, %rd2, %rd90;
	ld.global.f64 	%fd74, [%rd91];
	mul.f64 	%fd75, %fd10, %fd74;
	add.s64 	%rd92, %rd10, %rd88;
	shl.b64 	%rd93, %rd92, 3;
	add.s64 	%rd94, %rd2, %rd93;
	ld.global.f64 	%fd76, [%rd94];
	sub.f64 	%fd77, %fd76, %fd75;
	st.global.f64 	[%rd94], %fd77;
	@%p32 bra 	$L__BB0_30;

	setp.eq.s32 	%p33, %r3, 2;
	add.s32 	%r41, %r40, %r74;
	cvt.s64.s32 	%rd95, %r41;
	add.s64 	%rd96, %rd6, %rd95;
	shl.b64 	%rd97, %rd96, 3;
	add.s64 	%rd98, %rd2, %rd97;
	ld.global.f64 	%fd78, [%rd98];
	mul.f64 	%fd79, %fd10, %fd78;
	add.s64 	%rd99, %rd10, %rd95;
	shl.b64 	%rd100, %rd99, 3;
	add.s64 	%rd101, %rd2, %rd100;
	ld.global.f64 	%fd80, [%rd101];
	sub.f64 	%fd81, %fd80, %fd79;
	st.global.f64 	[%rd101], %fd81;
	@%p33 bra 	$L__BB0_30;

	add.s32 	%r112, %r41, %r74;
	cvt.s64.s32 	%rd102, %r112;
	add.s64 	%rd103, %rd6, %rd102;
	shl.b64 	%rd104, %rd103, 3;
	add.s64 	%rd105, %rd2, %rd104;
	ld.global.f64 	%fd82, [%rd105];
	mul.f64 	%fd83, %fd10, %fd82;
	add.s64 	%rd106, %rd10, %rd102;
	shl.b64 	%rd107, %rd106, 3;
	add.s64 	%rd108, %rd2, %rd107;
	ld.global.f64 	%fd84, [%rd108];
	sub.f64 	%fd85, %fd84, %fd83;
	st.global.f64 	[%rd108], %fd85;

$L__BB0_30:
	add.s32 	%r140, %r140, 1;
	setp.lt.s32 	%p35, %r140, %r149;
	@%p35 bra 	$L__BB0_23;

$L__BB0_31:
	not.pred 	%p36, %p54;
	selp.u32 	%r113, 1, 0, %p36;
	add.s32 	%r144, %r144, %r113;
	selp.u32 	%r114, 1, 0, %p54;
	add.s32 	%r128, %r128, %r114;
	add.s32 	%r127, %r127, 1;
	setp.lt.s32 	%p37, %r127, %r149;
	@%p37 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_32;

$L__BB0_2:
	mov.u32 	%r144, 0;

$L__BB0_32:
	sub.s32 	%r47, %r149, %r144;
	add.s32 	%r147, %r149, -1;
	setp.le.s32 	%p38, %r147, %r47;
	@%p38 bra 	$L__BB0_39;

	add.s32 	%r115, %r144, -1;
	and.b32  	%r146, %r115, 3;
	setp.eq.s32 	%p39, %r146, 0;
	@%p39 bra 	$L__BB0_36;

$L__BB0_35:
	.pragma "nounroll";
	cvt.s64.s32 	%rd109, %r147;
	add.s64 	%rd110, %rd109, %rd4;
	shl.b64 	%rd111, %rd110, 3;
	add.s64 	%rd112, %rd1, %rd111;
	mov.u64 	%rd113, 0;
	st.global.u64 	[%rd112], %rd113;
	add.s32 	%r147, %r147, -1;
	add.s32 	%r146, %r146, -1;
	setp.ne.s32 	%p40, %r146, 0;
	@%p40 bra 	$L__BB0_35;

$L__BB0_36:
	add.s32 	%r116, %r144, -2;
	setp.lt.u32 	%p41, %r116, 3;
	@%p41 bra 	$L__BB0_39;

$L__BB0_38:
	cvt.s64.s32 	%rd114, %r147;
	add.s64 	%rd115, %rd114, %rd4;
	shl.b64 	%rd116, %rd115, 3;
	add.s64 	%rd117, %rd1, %rd116;
	mov.u64 	%rd118, 0;
	st.global.u64 	[%rd117], %rd118;
	st.global.u64 	[%rd117+-8], %rd118;
	st.global.u64 	[%rd117+-16], %rd118;
	st.global.u64 	[%rd117+-24], %rd118;
	add.s32 	%r147, %r147, -4;
	setp.gt.s32 	%p42, %r147, %r47;
	@%p42 bra 	$L__BB0_38;

$L__BB0_39:
	cvt.s64.s32 	%rd119, %r47;
	add.s64 	%rd120, %rd119, %rd4;
	shl.b64 	%rd121, %rd120, 3;
	add.s64 	%rd122, %rd1, %rd121;
	mov.u64 	%rd123, 4607182418800017408;
	st.global.u64 	[%rd122], %rd123;
	not.b32 	%r117, %r144;
	add.s32 	%r150, %r117, %r149;
	setp.lt.s32 	%p43, %r150, 0;
	@%p43 bra 	$L__BB0_55;

	add.s32 	%r58, %r47, 1;
	shl.b64 	%rd124, %rd3, 3;
	add.s64 	%rd11, %rd2, %rd124;
	shl.b64 	%rd125, %rd4, 3;
	add.s64 	%rd126, %rd1, %rd125;
	add.s64 	%rd12, %rd126, 16;
	mul.wide.s32 	%rd13, %r74, 8;

$L__BB0_41:
	mov.u32 	%r60, %r150;
	cvt.s64.s32 	%rd127, %r60;
	add.s64 	%rd128, %rd127, %rd4;
	shl.b64 	%rd129, %rd128, 3;
	add.s64 	%rd14, %rd1, %rd129;
	mov.u64 	%rd130, 0;
	st.global.u64 	[%rd14], %rd130;

$L__BB0_42:
	mov.u32 	%r61, %r149;
	add.s32 	%r149, %r61, -1;
	setp.lt.s32 	%p44, %r61, 2;
	@%p44 bra 	$L__BB0_44;

	add.s32 	%r118, %r61, -2;
	mad.lo.s32 	%r119, %r118, %r74, %r60;
	cvt.s64.s32 	%rd131, %r119;
	add.s64 	%rd132, %rd131, %rd3;
	shl.b64 	%rd133, %rd132, 3;
	add.s64 	%rd134, %rd2, %rd133;
	ld.global.f64 	%fd86, [%rd134];
	abs.f64 	%fd87, %fd86;
	setp.gt.f64 	%p45, %fd87, %fd21;
	@%p45 bra 	$L__BB0_42;

$L__BB0_44:
	setp.lt.s32 	%p46, %r47, %r61;
	mov.f64 	%fd124, 0d0000000000000000;
	mov.f64 	%fd123, %fd124;
	@%p46 bra 	$L__BB0_52;

	sub.s32 	%r120, %r58, %r61;
	and.b32  	%r63, %r120, 3;
	setp.eq.s32 	%p47, %r63, 0;
	mov.f64 	%fd123, 0d0000000000000000;
	mov.u32 	%r152, %r61;
	@%p47 bra 	$L__BB0_49;

	cvt.s64.s32 	%rd135, %r61;
	add.s64 	%rd136, %rd135, %rd4;
	shl.b64 	%rd137, %rd136, 3;
	add.s64 	%rd15, %rd1, %rd137;
	mad.lo.s32 	%r64, %r61, %r74, %r60;
	cvt.s64.s32 	%rd138, %r64;
	add.s64 	%rd139, %rd138, %rd3;
	shl.b64 	%rd140, %rd139, 3;
	add.s64 	%rd141, %rd2, %rd140;
	ld.global.f64 	%fd90, [%rd141];
	ld.global.f64 	%fd91, [%rd15];
	mul.f64 	%fd92, %fd91, %fd90;
	mov.f64 	%fd93, 0d0000000000000000;
	sub.f64 	%fd123, %fd93, %fd92;
	st.global.f64 	[%rd14], %fd123;
	add.s32 	%r152, %r61, 1;
	setp.eq.s32 	%p48, %r63, 1;
	@%p48 bra 	$L__BB0_49;

	add.s32 	%r66, %r64, %r74;
	cvt.s64.s32 	%rd142, %r66;
	add.s64 	%rd143, %rd142, %rd3;
	shl.b64 	%rd144, %rd143, 3;
	add.s64 	%rd145, %rd2, %rd144;
	ld.global.f64 	%fd94, [%rd145];
	ld.global.f64 	%fd95, [%rd15+8];
	mul.f64 	%fd96, %fd95, %fd94;
	sub.f64 	%fd123, %fd123, %fd96;
	st.global.f64 	[%rd14], %fd123;
	add.s32 	%r152, %r61, 2;
	setp.eq.s32 	%p49, %r63, 2;
	@%p49 bra 	$L__BB0_49;

	add.s32 	%r121, %r66, %r74;
	cvt.s64.s32 	%rd146, %r121;
	add.s64 	%rd147, %rd146, %rd3;
	shl.b64 	%rd148, %rd147, 3;
	add.s64 	%rd149, %rd2, %rd148;
	ld.global.f64 	%fd97, [%rd149];
	ld.global.f64 	%fd98, [%rd15+16];
	mul.f64 	%fd99, %fd98, %fd97;
	sub.f64 	%fd123, %fd123, %fd99;
	st.global.f64 	[%rd14], %fd123;
	add.s32 	%r152, %r61, 3;

$L__BB0_49:
	sub.s32 	%r122, %r47, %r61;
	setp.lt.u32 	%p50, %r122, 3;
	@%p50 bra 	$L__BB0_52;

	add.s32 	%r153, %r152, -1;
	mad.lo.s32 	%r123, %r74, %r152, %r60;
	mul.wide.s32 	%rd150, %r123, 8;
	add.s64 	%rd160, %rd11, %rd150;
	mul.wide.s32 	%rd151, %r152, 8;
	add.s64 	%rd159, %rd12, %rd151;

$L__BB0_51:
	ld.global.f64 	%fd100, [%rd160];
	ld.global.f64 	%fd101, [%rd159+-16];
	mul.f64 	%fd102, %fd101, %fd100;
	sub.f64 	%fd103, %fd123, %fd102;
	st.global.f64 	[%rd14], %fd103;
	add.s64 	%rd152, %rd160, %rd13;
	ld.global.f64 	%fd104, [%rd152];
	ld.global.f64 	%fd105, [%rd159+-8];
	mul.f64 	%fd106, %fd105, %fd104;
	sub.f64 	%fd107, %fd103, %fd106;
	st.global.f64 	[%rd14], %fd107;
	add.s64 	%rd153, %rd152, %rd13;
	ld.global.f64 	%fd108, [%rd153];
	ld.global.f64 	%fd109, [%rd159];
	mul.f64 	%fd110, %fd109, %fd108;
	sub.f64 	%fd111, %fd107, %fd110;
	st.global.f64 	[%rd14], %fd111;
	add.s64 	%rd154, %rd153, %rd13;
	add.s64 	%rd160, %rd154, %rd13;
	ld.global.f64 	%fd112, [%rd154];
	ld.global.f64 	%fd113, [%rd159+8];
	mul.f64 	%fd114, %fd113, %fd112;
	sub.f64 	%fd123, %fd111, %fd114;
	st.global.f64 	[%rd14], %fd123;
	add.s64 	%rd159, %rd159, 32;
	add.s32 	%r153, %r153, 4;
	setp.lt.s32 	%p51, %r153, %r47;
	@%p51 bra 	$L__BB0_51;

$L__BB0_52:
	mad.lo.s32 	%r124, %r149, %r74, %r60;
	cvt.s64.s32 	%rd155, %r124;
	add.s64 	%rd156, %rd155, %rd3;
	shl.b64 	%rd157, %rd156, 3;
	add.s64 	%rd158, %rd2, %rd157;
	ld.global.f64 	%fd18, [%rd158];
	abs.f64 	%fd116, %fd18;
	setp.leu.f64 	%p52, %fd116, %fd21;
	@%p52 bra 	$L__BB0_54;

	div.rn.f64 	%fd124, %fd123, %fd18;

$L__BB0_54:
	st.global.f64 	[%rd14], %fd124;
	add.s32 	%r150, %r60, -1;
	setp.gt.s32 	%p53, %r60, 0;
	@%p53 bra 	$L__BB0_41;

$L__BB0_55:
	ret;

}

