// Seed: 2017712192
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output id_3,
    output id_4,
    output id_5
);
  reg   id_6;
  logic id_7 = id_2;
  assign id_4[1] = id_6;
  assign {1'b0, id_2, 1} = id_6 - id_2;
  always @(id_2 or posedge 1) begin
    id_3 <= 0;
    id_3 = id_6;
  end
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    output logic id_2
);
  supply0 id_6;
  generate
    for (id_7 = id_6[1] + id_7; 1; id_7 = 1) begin : id_8
      assign id_8 = id_7;
    end
  endgenerate
  logic id_9 = 1;
endmodule
