Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 09:56:13 2020
| Host         : DESKTOP-TSK87CH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga4_control_sets_placed.rpt
| Design       : vga4
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      7 |            1 |
|     10 |            1 |
|     12 |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              13 |            6 |
| No           | Yes                   | No                     |              12 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              19 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------+---------------------+------------------+----------------+
|      Clock Signal     |   Enable Signal  |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-----------------------+------------------+---------------------+------------------+----------------+
|  clk_vga_reg_n_0_BUFG | hsync_r_i_1_n_0  | x_cnt[9]_i_2_n_0    |                1 |              1 |
|  clk_vga_reg_n_0_BUFG | vsync_r_i_1_n_0  | x_cnt[9]_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG        |                  |                     |                1 |              1 |
|  clk_IBUF_BUFG        |                  | x_cnt[9]_i_2_n_0    |                1 |              1 |
|  clk_vga_reg_n_0_BUFG | char_bit         | x_cnt[9]_i_2_n_0    |                4 |              7 |
|  clk_vga_reg_n_0_BUFG | y_cnt[9]_i_1_n_0 | x_cnt[9]_i_2_n_0    |                4 |             10 |
|  clk_vga_reg_n_0_BUFG |                  | vga_rgb[11]_i_1_n_0 |                4 |             12 |
|  clk_vga_reg_n_0_BUFG |                  | x_cnt[9]_i_2_n_0    |                5 |             12 |
+-----------------------+------------------+---------------------+------------------+----------------+


