# compile vhdl design source files
vhdl xil_defaultlib  "../../../myproject.srcs/sources_1/ip/mult_gen_1/sim/mult_gen_1.vhd"
vhdl xil_defaultlib  "../../../myproject.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd"
vhdl xil_defaultlib  "../../../myproject.srcs/sources_1/ip/div_gen_1/sim/div_gen_1.vhd"
vhdl xil_defaultlib  "../../../myproject.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd"

# Do not sort compile order
nosort
