// Seed: 3711994982
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri1 id_2,
    input supply1 id_3
    , id_16,
    input tri id_4,
    output tri id_5,
    output supply0 id_6,
    input uwire id_7,
    input supply1 id_8,
    input tri1 id_9,
    input tri id_10,
    input wand id_11,
    output supply0 id_12,
    output wand id_13,
    input wor id_14
);
  wire id_17;
  assign id_13 = id_10;
  wire id_18;
  wire id_19;
  assign id_6 = id_10;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output wor id_2,
    output tri0 id_3,
    input wire id_4,
    output supply0 id_5,
    output tri1 id_6,
    input wand id_7,
    input supply0 id_8,
    input wire id_9,
    input wor id_10,
    input supply0 id_11,
    output supply1 id_12,
    input tri id_13
);
  wire id_15;
  supply1 id_16;
  module_0(
      id_9, id_10, id_10, id_10, id_1, id_3, id_5, id_4, id_0, id_11, id_8, id_8, id_6, id_5, id_1
  );
  assign id_16 = 1;
endmodule
