
---------- Begin Simulation Statistics ----------
simSeconds                                   3.219404                       # Number of seconds simulated (Second)
simTicks                                 3219403995000                       # Number of ticks simulated (Tick)
finalTick                                3219403995000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   5154.36                       # Real time elapsed on the host (Second)
hostTickRate                                624598459                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  405620208                       # Number of bytes of host memory used (Byte)
simInsts                                   1272112945                       # Number of instructions simulated (Count)
simOps                                     1272112945                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   246803                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     246803                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       3219403995                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.530753                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.395139                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch          385      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          3394      0.00%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         3225      0.00%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           68      0.00%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     70018779     95.88%     95.89% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      3002829      4.11%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond           77      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       73028757                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            3      0.05%      0.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          663     11.73%     11.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          534      9.45%     21.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           26      0.46%     21.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         3693     65.35%     87.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          728     12.88%     99.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            4      0.07%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          5651                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          381     12.95%     12.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%     12.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          227      7.72%     20.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           28      0.95%     21.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         2108     71.65%     93.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          172      5.85%     99.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           26      0.88%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         2942                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          381      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         2731      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         2690      0.00%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           42      0.00%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     70015085     95.88%     95.89% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      3002099      4.11%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           73      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     73023101                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          381     12.95%     12.95% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%     12.95% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          227      7.72%     20.67% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           28      0.95%     21.62% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         2108     71.65%     93.27% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          172      5.85%     99.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           26      0.88%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         2942                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond         1484     99.93%     99.93% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%     99.93% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%     99.93% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            1      0.07%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total         1485                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch          381     26.15%     26.15% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%     26.15% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          227     15.58%     41.73% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           28      1.92%     43.65% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          624     42.83%     86.48% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          172     11.81%     98.28% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     98.28% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           25      1.72%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total         1457                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        14031      0.02%      0.02% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     73011284     99.98%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         3394      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect           48      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     73028757                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         2050     80.05%     80.05% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          509     19.88%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            2      0.08%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         2561                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          70019164                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     70008042                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              2942                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            763                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups             73028757                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 1998                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                73015889                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999824                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1023                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             145                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 48                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               97                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          385      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         3394      0.00%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         3225      0.00%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           68      0.00%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     70018779     95.88%     95.89% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      3002829      4.11%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond           77      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     73028757                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          385      2.99%      2.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         3394     26.38%     29.37% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          580      4.51%     33.87% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           68      0.53%     34.40% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         7723     60.02%     94.42% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          641      4.98%     99.40% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.40% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond           77      0.60%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         12868                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          227     11.36%     11.36% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.36% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         1599     80.03%     91.39% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          172      8.61%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         1998                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          227     11.36%     11.36% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.36% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         1599     80.03%     91.39% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          172      8.61%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         1998                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          145                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits           48                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses           97                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           53                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          199                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 3956                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   3954                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1223                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   2731                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                2731                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts           1272112945                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1272112945                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.530753                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.395139                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          592      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    783075699     61.56%     61.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          518      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           80      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     30000726      2.36%     63.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp      3000364      0.24%     64.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt      3000911      0.24%     64.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult     20000395      1.57%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc           43      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv           18      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc          425      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    197017853     15.49%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     92013021      7.23%     88.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     98001756      7.70%     96.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite     46000544      3.62%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1272112945                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data      227903400                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         227903400                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     227903400                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        227903400                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data    119000425                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       119000425                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data    119000425                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      119000425                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 2579928531000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 2579928531000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 2579928531000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 2579928531000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    346903825                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     346903825                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    346903825                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    346903825                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.343036                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.343036                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.343036                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.343036                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 21679.994261                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 21679.994261                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 21679.994261                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 21679.994261                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     49999730                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          49999730                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      6000114                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       6000114                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      6000114                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      6000114                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data    113000311                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total    113000311                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data    113000311                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total    113000311                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 2365546281000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 2365546281000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 2365546281000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 2365546281000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.325740                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.325740                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.325740                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.325740                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 20933.980270                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 20933.980270                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 20933.980270                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 20933.980270                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements              112999287                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    144890108                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       144890108                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     64000153                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      64000153                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 1371826824000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 1371826824000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    208890261                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    208890261                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.306382                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.306382                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 21434.742883                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 21434.742883                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            2                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            2                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     64000151                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     64000151                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 1307826502000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 1307826502000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.306382                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.306382                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 20434.740881                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 20434.740881                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     83013292                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       83013292                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     55000272                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     55000272                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 1208101707000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 1208101707000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    138013564                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    138013564                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.398514                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.398514                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 21965.376953                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 21965.376953                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      6000112                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      6000112                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data     49000160                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total     49000160                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 1057719779000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 1057719779000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.355039                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.355039                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 21586.047454                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 21586.047454                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.992999                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            340903711                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs          113000311                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               3.016839                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              527000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1023.992999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          502                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          510                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses        11213922711                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses       11213922711                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps         7724                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions           780094586                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions             56003360                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions          295024893                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions         138016164                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      238164434                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         238164434                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     238164434                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        238164434                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          443                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             443                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          443                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            443                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     17726000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     17726000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     17726000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     17726000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    238164877                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     238164877                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    238164877                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    238164877                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000002                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000002                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000002                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000002                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 40013.544018                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 40013.544018                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 40013.544018                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 40013.544018                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          443                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          443                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          443                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          443                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     17283000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     17283000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     17283000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     17283000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 39013.544018                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 39013.544018                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 39013.544018                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 39013.544018                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     15                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    238164434                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       238164434                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          443                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           443                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     17726000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     17726000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    238164877                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    238164877                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 40013.544018                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 40013.544018                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          443                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          443                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     17283000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     17283000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 39013.544018                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 39013.544018                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           339.975669                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            238164877                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                443                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           537618.232506                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              159000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   339.975669                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.664015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.664015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          428                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           29                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          380                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.835938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1905319459                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1905319459                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_64kb_walks            0                       # Completed page walks with 64KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_64kb_walks            0                       # Completed page walks with 64KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts               1272112945                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1272112945                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   382                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp             64000594                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty      149999038                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict          410258873                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq           223105837                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq            49000160                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp           49000160                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq              443                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq        64000151                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port          901                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    338999909                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                339000810                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        28352                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port  10432002624                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total               10432030976                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                         670364446                       # Total snoops (Count)
system.l2bus.snoopTraffic                  6399955712                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples           783365200                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000072                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.008484                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                 783308819     99.99%     99.99% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     56379      0.01%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         2      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total             783365200                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy         325999516000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1329000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy        339000933000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests       226000056                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests    112999304                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             56375                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        56373                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               354                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data          91992727                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total             91993081                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              354                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data         91992727                       # number of overall hits (Count)
system.l2cache.overallHits::total            91993081                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst              89                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data        21007584                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total           21007673                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst             89                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data       21007584                       # number of overall misses (Count)
system.l2cache.overallMisses::total          21007673                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     12938000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 1247101676000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  1247114614000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     12938000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 1247101676000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 1247114614000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           443                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data     113000311                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total        113000754                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          443                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data    113000311                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total       113000754                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.200903                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.185907                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.185907                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.200903                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.185907                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.185907                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 145370.786517                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 59364.355082                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 59364.719453                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 145370.786517                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 59364.355082                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 59364.719453                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks        49999686                       # number of writebacks (Count)
system.l2cache.writebacks::total             49999686                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.inst            11                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data      17569891                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total         17569902                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst           11                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data     17569891                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total        17569902                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst           78                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data      3437693                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        3437771                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst           78                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data      3437693                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher    213255954                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total     216693725                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     12134000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 557669197000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 557681331000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     12134000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 557669197000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher 30459644906233                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 31017326237233                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.176072                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.030422                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.030423                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.176072                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.030422                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     1.917631                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 155564.102564                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 162221.931103                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 162221.780043                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 155564.102564                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 162221.931103                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 142831.392676                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 143139.014465                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                 216635050                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks           10                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total           10                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher    213255954                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total    213255954                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher 30459644906233                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total 30459644906233                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 142831.392676                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 142831.392676                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.hits::cpu.inst          354                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total           354                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.inst           89                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total           89                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.inst     12938000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total     12938000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.inst          443                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total          443                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.inst     0.200903                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.200903                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 145370.786517                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 145370.786517                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrHits::cpu.inst           11                       # number of ReadCleanReq MSHR hits (Count)
system.l2cache.ReadCleanReq.mshrHits::total           11                       # number of ReadCleanReq MSHR hits (Count)
system.l2cache.ReadCleanReq.mshrMisses::cpu.inst           78                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total           78                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst     12134000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total     12134000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.176072                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.176072                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 155564.102564                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 155564.102564                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data      39208007                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total         39208007                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data      9792153                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total        9792153                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data 576278291000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total 576278291000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data     49000160                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total     49000160                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.199839                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.199839                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 58851.030105                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 58851.030105                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrHits::cpu.data      8354561                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrHits::total      8354561                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrMisses::cpu.data      1437592                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total      1437592                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data 237427256000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total 237427256000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.029339                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.029339                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 165156.216785                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 165156.216785                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data     52784720                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total     52784720                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.data     11215431                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total     11215431                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.data 670823385000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total 670823385000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.data     64000151                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total     64000151                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.175241                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.175241                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 59812.537298                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 59812.537298                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data      9215330                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total      9215330                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data      2000101                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total      2000101                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data 320241941000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total 320241941000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.031252                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.031252                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 160112.884799                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 160112.884799                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks     49999730                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total     49999730                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks     49999730                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total     49999730                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses      3437771                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued          635910516                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused          103636386                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful           91993080                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.144664                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.963976                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache      111191441                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR       311463121                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate            422654562                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified      635910516                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage         42094002                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage     36115711                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4095.891275                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs               421631505                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs             216639146                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.946239                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 131000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.000211                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     3.687824                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   119.291795                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher  3972.911444                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.000900                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.029124                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.969949                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999973                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         3939                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024          157                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::0              45                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::1            2494                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2            1400                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0              13                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              66                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2              16                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4              62                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.961670                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.038330                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses            2024639562                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses           2024639562                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp            215201544                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty       99999308                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict          347258418                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq             1437592                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp            1437592                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq       215201544                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache0.cpu_side_port    154941110                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache1.cpu_side_port    165000260                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache2.cpu_side_port    164970822                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache3.cpu_side_port    165000247                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::total    649912439                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache0.cpu_side_port   3401422016                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache1.cpu_side_port   5024035456                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache2.cpu_side_port   3615392384                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache3.cpu_side_port   5024034752                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::total  17064884608                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                         230623559                       # Total snoops (Count)
system.l3bus.snoopTraffic                  3199975808                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples           663896862                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.347379                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.476137                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                 433273303     65.26%     65.26% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                 230623559     34.74%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total             663896862                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy         155610893505                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.reqLayer1.occupancy         183812905279                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer1.utilization                0.1                       # Layer utilization (Ratio)
system.l3bus.reqLayer2.occupancy         158942120262                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.reqLayer3.occupancy         184011316754                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer3.utilization                0.1                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy        433278272000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.l3cache0.demandMisses::cpu.inst             25                       # number of demand (read+write) misses (Count)
system.l3cache0.demandMisses::cpu.data          93762                       # number of demand (read+write) misses (Count)
system.l3cache0.demandMisses::l2cache.prefetcher     51553701                       # number of demand (read+write) misses (Count)
system.l3cache0.demandMisses::total          51647488                       # number of demand (read+write) misses (Count)
system.l3cache0.overallMisses::cpu.inst            25                       # number of overall misses (Count)
system.l3cache0.overallMisses::cpu.data         93762                       # number of overall misses (Count)
system.l3cache0.overallMisses::l2cache.prefetcher     51553701                       # number of overall misses (Count)
system.l3cache0.overallMisses::total         51647488                       # number of overall misses (Count)
system.l3cache0.demandMissLatency::cpu.inst      3649000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.demandMissLatency::cpu.data  13074040000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.demandMissLatency::l2cache.prefetcher 7545490854571                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.demandMissLatency::total 7558568543571                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.overallMissLatency::cpu.inst      3649000                       # number of overall miss ticks (Tick)
system.l3cache0.overallMissLatency::cpu.data  13074040000                       # number of overall miss ticks (Tick)
system.l3cache0.overallMissLatency::l2cache.prefetcher 7545490854571                       # number of overall miss ticks (Tick)
system.l3cache0.overallMissLatency::total 7558568543571                       # number of overall miss ticks (Tick)
system.l3cache0.demandAccesses::cpu.inst           25                       # number of demand (read+write) accesses (Count)
system.l3cache0.demandAccesses::cpu.data        93762                       # number of demand (read+write) accesses (Count)
system.l3cache0.demandAccesses::l2cache.prefetcher     51553701                       # number of demand (read+write) accesses (Count)
system.l3cache0.demandAccesses::total        51647488                       # number of demand (read+write) accesses (Count)
system.l3cache0.overallAccesses::cpu.inst           25                       # number of overall (read+write) accesses (Count)
system.l3cache0.overallAccesses::cpu.data        93762                       # number of overall (read+write) accesses (Count)
system.l3cache0.overallAccesses::l2cache.prefetcher     51553701                       # number of overall (read+write) accesses (Count)
system.l3cache0.overallAccesses::total       51647488                       # number of overall (read+write) accesses (Count)
system.l3cache0.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache0.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache0.demandMissRate::l2cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache0.demandMissRate::total               1                       # miss rate for demand accesses (Ratio)
system.l3cache0.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache0.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache0.overallMissRate::l2cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache0.overallMissRate::total              1                       # miss rate for overall accesses (Ratio)
system.l3cache0.demandAvgMissLatency::cpu.inst       145960                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.demandAvgMissLatency::cpu.data 139438.578529                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.demandAvgMissLatency::l2cache.prefetcher 146361.768568                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.demandAvgMissLatency::total 146349.199860                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.overallAvgMissLatency::cpu.inst       145960                       # average overall miss latency ((Tick/Count))
system.l3cache0.overallAvgMissLatency::cpu.data 139438.578529                       # average overall miss latency ((Tick/Count))
system.l3cache0.overallAvgMissLatency::l2cache.prefetcher 146361.768568                       # average overall miss latency ((Tick/Count))
system.l3cache0.overallAvgMissLatency::total 146349.199860                       # average overall miss latency ((Tick/Count))
system.l3cache0.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache0.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache0.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache0.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache0.writebacks::writebacks        1499667                       # number of writebacks (Count)
system.l3cache0.writebacks::total             1499667                       # number of writebacks (Count)
system.l3cache0.demandMshrMisses::cpu.inst           25                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.demandMshrMisses::cpu.data        93762                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.demandMshrMisses::l2cache.prefetcher     51553701                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.demandMshrMisses::total      51647488                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.overallMshrMisses::cpu.inst           25                       # number of overall MSHR misses (Count)
system.l3cache0.overallMshrMisses::cpu.data        93762                       # number of overall MSHR misses (Count)
system.l3cache0.overallMshrMisses::l2cache.prefetcher     51553701                       # number of overall MSHR misses (Count)
system.l3cache0.overallMshrMisses::total     51647488                       # number of overall MSHR misses (Count)
system.l3cache0.demandMshrMissLatency::cpu.inst      3149000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissLatency::cpu.data  11198800000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissLatency::l2cache.prefetcher 6514416834571                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissLatency::total 6525618783571                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::cpu.inst      3149000                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::cpu.data  11198800000                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::l2cache.prefetcher 6514416834571                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::total 6525618783571                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.demandMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.overallMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.demandAvgMshrMissLatency::cpu.inst       125960                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.demandAvgMshrMissLatency::cpu.data 119438.578529                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.demandAvgMshrMissLatency::l2cache.prefetcher 126361.768568                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.demandAvgMshrMissLatency::total 126349.199860                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::cpu.inst       125960                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::cpu.data 119438.578529                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::l2cache.prefetcher 126361.768568                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::total 126349.199860                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.replacements                 53144150                       # number of replacements (Count)
system.l3cache0.CleanEvict.mshrMisses::writebacks      5571762                       # number of CleanEvict MSHR misses (Count)
system.l3cache0.CleanEvict.mshrMisses::total      5571762                       # number of CleanEvict MSHR misses (Count)
system.l3cache0.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache0.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache0.ReadExReq.misses::cpu.data        93759                       # number of ReadExReq misses (Count)
system.l3cache0.ReadExReq.misses::total         93759                       # number of ReadExReq misses (Count)
system.l3cache0.ReadExReq.missLatency::cpu.data  13073538000                       # number of ReadExReq miss ticks (Tick)
system.l3cache0.ReadExReq.missLatency::total  13073538000                       # number of ReadExReq miss ticks (Tick)
system.l3cache0.ReadExReq.accesses::cpu.data        93759                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache0.ReadExReq.accesses::total        93759                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache0.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.avgMissLatency::cpu.data 139437.685982                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache0.ReadExReq.avgMissLatency::total 139437.685982                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache0.ReadExReq.mshrMisses::cpu.data        93759                       # number of ReadExReq MSHR misses (Count)
system.l3cache0.ReadExReq.mshrMisses::total        93759                       # number of ReadExReq MSHR misses (Count)
system.l3cache0.ReadExReq.mshrMissLatency::cpu.data  11198358000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache0.ReadExReq.mshrMissLatency::total  11198358000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache0.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.avgMshrMissLatency::cpu.data 119437.685982                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadExReq.avgMshrMissLatency::total 119437.685982                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.misses::cpu.inst           25                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.misses::cpu.data            3                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.misses::l2cache.prefetcher     51553701                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.misses::total     51553729                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.missLatency::cpu.inst      3649000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.missLatency::cpu.data       502000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.missLatency::l2cache.prefetcher 7545490854571                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.missLatency::total 7545495005571                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.accesses::cpu.inst           25                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.accesses::cpu.data            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.accesses::l2cache.prefetcher     51553701                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.accesses::total     51553729                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.missRate::l2cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.avgMissLatency::cpu.inst       145960                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMissLatency::cpu.data 167333.333333                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMissLatency::l2cache.prefetcher 146361.768568                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMissLatency::total 146361.769593                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.mshrMisses::cpu.inst           25                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMisses::cpu.data            3                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMisses::l2cache.prefetcher     51553701                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMisses::total     51553729                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMissLatency::cpu.inst      3149000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissLatency::cpu.data       442000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissLatency::l2cache.prefetcher 6514416834571                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissLatency::total 6514420425571                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.mshrMissRate::l2cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.avgMshrMissLatency::cpu.inst       125960                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMshrMissLatency::cpu.data 147333.333333                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMshrMissLatency::l2cache.prefetcher 126361.768568                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMshrMissLatency::total 126361.769593                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.WritebackDirty.hits::writebacks      1499731                       # number of WritebackDirty hits (Count)
system.l3cache0.WritebackDirty.hits::total      1499731                       # number of WritebackDirty hits (Count)
system.l3cache0.WritebackDirty.accesses::writebacks      1499731                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache0.WritebackDirty.accesses::total      1499731                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache0.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache0.tags.tagsInUse            2047.891096                       # Average ticks per tags in use ((Tick/Count))
system.l3cache0.tags.totalRefs               97721860                       # Total number of references to valid blocks. (Count)
system.l3cache0.tags.sampledRefs             53146198                       # Sample count of references to valid blocks. (Count)
system.l3cache0.tags.avgRefs                 1.838737                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache0.tags.warmupTick                125000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache0.tags.occupancies::writebacks   139.248398                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.occupancies::cpu.inst     3.686612                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.occupancies::cpu.data    60.315979                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.occupancies::l2cache.prefetcher  1844.640107                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.avgOccs::writebacks     0.016998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::cpu.inst       0.000450                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::cpu.data       0.007363                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::l2cache.prefetcher     0.225176                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::total          0.249987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.occupanciesTaskId::1022         1917                       # Occupied blocks per task id (Count)
system.l3cache0.tags.occupanciesTaskId::1024          131                       # Occupied blocks per task id (Count)
system.l3cache0.tags.ageTaskId_1022::0             10                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1022::1            493                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1022::2           1414                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1024::0              2                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1024::1              5                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1024::4            124                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ratioOccsTaskId::1022     0.234009                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache0.tags.ratioOccsTaskId::1024     0.015991                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache0.tags.tagAccesses           1705844150                       # Number of tag accesses (Count)
system.l3cache0.tags.dataAccesses          1705844150                       # Number of data accesses (Count)
system.l3cache0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache1.demandMisses::cpu.inst             18                       # number of demand (read+write) misses (Count)
system.l3cache1.demandMisses::cpu.data        3343844                       # number of demand (read+write) misses (Count)
system.l3cache1.demandMisses::l2cache.prefetcher     51656599                       # number of demand (read+write) misses (Count)
system.l3cache1.demandMisses::total          55000461                       # number of demand (read+write) misses (Count)
system.l3cache1.overallMisses::cpu.inst            18                       # number of overall misses (Count)
system.l3cache1.overallMisses::cpu.data       3343844                       # number of overall misses (Count)
system.l3cache1.overallMisses::l2cache.prefetcher     51656599                       # number of overall misses (Count)
system.l3cache1.overallMisses::total         55000461                       # number of overall misses (Count)
system.l3cache1.demandMissLatency::cpu.inst      2597000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.demandMissLatency::cpu.data 520518621637                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.demandMissLatency::l2cache.prefetcher 7198647810644                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.demandMissLatency::total 7719169029281                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.overallMissLatency::cpu.inst      2597000                       # number of overall miss ticks (Tick)
system.l3cache1.overallMissLatency::cpu.data 520518621637                       # number of overall miss ticks (Tick)
system.l3cache1.overallMissLatency::l2cache.prefetcher 7198647810644                       # number of overall miss ticks (Tick)
system.l3cache1.overallMissLatency::total 7719169029281                       # number of overall miss ticks (Tick)
system.l3cache1.demandAccesses::cpu.inst           18                       # number of demand (read+write) accesses (Count)
system.l3cache1.demandAccesses::cpu.data      3343844                       # number of demand (read+write) accesses (Count)
system.l3cache1.demandAccesses::l2cache.prefetcher     51656599                       # number of demand (read+write) accesses (Count)
system.l3cache1.demandAccesses::total        55000461                       # number of demand (read+write) accesses (Count)
system.l3cache1.overallAccesses::cpu.inst           18                       # number of overall (read+write) accesses (Count)
system.l3cache1.overallAccesses::cpu.data      3343844                       # number of overall (read+write) accesses (Count)
system.l3cache1.overallAccesses::l2cache.prefetcher     51656599                       # number of overall (read+write) accesses (Count)
system.l3cache1.overallAccesses::total       55000461                       # number of overall (read+write) accesses (Count)
system.l3cache1.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache1.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache1.demandMissRate::l2cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache1.demandMissRate::total               1                       # miss rate for demand accesses (Ratio)
system.l3cache1.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache1.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache1.overallMissRate::l2cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache1.overallMissRate::total              1                       # miss rate for overall accesses (Ratio)
system.l3cache1.demandAvgMissLatency::cpu.inst 144277.777778                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.demandAvgMissLatency::cpu.data 155664.744419                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.demandAvgMissLatency::l2cache.prefetcher 139355.821909                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.demandAvgMissLatency::total 140347.351439                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.overallAvgMissLatency::cpu.inst 144277.777778                       # average overall miss latency ((Tick/Count))
system.l3cache1.overallAvgMissLatency::cpu.data 155664.744419                       # average overall miss latency ((Tick/Count))
system.l3cache1.overallAvgMissLatency::l2cache.prefetcher 139355.821909                       # average overall miss latency ((Tick/Count))
system.l3cache1.overallAvgMissLatency::total 140347.351439                       # average overall miss latency ((Tick/Count))
system.l3cache1.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache1.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache1.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache1.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache1.writebacks::writebacks       23500093                       # number of writebacks (Count)
system.l3cache1.writebacks::total            23500093                       # number of writebacks (Count)
system.l3cache1.demandMshrMisses::cpu.inst           18                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.demandMshrMisses::cpu.data      3343844                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.demandMshrMisses::l2cache.prefetcher     51656599                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.demandMshrMisses::total      55000461                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.overallMshrMisses::cpu.inst           18                       # number of overall MSHR misses (Count)
system.l3cache1.overallMshrMisses::cpu.data      3343844                       # number of overall MSHR misses (Count)
system.l3cache1.overallMshrMisses::l2cache.prefetcher     51656599                       # number of overall MSHR misses (Count)
system.l3cache1.overallMshrMisses::total     55000461                       # number of overall MSHR misses (Count)
system.l3cache1.demandMshrMissLatency::cpu.inst      2237000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissLatency::cpu.data 453641741637                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissLatency::l2cache.prefetcher 6165515830644                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissLatency::total 6619159809281                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::cpu.inst      2237000                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::cpu.data 453641741637                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::l2cache.prefetcher 6165515830644                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::total 6619159809281                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.demandMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.overallMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.demandAvgMshrMissLatency::cpu.inst 124277.777778                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.demandAvgMshrMissLatency::cpu.data 135664.744419                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.demandAvgMshrMissLatency::l2cache.prefetcher 119355.821909                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.demandAvgMshrMissLatency::total 120347.351439                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::cpu.inst 124277.777778                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::cpu.data 135664.744419                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::l2cache.prefetcher 119355.821909                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::total 120347.351439                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.replacements                 60495979                       # number of replacements (Count)
system.l3cache1.CleanEvict.mshrMisses::writebacks      5500166                       # number of CleanEvict MSHR misses (Count)
system.l3cache1.CleanEvict.mshrMisses::total      5500166                       # number of CleanEvict MSHR misses (Count)
system.l3cache1.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache1.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache1.ReadExReq.misses::cpu.data      1343813                       # number of ReadExReq misses (Count)
system.l3cache1.ReadExReq.misses::total       1343813                       # number of ReadExReq misses (Count)
system.l3cache1.ReadExReq.missLatency::cpu.data 214287639995                       # number of ReadExReq miss ticks (Tick)
system.l3cache1.ReadExReq.missLatency::total 214287639995                       # number of ReadExReq miss ticks (Tick)
system.l3cache1.ReadExReq.accesses::cpu.data      1343813                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache1.ReadExReq.accesses::total      1343813                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache1.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.avgMissLatency::cpu.data 159462.395434                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache1.ReadExReq.avgMissLatency::total 159462.395434                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache1.ReadExReq.mshrMisses::cpu.data      1343813                       # number of ReadExReq MSHR misses (Count)
system.l3cache1.ReadExReq.mshrMisses::total      1343813                       # number of ReadExReq MSHR misses (Count)
system.l3cache1.ReadExReq.mshrMissLatency::cpu.data 187411379995                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache1.ReadExReq.mshrMissLatency::total 187411379995                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache1.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.avgMshrMissLatency::cpu.data 139462.395434                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadExReq.avgMshrMissLatency::total 139462.395434                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.misses::cpu.inst           18                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.misses::cpu.data      2000031                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.misses::l2cache.prefetcher     51656599                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.misses::total     53656648                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.missLatency::cpu.inst      2597000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.missLatency::cpu.data 306230981642                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.missLatency::l2cache.prefetcher 7198647810644                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.missLatency::total 7504881389286                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.accesses::cpu.inst           18                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.accesses::cpu.data      2000031                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.accesses::l2cache.prefetcher     51656599                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.accesses::total     53656648                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.missRate::l2cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.avgMissLatency::cpu.inst 144277.777778                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMissLatency::cpu.data 153113.117568                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMissLatency::l2cache.prefetcher 139355.821909                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMissLatency::total 139868.621485                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.mshrMisses::cpu.inst           18                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMisses::cpu.data      2000031                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMisses::l2cache.prefetcher     51656599                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMisses::total     53656648                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMissLatency::cpu.inst      2237000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissLatency::cpu.data 266230361642                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissLatency::l2cache.prefetcher 6165515830644                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissLatency::total 6431748429286                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.mshrMissRate::l2cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.avgMshrMissLatency::cpu.inst 124277.777778                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMshrMissLatency::cpu.data 133113.117568                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMshrMissLatency::l2cache.prefetcher 119355.821909                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMshrMissLatency::total 119868.621485                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.WritebackDirty.hits::writebacks     23500093                       # number of WritebackDirty hits (Count)
system.l3cache1.WritebackDirty.hits::total     23500093                       # number of WritebackDirty hits (Count)
system.l3cache1.WritebackDirty.accesses::writebacks     23500093                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache1.WritebackDirty.accesses::total     23500093                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache1.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache1.tags.tagsInUse            2047.891181                       # Average ticks per tags in use ((Tick/Count))
system.l3cache1.tags.totalRefs              104499633                       # Total number of references to valid blocks. (Count)
system.l3cache1.tags.sampledRefs             60498027                       # Sample count of references to valid blocks. (Count)
system.l3cache1.tags.avgRefs                 1.727323                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache1.tags.warmupTick                120000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache1.tags.occupancies::writebacks   159.770175                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.occupancies::cpu.inst     0.000611                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.occupancies::cpu.data   112.988972                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.occupancies::l2cache.prefetcher  1775.131423                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.avgOccs::writebacks     0.019503                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::cpu.inst       0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::cpu.data       0.013793                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::l2cache.prefetcher     0.216691                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::total          0.249987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.occupanciesTaskId::1022         1912                       # Occupied blocks per task id (Count)
system.l3cache1.tags.occupanciesTaskId::1024          136                       # Occupied blocks per task id (Count)
system.l3cache1.tags.ageTaskId_1022::0             13                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1022::1            715                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1022::2           1184                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1024::0              3                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1024::1             53                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1024::2             80                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ratioOccsTaskId::1022     0.233398                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache1.tags.ratioOccsTaskId::1024     0.016602                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache1.tags.tagAccesses           1820494811                       # Number of tag accesses (Count)
system.l3cache1.tags.dataAccesses          1820494811                       # Number of data accesses (Count)
system.l3cache1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache2.demandMisses::cpu.inst             18                       # number of demand (read+write) misses (Count)
system.l3cache2.demandMisses::cpu.data              9                       # number of demand (read+write) misses (Count)
system.l3cache2.demandMisses::l2cache.prefetcher     54990705                       # number of demand (read+write) misses (Count)
system.l3cache2.demandMisses::total          54990732                       # number of demand (read+write) misses (Count)
system.l3cache2.overallMisses::cpu.inst            18                       # number of overall misses (Count)
system.l3cache2.overallMisses::cpu.data             9                       # number of overall misses (Count)
system.l3cache2.overallMisses::l2cache.prefetcher     54990705                       # number of overall misses (Count)
system.l3cache2.overallMisses::total         54990732                       # number of overall misses (Count)
system.l3cache2.demandMissLatency::cpu.inst      2755000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.demandMissLatency::cpu.data      1602000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.demandMissLatency::l2cache.prefetcher 7784303017813                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.demandMissLatency::total 7784307374813                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.overallMissLatency::cpu.inst      2755000                       # number of overall miss ticks (Tick)
system.l3cache2.overallMissLatency::cpu.data      1602000                       # number of overall miss ticks (Tick)
system.l3cache2.overallMissLatency::l2cache.prefetcher 7784303017813                       # number of overall miss ticks (Tick)
system.l3cache2.overallMissLatency::total 7784307374813                       # number of overall miss ticks (Tick)
system.l3cache2.demandAccesses::cpu.inst           18                       # number of demand (read+write) accesses (Count)
system.l3cache2.demandAccesses::cpu.data            9                       # number of demand (read+write) accesses (Count)
system.l3cache2.demandAccesses::l2cache.prefetcher     54990705                       # number of demand (read+write) accesses (Count)
system.l3cache2.demandAccesses::total        54990732                       # number of demand (read+write) accesses (Count)
system.l3cache2.overallAccesses::cpu.inst           18                       # number of overall (read+write) accesses (Count)
system.l3cache2.overallAccesses::cpu.data            9                       # number of overall (read+write) accesses (Count)
system.l3cache2.overallAccesses::l2cache.prefetcher     54990705                       # number of overall (read+write) accesses (Count)
system.l3cache2.overallAccesses::total       54990732                       # number of overall (read+write) accesses (Count)
system.l3cache2.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache2.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache2.demandMissRate::l2cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache2.demandMissRate::total               1                       # miss rate for demand accesses (Ratio)
system.l3cache2.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache2.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache2.overallMissRate::l2cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache2.overallMissRate::total              1                       # miss rate for overall accesses (Ratio)
system.l3cache2.demandAvgMissLatency::cpu.inst 153055.555556                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.demandAvgMissLatency::cpu.data       178000                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.demandAvgMissLatency::l2cache.prefetcher 141556.705225                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.demandAvgMissLatency::total 141556.714954                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.overallAvgMissLatency::cpu.inst 153055.555556                       # average overall miss latency ((Tick/Count))
system.l3cache2.overallAvgMissLatency::cpu.data       178000                       # average overall miss latency ((Tick/Count))
system.l3cache2.overallAvgMissLatency::l2cache.prefetcher 141556.705225                       # average overall miss latency ((Tick/Count))
system.l3cache2.overallAvgMissLatency::total 141556.714954                       # average overall miss latency ((Tick/Count))
system.l3cache2.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache2.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache2.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache2.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache2.writebacks::writebacks        1499774                       # number of writebacks (Count)
system.l3cache2.writebacks::total             1499774                       # number of writebacks (Count)
system.l3cache2.demandMshrMisses::cpu.inst           18                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.demandMshrMisses::cpu.data            9                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.demandMshrMisses::l2cache.prefetcher     54990705                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.demandMshrMisses::total      54990732                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.overallMshrMisses::cpu.inst           18                       # number of overall MSHR misses (Count)
system.l3cache2.overallMshrMisses::cpu.data            9                       # number of overall MSHR misses (Count)
system.l3cache2.overallMshrMisses::l2cache.prefetcher     54990705                       # number of overall MSHR misses (Count)
system.l3cache2.overallMshrMisses::total     54990732                       # number of overall MSHR misses (Count)
system.l3cache2.demandMshrMissLatency::cpu.inst      2395000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissLatency::cpu.data      1422000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissLatency::l2cache.prefetcher 6684488917813                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissLatency::total 6684492734813                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::cpu.inst      2395000                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::cpu.data      1422000                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::l2cache.prefetcher 6684488917813                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::total 6684492734813                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.demandMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.overallMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.demandAvgMshrMissLatency::cpu.inst 133055.555556                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.demandAvgMshrMissLatency::cpu.data       158000                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.demandAvgMshrMissLatency::l2cache.prefetcher 121556.705225                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.demandAvgMshrMissLatency::total 121556.714954                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::cpu.inst 133055.555556                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::cpu.data       158000                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::l2cache.prefetcher 121556.705225                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::total 121556.714954                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.replacements                 56487437                       # number of replacements (Count)
system.l3cache2.CleanEvict.mshrMisses::writebacks      5943225                       # number of CleanEvict MSHR misses (Count)
system.l3cache2.CleanEvict.mshrMisses::total      5943225                       # number of CleanEvict MSHR misses (Count)
system.l3cache2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache2.ReadExReq.misses::cpu.data            4                       # number of ReadExReq misses (Count)
system.l3cache2.ReadExReq.misses::total             4                       # number of ReadExReq misses (Count)
system.l3cache2.ReadExReq.missLatency::cpu.data       835000                       # number of ReadExReq miss ticks (Tick)
system.l3cache2.ReadExReq.missLatency::total       835000                       # number of ReadExReq miss ticks (Tick)
system.l3cache2.ReadExReq.accesses::cpu.data            4                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache2.ReadExReq.accesses::total            4                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache2.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.avgMissLatency::cpu.data       208750                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache2.ReadExReq.avgMissLatency::total       208750                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache2.ReadExReq.mshrMisses::cpu.data            4                       # number of ReadExReq MSHR misses (Count)
system.l3cache2.ReadExReq.mshrMisses::total            4                       # number of ReadExReq MSHR misses (Count)
system.l3cache2.ReadExReq.mshrMissLatency::cpu.data       755000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache2.ReadExReq.mshrMissLatency::total       755000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.avgMshrMissLatency::cpu.data       188750                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadExReq.avgMshrMissLatency::total       188750                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.misses::cpu.inst           18                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.misses::cpu.data            5                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.misses::l2cache.prefetcher     54990705                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.misses::total     54990728                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.missLatency::cpu.inst      2755000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.missLatency::cpu.data       767000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.missLatency::l2cache.prefetcher 7784303017813                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.missLatency::total 7784306539813                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.accesses::cpu.inst           18                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.accesses::cpu.data            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.accesses::l2cache.prefetcher     54990705                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.accesses::total     54990728                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.missRate::l2cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.avgMissLatency::cpu.inst 153055.555556                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMissLatency::cpu.data       153400                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMissLatency::l2cache.prefetcher 141556.705225                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMissLatency::total 141556.710066                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.mshrMisses::cpu.inst           18                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMisses::cpu.data            5                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMisses::l2cache.prefetcher     54990705                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMisses::total     54990728                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMissLatency::cpu.inst      2395000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissLatency::cpu.data       667000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissLatency::l2cache.prefetcher 6684488917813                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissLatency::total 6684491979813                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.mshrMissRate::l2cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.avgMshrMissLatency::cpu.inst 133055.555556                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMshrMissLatency::cpu.data       133400                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMshrMissLatency::l2cache.prefetcher 121556.705225                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMshrMissLatency::total 121556.710066                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.WritebackDirty.hits::writebacks      1499774                       # number of WritebackDirty hits (Count)
system.l3cache2.WritebackDirty.hits::total      1499774                       # number of WritebackDirty hits (Count)
system.l3cache2.WritebackDirty.accesses::writebacks      1499774                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache2.WritebackDirty.accesses::total      1499774                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache2.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache2.tags.tagsInUse            2047.891157                       # Average ticks per tags in use ((Tick/Count))
system.l3cache2.tags.totalRefs              104036865                       # Total number of references to valid blocks. (Count)
system.l3cache2.tags.sampledRefs             56489485                       # Sample count of references to valid blocks. (Count)
system.l3cache2.tags.avgRefs                 1.841703                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache2.tags.warmupTick                110000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache2.tags.occupancies::writebacks    80.274103                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.occupancies::cpu.inst     0.000510                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.occupancies::cpu.data     0.000309                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.occupancies::l2cache.prefetcher  1967.616234                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.avgOccs::writebacks     0.009799                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::cpu.inst       0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::cpu.data       0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::l2cache.prefetcher     0.240188                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::total          0.249987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.occupanciesTaskId::1022         2042                       # Occupied blocks per task id (Count)
system.l3cache2.tags.occupanciesTaskId::1024            6                       # Occupied blocks per task id (Count)
system.l3cache2.tags.ageTaskId_1022::0              8                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1022::1            524                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1022::2           1510                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1024::0              5                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1024::1              1                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ratioOccsTaskId::1022     0.249268                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache2.tags.ratioOccsTaskId::1024     0.000732                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache2.tags.tagAccesses           1816170925                       # Number of tag accesses (Count)
system.l3cache2.tags.dataAccesses          1816170925                       # Number of data accesses (Count)
system.l3cache2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache3.demandMisses::cpu.inst             17                       # number of demand (read+write) misses (Count)
system.l3cache3.demandMisses::cpu.data             78                       # number of demand (read+write) misses (Count)
system.l3cache3.demandMisses::l2cache.prefetcher     55000360                       # number of demand (read+write) misses (Count)
system.l3cache3.demandMisses::total          55000455                       # number of demand (read+write) misses (Count)
system.l3cache3.overallMisses::cpu.inst            17                       # number of overall misses (Count)
system.l3cache3.overallMisses::cpu.data            78                       # number of overall misses (Count)
system.l3cache3.overallMisses::l2cache.prefetcher     55000360                       # number of overall misses (Count)
system.l3cache3.overallMisses::total         55000455                       # number of overall misses (Count)
system.l3cache3.demandMissLatency::cpu.inst      2587000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.demandMissLatency::cpu.data     11056999                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.demandMissLatency::l2cache.prefetcher 7707081764688                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.demandMissLatency::total 7707095408687                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.overallMissLatency::cpu.inst      2587000                       # number of overall miss ticks (Tick)
system.l3cache3.overallMissLatency::cpu.data     11056999                       # number of overall miss ticks (Tick)
system.l3cache3.overallMissLatency::l2cache.prefetcher 7707081764688                       # number of overall miss ticks (Tick)
system.l3cache3.overallMissLatency::total 7707095408687                       # number of overall miss ticks (Tick)
system.l3cache3.demandAccesses::cpu.inst           17                       # number of demand (read+write) accesses (Count)
system.l3cache3.demandAccesses::cpu.data           78                       # number of demand (read+write) accesses (Count)
system.l3cache3.demandAccesses::l2cache.prefetcher     55000360                       # number of demand (read+write) accesses (Count)
system.l3cache3.demandAccesses::total        55000455                       # number of demand (read+write) accesses (Count)
system.l3cache3.overallAccesses::cpu.inst           17                       # number of overall (read+write) accesses (Count)
system.l3cache3.overallAccesses::cpu.data           78                       # number of overall (read+write) accesses (Count)
system.l3cache3.overallAccesses::l2cache.prefetcher     55000360                       # number of overall (read+write) accesses (Count)
system.l3cache3.overallAccesses::total       55000455                       # number of overall (read+write) accesses (Count)
system.l3cache3.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache3.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache3.demandMissRate::l2cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache3.demandMissRate::total               1                       # miss rate for demand accesses (Ratio)
system.l3cache3.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache3.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache3.overallMissRate::l2cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache3.overallMissRate::total              1                       # miss rate for overall accesses (Ratio)
system.l3cache3.demandAvgMissLatency::cpu.inst 152176.470588                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.demandAvgMissLatency::cpu.data 141756.397436                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.demandAvgMissLatency::l2cache.prefetcher 140127.842158                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.demandAvgMissLatency::total 140127.848191                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.overallAvgMissLatency::cpu.inst 152176.470588                       # average overall miss latency ((Tick/Count))
system.l3cache3.overallAvgMissLatency::cpu.data 141756.397436                       # average overall miss latency ((Tick/Count))
system.l3cache3.overallAvgMissLatency::l2cache.prefetcher 140127.842158                       # average overall miss latency ((Tick/Count))
system.l3cache3.overallAvgMissLatency::total 140127.848191                       # average overall miss latency ((Tick/Count))
system.l3cache3.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache3.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache3.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache3.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache3.writebacks::writebacks       23500088                       # number of writebacks (Count)
system.l3cache3.writebacks::total            23500088                       # number of writebacks (Count)
system.l3cache3.demandMshrMisses::cpu.inst           17                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.demandMshrMisses::cpu.data           78                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.demandMshrMisses::l2cache.prefetcher     55000360                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.demandMshrMisses::total      55000455                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.overallMshrMisses::cpu.inst           17                       # number of overall MSHR misses (Count)
system.l3cache3.overallMshrMisses::cpu.data           78                       # number of overall MSHR misses (Count)
system.l3cache3.overallMshrMisses::l2cache.prefetcher     55000360                       # number of overall MSHR misses (Count)
system.l3cache3.overallMshrMisses::total     55000455                       # number of overall MSHR misses (Count)
system.l3cache3.demandMshrMissLatency::cpu.inst      2247000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissLatency::cpu.data      9496999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissLatency::l2cache.prefetcher 6607074564688                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissLatency::total 6607086308687                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::cpu.inst      2247000                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::cpu.data      9496999                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::l2cache.prefetcher 6607074564688                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::total 6607086308687                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.demandMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.overallMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.demandAvgMshrMissLatency::cpu.inst 132176.470588                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.demandAvgMshrMissLatency::cpu.data 121756.397436                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.demandAvgMshrMissLatency::l2cache.prefetcher 120127.842158                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.demandAvgMshrMissLatency::total 120127.848191                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::cpu.inst 132176.470588                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::cpu.data 121756.397436                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::l2cache.prefetcher 120127.842158                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::total 120127.848191                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.replacements                 60495993                       # number of replacements (Count)
system.l3cache3.CleanEvict.mshrMisses::writebacks      5500159                       # number of CleanEvict MSHR misses (Count)
system.l3cache3.CleanEvict.mshrMisses::total      5500159                       # number of CleanEvict MSHR misses (Count)
system.l3cache3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache3.ReadExReq.misses::cpu.data           16                       # number of ReadExReq misses (Count)
system.l3cache3.ReadExReq.misses::total            16                       # number of ReadExReq misses (Count)
system.l3cache3.ReadExReq.missLatency::cpu.data      2094999                       # number of ReadExReq miss ticks (Tick)
system.l3cache3.ReadExReq.missLatency::total      2094999                       # number of ReadExReq miss ticks (Tick)
system.l3cache3.ReadExReq.accesses::cpu.data           16                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache3.ReadExReq.accesses::total           16                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache3.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.avgMissLatency::cpu.data 130937.437500                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache3.ReadExReq.avgMissLatency::total 130937.437500                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache3.ReadExReq.mshrMisses::cpu.data           16                       # number of ReadExReq MSHR misses (Count)
system.l3cache3.ReadExReq.mshrMisses::total           16                       # number of ReadExReq MSHR misses (Count)
system.l3cache3.ReadExReq.mshrMissLatency::cpu.data      1774999                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache3.ReadExReq.mshrMissLatency::total      1774999                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache3.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.avgMshrMissLatency::cpu.data 110937.437500                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadExReq.avgMshrMissLatency::total 110937.437500                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.misses::cpu.inst           17                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.misses::cpu.data           62                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.misses::l2cache.prefetcher     55000360                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.misses::total     55000439                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.missLatency::cpu.inst      2587000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.missLatency::cpu.data      8962000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.missLatency::l2cache.prefetcher 7707081764688                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.missLatency::total 7707093313688                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.accesses::cpu.inst           17                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.accesses::cpu.data           62                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.accesses::l2cache.prefetcher     55000360                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.accesses::total     55000439                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.missRate::l2cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.avgMissLatency::cpu.inst 152176.470588                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMissLatency::cpu.data 144548.387097                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMissLatency::l2cache.prefetcher 140127.842158                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMissLatency::total 140127.850865                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.mshrMisses::cpu.inst           17                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMisses::cpu.data           62                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMisses::l2cache.prefetcher     55000360                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMisses::total     55000439                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMissLatency::cpu.inst      2247000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissLatency::cpu.data      7722000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissLatency::l2cache.prefetcher 6607074564688                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissLatency::total 6607084533688                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.mshrMissRate::l2cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.avgMshrMissLatency::cpu.inst 132176.470588                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMshrMissLatency::cpu.data 124548.387097                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMshrMissLatency::l2cache.prefetcher 120127.842158                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMshrMissLatency::total 120127.850865                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.WritebackDirty.hits::writebacks     23500088                       # number of WritebackDirty hits (Count)
system.l3cache3.WritebackDirty.hits::total     23500088                       # number of WritebackDirty hits (Count)
system.l3cache3.WritebackDirty.accesses::writebacks     23500088                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache3.WritebackDirty.accesses::total     23500088                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache3.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache3.tags.tagsInUse            2047.891236                       # Average ticks per tags in use ((Tick/Count))
system.l3cache3.tags.totalRefs              104499633                       # Total number of references to valid blocks. (Count)
system.l3cache3.tags.sampledRefs             60498041                       # Sample count of references to valid blocks. (Count)
system.l3cache3.tags.avgRefs                 1.727323                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache3.tags.warmupTick                130000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache3.tags.occupancies::writebacks   159.770873                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.occupancies::cpu.inst     0.000453                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.occupancies::cpu.data     0.002936                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.occupancies::l2cache.prefetcher  1888.116974                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.avgOccs::writebacks     0.019503                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::cpu.inst       0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::cpu.data       0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::l2cache.prefetcher     0.230483                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::total          0.249987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.occupanciesTaskId::1022         2038                       # Occupied blocks per task id (Count)
system.l3cache3.tags.occupanciesTaskId::1024           10                       # Occupied blocks per task id (Count)
system.l3cache3.tags.ageTaskId_1022::0             14                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1022::1            762                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1022::2           1262                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1024::0              3                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1024::1              7                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ratioOccsTaskId::1022     0.248779                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache3.tags.ratioOccsTaskId::1024     0.001221                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache3.tags.tagAccesses           1820494713                       # Number of tag accesses (Count)
system.l3cache3.tags.dataAccesses          1820494713                       # Number of data accesses (Count)
system.l3cache3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples  49999622.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples        78.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   3437692.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples 213201349.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000237636500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds       3106774                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds       3106774                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState            405944326                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState            47331261                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                    216639136                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    49999622                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                  216639136                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  49999622                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      17                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        5.58                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.36                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6              216639136                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6              49999622                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 23837892                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                 36353607                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                 51154177                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                 33239683                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                 14313585                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                 13325967                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                 11519194                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                  7852140                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                  8080415                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                  5437856                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                 3473089                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                 2926876                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                 1881888                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                 1331727                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                  638499                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                  718583                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                  373886                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                  180055                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   51537                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   65245                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                  399786                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                 2431944                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                 2941773                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                 3175240                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                 3861290                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                 3459380                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                 3615660                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                 3351875                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                 3386782                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                 3326010                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                 3359188                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                 3355154                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                 3236251                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                 3249052                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                 3272890                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                 3221034                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                  103429                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                   44074                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                   41487                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                   20044                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                   12965                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                    9112                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                    6010                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                    1446                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                     400                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                     185                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                     105                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                      95                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                      31                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       8                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples      3106774                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       67.833023                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      56.731304                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      43.301512                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511        3103299     99.89%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023         3474      0.11%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total        3106774                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples      3106774                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.093737                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.083033                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.652833                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16           3015365     97.06%     97.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17             17570      0.57%     97.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             27267      0.88%     98.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19             16005      0.52%     99.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20             10221      0.33%     99.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21              7438      0.24%     99.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22              7870      0.25%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23              1779      0.06%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24               422      0.01%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25              1366      0.04%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::26               885      0.03%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::27                36      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::28                16      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::29                 3      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::30               130      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::31                65      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::32               326      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::33                 2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::34                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::35                 3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::37                 2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::38                 2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total        3106774                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1088                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys              13864904704                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys            3199975808                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               4306668167.62771606                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               993965284.55882716                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   3219403346995                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       12074.03                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst         4992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    220012288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher  13644886336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks   3199974592                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1550.597566429373                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 68339446.786329776049                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 4238326832.293068408966                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 993964906.849163532257                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst           78                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      3437693                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher    213201365                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks     49999622                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst      4439225                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 219153473131                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher 10441394416505                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 78536912170348                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     56913.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     63750.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     48974.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   1570750.12                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst         4992                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    220012352                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher  13644887360                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total     13864904704                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst         4992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total         4992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks   3199975808                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total   3199975808                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst            78                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       3437693                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher    213201365                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total        216639136                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks     49999622                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        49999622                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst            1551                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        68339467                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher   4238327150                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         4306668168                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst         1551                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total           1551                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    993965285                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         993965285                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    993965285                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst           1551                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       68339467                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher   4238327150                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        5300633452                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts             216639119                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts             49999603                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0      13540397                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1      13538982                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2      13537857                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3      13537488                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4      13537401                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5      13537514                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6      13539754                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7      13541662                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8      13542328                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9      13542876                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10     13541316                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11     13540318                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12     13540318                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13     13540318                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14     13540318                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15     13540272                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0       3125434                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1       3124702                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2       3124145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3       3124025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4       3124025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5       3124026                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6       3124544                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7       3124920                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8       3125260                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9       3125559                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10      3125523                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11      3125498                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12      3125498                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13      3125498                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14      3125498                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15      3125448                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             6598568847611                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           1083195595000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        10660552328861                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 30458.81                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            49208.81                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits            201622222                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits            46021280                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             93.07                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.04                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples     18995215                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   898.377660                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   826.522892                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   251.126493                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       261351      1.38%      1.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       452179      2.38%      3.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       650781      3.43%      7.18% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       750181      3.95%     11.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       802825      4.23%     15.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       547076      2.88%     18.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895       498115      2.62%     20.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023      1226597      6.46%     27.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151     13806110     72.68%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total     18995215                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead        13864903616                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten      3199974592                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              4306.667830                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               993.964907                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    41.41                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                33.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.77                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.88                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      67798555440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy      36035767845                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    773340932700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   130478185620                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 254136430080.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 1311489846600                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 131838631680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   2705118349965                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    840.254393                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 318128483423                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 107502720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 2793772791577                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      67827315360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      36051073080                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    773462376960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy   130519742040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 254136430080.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 1311965027100                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 131438479680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   2705400444300                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    840.342016                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 317043726751                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 107502720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 2794857548249                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp           215201544                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty      49999622                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict         166630447                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1437592                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1437592                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq      215201544                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache0.mem_side_port::system.mem_ctrl.port    154940086                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache1.mem_side_port::system.mem_ctrl.port    164999236                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache2.mem_side_port::system.mem_ctrl.port    164969796                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache3.mem_side_port::system.mem_ctrl.port    164999223                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               649908341                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache0.mem_side_port::system.mem_ctrl.port   3401417920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache1.mem_side_port::system.mem_ctrl.port   5024035456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache2.mem_side_port::system.mem_ctrl.port   3615392384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache3.mem_side_port::system.mem_ctrl.port   5024034752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total              17064880512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          216639136                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                216639136    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            216639136                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3219403995000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy        633717423775                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy       275238963954                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       294749179971                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       291936242894                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy       293997118608                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests      433269205                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests    216630074                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                      1207001893                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                      2012402102                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
