// Seed: 604324065
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    output tri id_2,
    input supply1 id_3
    , id_5, id_6
);
  logic id_7 = 1'b0;
  assign id_5 = 1 - -1'b0;
  assign module_1.id_1 = 0;
  wire id_8;
  ;
  assign module_2._id_3 = 0;
endmodule
module module_1 (
    output wand id_0,
    input  wire id_1
);
  parameter id_3 = ~1;
  and primCall (id_0, id_1, id_3);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd63,
    parameter id_4 = 32'd33
) (
    output supply0 id_0,
    input tri id_1,
    input tri1 id_2
    , id_8,
    input tri0 _id_3,
    output wire _id_4,
    input wire id_5,
    input supply1 id_6
);
  logic [{  id_3  {  1  }  } : id_4] id_9, id_10;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
