@W: FX1172 :"/home/lcwilch/Projects/PolarfireSoC_baremetal/Libero/001_Blinky_w_jtag/Blink_w_jtag/hdl/blinky.v":7:4:7:9|User-specified initial value defined for instance blinky_0.counter[28:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/lcwilch/Projects/PolarfireSoC_baremetal/Libero/001_Blinky_w_jtag/Blink_w_jtag/hdl/blinky.v":7:4:7:9|User-specified initial value defined for instance blinky_0.ledsState[14:3] is being ignored due to limitations in architecture. 
@W: MT530 :"/home/lcwilch/Projects/PolarfireSoC_baremetal/Libero/001_Blinky_w_jtag/Blink_w_jtag/component/work/MSS_barebones/MSS_barebones.v":304:40:304:44|Found inferred clock blinky_sd|TCK which controls 1 sequential elements including MSS_barebones_0.I_MSS. This clock has no specified timing constraint which may adversely impact design performance. 
