(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param15 = (((((8'ha9) ? (8'haa) : (8'ha9)) ? ((8'ha3) ? (8'hb0) : (8'ha5)) : ((8'ha9) ? (8'hab) : (8'had))) ? ((!(8'ha0)) ? (~^(8'ha7)) : {(8'ha9)}) : (((8'hac) ? (8'ha8) : (8'hac)) >> ((8'hae) ? (8'h9e) : (8'hac)))) ? (~&(((8'h9f) ~^ (8'hae)) ? ((8'hb0) & (8'ha3)) : ((8'ha7) ? (8'hac) : (8'had)))) : ((((8'haa) ? (8'ha3) : (8'ha3)) ? ((8'ha7) ? (8'hae) : (8'ha4)) : {(8'hae)}) + (&((8'ha8) ? (8'hae) : (8'h9e))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h4f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire3;
  input wire [(3'h4):(1'h0)] wire2;
  input wire signed [(4'h8):(1'h0)] wire1;
  input wire signed [(3'h7):(1'h0)] wire0;
  wire [(3'h7):(1'h0)] wire14;
  wire signed [(4'h9):(1'h0)] wire13;
  wire [(3'h6):(1'h0)] wire12;
  wire [(3'h4):(1'h0)] wire11;
  wire signed [(3'h7):(1'h0)] wire10;
  wire [(4'hb):(1'h0)] wire7;
  wire signed [(3'h6):(1'h0)] wire6;
  wire signed [(3'h7):(1'h0)] wire5;
  reg [(4'hb):(1'h0)] reg9 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg8 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg4 = (1'h0);
  assign y = {wire14,
                 wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire7,
                 wire6,
                 wire5,
                 reg9,
                 reg8,
                 reg4,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg4 <= $unsigned(({$signed(wire1)} <<< wire3[(3'h5):(2'h2)]));
    end
  assign wire5 = (~(($unsigned(wire3) ?
                     wire0 : (wire1 ? reg4 : wire1)) != (wire3 ?
                     wire2[(2'h3):(1'h0)] : (^~(8'h9c)))));
  assign wire6 = wire5;
  assign wire7 = (-{$signed(wire6)});
  always
    @(posedge clk) begin
      reg8 <= $signed(wire6);
      reg9 <= wire1;
    end
  assign wire10 = wire7;
  assign wire11 = wire7;
  assign wire12 = (reg8[(1'h0):(1'h0)] ?
                      $unsigned(wire5[(1'h1):(1'h0)]) : ($signed(wire10[(1'h1):(1'h1)]) ?
                          $unsigned((^reg8)) : {$signed((8'ha8))}));
  assign wire13 = {$signed({$unsigned(wire0)})};
  assign wire14 = {($unsigned(wire2) ^ ((~|reg4) * (wire10 | wire3)))};
endmodule