// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "12/07/2022 14:37:10"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module fifo_sum (
	sys_clk,
	sys_rst_n,
	rx,
	tx);
input 	sys_clk;
input 	sys_rst_n;
input 	rx;
output 	tx;

// Design Ports Information
// tx	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_rst_n	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("fifo_sum_v.sdo");
// synopsys translate_on

wire \tx~output_o ;
wire \sys_clk~input_o ;
wire \sys_clk~inputclkctrl_outclk ;
wire \uart_tx_inst|baud_cnt[0]~13_combout ;
wire \sys_rst_n~input_o ;
wire \sys_rst_n~inputclkctrl_outclk ;
wire \uart_tx_inst|Equal1~2_combout ;
wire \uart_tx_inst|baud_cnt[10]~34 ;
wire \uart_tx_inst|baud_cnt[11]~35_combout ;
wire \uart_tx_inst|Equal1~0_combout ;
wire \uart_tx_inst|Equal1~1_combout ;
wire \rx~input_o ;
wire \uart_rx_inst|rx_reg1~0_combout ;
wire \uart_rx_inst|rx_reg1~q ;
wire \uart_rx_inst|rx_reg2~q ;
wire \uart_rx_inst|rx_reg3~feeder_combout ;
wire \uart_rx_inst|rx_reg3~q ;
wire \uart_rx_inst|always3~0_combout ;
wire \uart_rx_inst|start_flag~q ;
wire \uart_rx_inst|work_en~0_combout ;
wire \uart_rx_inst|work_en~q ;
wire \uart_rx_inst|baud_cnt[0]~13_combout ;
wire \uart_rx_inst|baud_cnt[5]~24 ;
wire \uart_rx_inst|baud_cnt[6]~25_combout ;
wire \uart_rx_inst|baud_cnt[6]~26 ;
wire \uart_rx_inst|baud_cnt[7]~27_combout ;
wire \uart_rx_inst|baud_cnt[7]~28 ;
wire \uart_rx_inst|baud_cnt[8]~29_combout ;
wire \uart_rx_inst|Equal1~0_combout ;
wire \uart_rx_inst|Equal1~1_combout ;
wire \uart_rx_inst|baud_cnt[8]~30 ;
wire \uart_rx_inst|baud_cnt[9]~31_combout ;
wire \uart_rx_inst|baud_cnt[9]~32 ;
wire \uart_rx_inst|baud_cnt[10]~33_combout ;
wire \uart_rx_inst|baud_cnt[10]~34 ;
wire \uart_rx_inst|baud_cnt[11]~35_combout ;
wire \uart_rx_inst|baud_cnt[11]~36 ;
wire \uart_rx_inst|baud_cnt[12]~37_combout ;
wire \uart_rx_inst|Equal1~2_combout ;
wire \uart_rx_inst|Equal1~3_combout ;
wire \uart_rx_inst|always5~0_combout ;
wire \uart_rx_inst|baud_cnt[0]~14 ;
wire \uart_rx_inst|baud_cnt[1]~15_combout ;
wire \uart_rx_inst|baud_cnt[1]~16 ;
wire \uart_rx_inst|baud_cnt[2]~17_combout ;
wire \uart_rx_inst|baud_cnt[2]~18 ;
wire \uart_rx_inst|baud_cnt[3]~19_combout ;
wire \uart_rx_inst|baud_cnt[3]~20 ;
wire \uart_rx_inst|baud_cnt[4]~21_combout ;
wire \uart_rx_inst|baud_cnt[4]~22 ;
wire \uart_rx_inst|baud_cnt[5]~23_combout ;
wire \uart_rx_inst|Equal2~0_combout ;
wire \uart_rx_inst|Equal2~1_combout ;
wire \uart_rx_inst|Equal2~2_combout ;
wire \uart_rx_inst|bit_flag~q ;
wire \uart_rx_inst|Add1~0_combout ;
wire \uart_rx_inst|Add1~3 ;
wire \uart_rx_inst|Add1~4_combout ;
wire \uart_rx_inst|Add1~5 ;
wire \uart_rx_inst|Add1~6_combout ;
wire \uart_rx_inst|bit_cnt~1_combout ;
wire \uart_rx_inst|bit_cnt~0_combout ;
wire \uart_rx_inst|Add1~1 ;
wire \uart_rx_inst|Add1~2_combout ;
wire \uart_rx_inst|always4~0_combout ;
wire \uart_rx_inst|always4~1_combout ;
wire \uart_rx_inst|rx_flag~feeder_combout ;
wire \uart_rx_inst|rx_flag~q ;
wire \uart_rx_inst|po_flag~q ;
wire \fifi_sum_ctrl_inst|Add0~0_combout ;
wire \fifi_sum_ctrl_inst|Add0~1 ;
wire \fifi_sum_ctrl_inst|Add0~2_combout ;
wire \fifi_sum_ctrl_inst|Equal0~1_combout ;
wire \fifi_sum_ctrl_inst|Add0~3 ;
wire \fifi_sum_ctrl_inst|Add0~4_combout ;
wire \fifi_sum_ctrl_inst|cnt_col~0_combout ;
wire \fifi_sum_ctrl_inst|Add0~5 ;
wire \fifi_sum_ctrl_inst|Add0~6_combout ;
wire \fifi_sum_ctrl_inst|Add0~7 ;
wire \fifi_sum_ctrl_inst|Add0~8_combout ;
wire \fifi_sum_ctrl_inst|Add0~9 ;
wire \fifi_sum_ctrl_inst|Add0~10_combout ;
wire \fifi_sum_ctrl_inst|Add0~11 ;
wire \fifi_sum_ctrl_inst|Add0~12_combout ;
wire \fifi_sum_ctrl_inst|Add0~13 ;
wire \fifi_sum_ctrl_inst|Add0~14_combout ;
wire \fifi_sum_ctrl_inst|Equal0~0_combout ;
wire \fifi_sum_ctrl_inst|always0~0_combout ;
wire \fifi_sum_ctrl_inst|Add1~0_combout ;
wire \fifi_sum_ctrl_inst|Equal0~2_combout ;
wire \fifi_sum_ctrl_inst|Add1~3 ;
wire \fifi_sum_ctrl_inst|Add1~4_combout ;
wire \fifi_sum_ctrl_inst|cnt_row[2]~3_combout ;
wire \fifi_sum_ctrl_inst|Add1~5 ;
wire \fifi_sum_ctrl_inst|Add1~6_combout ;
wire \fifi_sum_ctrl_inst|cnt_row[3]~8_combout ;
wire \fifi_sum_ctrl_inst|Add1~7 ;
wire \fifi_sum_ctrl_inst|Add1~8_combout ;
wire \fifi_sum_ctrl_inst|cnt_row[4]~7_combout ;
wire \fifi_sum_ctrl_inst|Add1~9 ;
wire \fifi_sum_ctrl_inst|Add1~10_combout ;
wire \fifi_sum_ctrl_inst|cnt_row[5]~6_combout ;
wire \fifi_sum_ctrl_inst|Add1~11 ;
wire \fifi_sum_ctrl_inst|Add1~12_combout ;
wire \fifi_sum_ctrl_inst|cnt_row[6]~5_combout ;
wire \fifi_sum_ctrl_inst|Add1~13 ;
wire \fifi_sum_ctrl_inst|Add1~14_combout ;
wire \fifi_sum_ctrl_inst|cnt_row[7]~4_combout ;
wire \fifi_sum_ctrl_inst|always1~0_combout ;
wire \fifi_sum_ctrl_inst|always1~1_combout ;
wire \fifi_sum_ctrl_inst|always1~2_combout ;
wire \fifi_sum_ctrl_inst|cnt_row[7]~0_combout ;
wire \fifi_sum_ctrl_inst|cnt_row[0]~2_combout ;
wire \fifi_sum_ctrl_inst|Add1~1 ;
wire \fifi_sum_ctrl_inst|Add1~2_combout ;
wire \fifi_sum_ctrl_inst|cnt_row[1]~1_combout ;
wire \fifi_sum_ctrl_inst|always7~0_combout ;
wire \fifi_sum_ctrl_inst|always7~1_combout ;
wire \fifi_sum_ctrl_inst|rd_en~q ;
wire \fifi_sum_ctrl_inst|sum_flag~feeder_combout ;
wire \fifi_sum_ctrl_inst|sum_flag~q ;
wire \fifi_sum_ctrl_inst|po_flag~q ;
wire \uart_tx_inst|Add1~0_combout ;
wire \uart_tx_inst|Add1~1 ;
wire \uart_tx_inst|Add1~2_combout ;
wire \uart_tx_inst|bit_cnt~0_combout ;
wire \uart_tx_inst|Add1~3 ;
wire \uart_tx_inst|Add1~4_combout ;
wire \uart_tx_inst|Add1~5 ;
wire \uart_tx_inst|Add1~6_combout ;
wire \uart_tx_inst|bit_cnt~1_combout ;
wire \uart_tx_inst|always0~0_combout ;
wire \uart_tx_inst|always0~1_combout ;
wire \uart_tx_inst|work_en~0_combout ;
wire \uart_tx_inst|work_en~q ;
wire \uart_tx_inst|baud_cnt[11]~36 ;
wire \uart_tx_inst|baud_cnt[12]~37_combout ;
wire \uart_tx_inst|Equal1~3_combout ;
wire \uart_tx_inst|always1~0_combout ;
wire \uart_tx_inst|baud_cnt[0]~14 ;
wire \uart_tx_inst|baud_cnt[1]~15_combout ;
wire \uart_tx_inst|baud_cnt[1]~16 ;
wire \uart_tx_inst|baud_cnt[2]~17_combout ;
wire \uart_tx_inst|baud_cnt[2]~18 ;
wire \uart_tx_inst|baud_cnt[3]~19_combout ;
wire \uart_tx_inst|baud_cnt[3]~20 ;
wire \uart_tx_inst|baud_cnt[4]~21_combout ;
wire \uart_tx_inst|baud_cnt[4]~22 ;
wire \uart_tx_inst|baud_cnt[5]~23_combout ;
wire \uart_tx_inst|baud_cnt[5]~24 ;
wire \uart_tx_inst|baud_cnt[6]~25_combout ;
wire \uart_tx_inst|baud_cnt[6]~26 ;
wire \uart_tx_inst|baud_cnt[7]~27_combout ;
wire \uart_tx_inst|baud_cnt[7]~28 ;
wire \uart_tx_inst|baud_cnt[8]~29_combout ;
wire \uart_tx_inst|baud_cnt[8]~30 ;
wire \uart_tx_inst|baud_cnt[9]~31_combout ;
wire \uart_tx_inst|baud_cnt[9]~32 ;
wire \uart_tx_inst|baud_cnt[10]~33_combout ;
wire \uart_tx_inst|Equal2~0_combout ;
wire \uart_tx_inst|Equal2~1_combout ;
wire \uart_tx_inst|bit_flag~q ;
wire \uart_tx_inst|tx~3_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ;
wire \fifi_sum_ctrl_inst|always5~0_combout ;
wire \fifi_sum_ctrl_inst|always5~1_combout ;
wire \fifi_sum_ctrl_inst|wr_en2~q ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \uart_rx_inst|Decoder0~2_combout ;
wire \uart_rx_inst|Decoder0~5_combout ;
wire \uart_rx_inst|rx_data[0]~5_combout ;
wire \fifi_sum_ctrl_inst|wr_data2[0]~feeder_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout ;
wire \uart_rx_inst|Decoder0~0_combout ;
wire \uart_rx_inst|Decoder0~1_combout ;
wire \uart_rx_inst|rx_data[1]~4_combout ;
wire \fifi_sum_ctrl_inst|wr_data2[1]~feeder_combout ;
wire \uart_rx_inst|Decoder0~4_combout ;
wire \uart_rx_inst|rx_data[6]~6_combout ;
wire \fifi_sum_ctrl_inst|wr_data2[6]~feeder_combout ;
wire \uart_rx_inst|rx_data[7]~7_combout ;
wire \fifi_sum_ctrl_inst|wr_data2[7]~feeder_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ;
wire \fifi_sum_ctrl_inst|wr_en1~0_combout ;
wire \fifi_sum_ctrl_inst|wr_en1_reg~0_combout ;
wire \fifi_sum_ctrl_inst|wr_en1_reg~q ;
wire \fifi_sum_ctrl_inst|wr_en1~1_combout ;
wire \fifi_sum_ctrl_inst|wr_en1~q ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \fifi_sum_ctrl_inst|wr_data1~5_combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ;
wire \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout ;
wire \fifi_sum_ctrl_inst|wr_data1~4_combout ;
wire \fifi_sum_ctrl_inst|wr_data1~6_combout ;
wire \fifi_sum_ctrl_inst|wr_data1~7_combout ;
wire \uart_rx_inst|rx_data[2]~3_combout ;
wire \fifi_sum_ctrl_inst|wr_data2[2]~feeder_combout ;
wire \uart_rx_inst|Decoder0~3_combout ;
wire \uart_rx_inst|rx_data[3]~2_combout ;
wire \fifi_sum_ctrl_inst|wr_data2[3]~feeder_combout ;
wire \uart_rx_inst|rx_data[4]~1_combout ;
wire \fifi_sum_ctrl_inst|wr_data2[4]~feeder_combout ;
wire \uart_rx_inst|rx_data[5]~0_combout ;
wire \fifi_sum_ctrl_inst|wr_data2[5]~feeder_combout ;
wire \fifi_sum_ctrl_inst|wr_data1~3_combout ;
wire \fifi_sum_ctrl_inst|wr_data1~2_combout ;
wire \fifi_sum_ctrl_inst|wr_data1~1_combout ;
wire \fifi_sum_ctrl_inst|wr_data1~0_combout ;
wire \fifi_sum_ctrl_inst|Add2~1 ;
wire \fifi_sum_ctrl_inst|Add2~3 ;
wire \fifi_sum_ctrl_inst|Add2~5 ;
wire \fifi_sum_ctrl_inst|Add2~7 ;
wire \fifi_sum_ctrl_inst|Add2~9 ;
wire \fifi_sum_ctrl_inst|Add2~11 ;
wire \fifi_sum_ctrl_inst|Add2~13 ;
wire \fifi_sum_ctrl_inst|Add2~14_combout ;
wire \fifi_sum_ctrl_inst|Add2~12_combout ;
wire \fifi_sum_ctrl_inst|Add2~10_combout ;
wire \fifi_sum_ctrl_inst|Add2~8_combout ;
wire \fifi_sum_ctrl_inst|Add2~6_combout ;
wire \fifi_sum_ctrl_inst|Add2~4_combout ;
wire \fifi_sum_ctrl_inst|Add2~2_combout ;
wire \fifi_sum_ctrl_inst|Add2~0_combout ;
wire \fifi_sum_ctrl_inst|po_data[0]~9 ;
wire \fifi_sum_ctrl_inst|po_data[1]~11 ;
wire \fifi_sum_ctrl_inst|po_data[2]~13 ;
wire \fifi_sum_ctrl_inst|po_data[3]~15 ;
wire \fifi_sum_ctrl_inst|po_data[4]~17 ;
wire \fifi_sum_ctrl_inst|po_data[5]~19 ;
wire \fifi_sum_ctrl_inst|po_data[6]~21 ;
wire \fifi_sum_ctrl_inst|po_data[7]~22_combout ;
wire \uart_tx_inst|tx~4_combout ;
wire \fifi_sum_ctrl_inst|po_data[6]~20_combout ;
wire \fifi_sum_ctrl_inst|po_data[5]~18_combout ;
wire \fifi_sum_ctrl_inst|po_data[4]~16_combout ;
wire \fifi_sum_ctrl_inst|po_data[3]~14_combout ;
wire \uart_tx_inst|Mux0~0_combout ;
wire \uart_tx_inst|Mux0~1_combout ;
wire \fifi_sum_ctrl_inst|po_data[2]~12_combout ;
wire \fifi_sum_ctrl_inst|po_data[0]~8_combout ;
wire \uart_tx_inst|tx~0_combout ;
wire \fifi_sum_ctrl_inst|po_data[1]~10_combout ;
wire \uart_tx_inst|tx~1_combout ;
wire \uart_tx_inst|tx~2_combout ;
wire \uart_tx_inst|tx~5_combout ;
wire \uart_tx_inst|tx~q ;
wire [10:0] \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [10:0] \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [7:0] \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b ;
wire [10:0] \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [10:0] \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [3:0] \uart_tx_inst|bit_cnt ;
wire [10:0] \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [3:0] \uart_rx_inst|bit_cnt ;
wire [7:0] \fifi_sum_ctrl_inst|wr_data1 ;
wire [10:0] \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [7:0] \fifi_sum_ctrl_inst|wr_data2 ;
wire [7:0] \fifi_sum_ctrl_inst|cnt_col ;
wire [7:0] \fifi_sum_ctrl_inst|po_data ;
wire [12:0] \uart_tx_inst|baud_cnt ;
wire [7:0] \fifi_sum_ctrl_inst|cnt_row ;
wire [7:0] \uart_rx_inst|po_data ;
wire [7:0] \uart_rx_inst|rx_data ;
wire [7:0] \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b ;
wire [12:0] \uart_rx_inst|baud_cnt ;

wire [3:0] \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBDATAOUT_bus ;
wire [3:0] \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;
wire [3:0] \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBDATAOUT_bus ;
wire [3:0] \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;

assign \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] = \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBDATAOUT_bus [0];
assign \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] = \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBDATAOUT_bus [1];
assign \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] = \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBDATAOUT_bus [2];
assign \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] = \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBDATAOUT_bus [3];

assign \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] = \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];
assign \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] = \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [1];
assign \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] = \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [2];
assign \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] = \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [3];

assign \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] = \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBDATAOUT_bus [0];
assign \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] = \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBDATAOUT_bus [1];
assign \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] = \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBDATAOUT_bus [2];
assign \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] = \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBDATAOUT_bus [3];

assign \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] = \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];
assign \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] = \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [1];
assign \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] = \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [2];
assign \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] = \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [3];

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \tx~output (
	.i(!\uart_tx_inst|tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tx~output_o ),
	.obar());
// synopsys translate_off
defparam \tx~output .bus_hold = "false";
defparam \tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \sys_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_clk~inputclkctrl .clock_type = "global clock";
defparam \sys_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[0]~13 (
// Equation(s):
// \uart_tx_inst|baud_cnt[0]~13_combout  = \uart_tx_inst|baud_cnt [0] $ (VCC)
// \uart_tx_inst|baud_cnt[0]~14  = CARRY(\uart_tx_inst|baud_cnt [0])

	.dataa(gnd),
	.datab(\uart_tx_inst|baud_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_tx_inst|baud_cnt[0]~13_combout ),
	.cout(\uart_tx_inst|baud_cnt[0]~14 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[0]~13 .lut_mask = 16'h33CC;
defparam \uart_tx_inst|baud_cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \sys_rst_n~input (
	.i(sys_rst_n),
	.ibar(gnd),
	.o(\sys_rst_n~input_o ));
// synopsys translate_off
defparam \sys_rst_n~input .bus_hold = "false";
defparam \sys_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \sys_rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_rst_n~inputclkctrl .clock_type = "global clock";
defparam \sys_rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \uart_tx_inst|Equal1~2 (
// Equation(s):
// \uart_tx_inst|Equal1~2_combout  = (\uart_tx_inst|baud_cnt [1] & (\uart_tx_inst|baud_cnt [6] & (\uart_tx_inst|baud_cnt [2] & \uart_tx_inst|baud_cnt [4])))

	.dataa(\uart_tx_inst|baud_cnt [1]),
	.datab(\uart_tx_inst|baud_cnt [6]),
	.datac(\uart_tx_inst|baud_cnt [2]),
	.datad(\uart_tx_inst|baud_cnt [4]),
	.cin(gnd),
	.combout(\uart_tx_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Equal1~2 .lut_mask = 16'h8000;
defparam \uart_tx_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[10]~33 (
// Equation(s):
// \uart_tx_inst|baud_cnt[10]~33_combout  = (\uart_tx_inst|baud_cnt [10] & (\uart_tx_inst|baud_cnt[9]~32  $ (GND))) # (!\uart_tx_inst|baud_cnt [10] & (!\uart_tx_inst|baud_cnt[9]~32  & VCC))
// \uart_tx_inst|baud_cnt[10]~34  = CARRY((\uart_tx_inst|baud_cnt [10] & !\uart_tx_inst|baud_cnt[9]~32 ))

	.dataa(gnd),
	.datab(\uart_tx_inst|baud_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[9]~32 ),
	.combout(\uart_tx_inst|baud_cnt[10]~33_combout ),
	.cout(\uart_tx_inst|baud_cnt[10]~34 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[10]~33 .lut_mask = 16'hC30C;
defparam \uart_tx_inst|baud_cnt[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[11]~35 (
// Equation(s):
// \uart_tx_inst|baud_cnt[11]~35_combout  = (\uart_tx_inst|baud_cnt [11] & (!\uart_tx_inst|baud_cnt[10]~34 )) # (!\uart_tx_inst|baud_cnt [11] & ((\uart_tx_inst|baud_cnt[10]~34 ) # (GND)))
// \uart_tx_inst|baud_cnt[11]~36  = CARRY((!\uart_tx_inst|baud_cnt[10]~34 ) # (!\uart_tx_inst|baud_cnt [11]))

	.dataa(\uart_tx_inst|baud_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[10]~34 ),
	.combout(\uart_tx_inst|baud_cnt[11]~35_combout ),
	.cout(\uart_tx_inst|baud_cnt[11]~36 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[11]~35 .lut_mask = 16'h5A5F;
defparam \uart_tx_inst|baud_cnt[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N27
dffeas \uart_tx_inst|baud_cnt[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[11]~35_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[11] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \uart_tx_inst|Equal1~0 (
// Equation(s):
// \uart_tx_inst|Equal1~0_combout  = (!\uart_tx_inst|baud_cnt [3] & (!\uart_tx_inst|baud_cnt [5] & (\uart_tx_inst|baud_cnt [0] & !\uart_tx_inst|baud_cnt [7])))

	.dataa(\uart_tx_inst|baud_cnt [3]),
	.datab(\uart_tx_inst|baud_cnt [5]),
	.datac(\uart_tx_inst|baud_cnt [0]),
	.datad(\uart_tx_inst|baud_cnt [7]),
	.cin(gnd),
	.combout(\uart_tx_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Equal1~0 .lut_mask = 16'h0010;
defparam \uart_tx_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \uart_tx_inst|Equal1~1 (
// Equation(s):
// \uart_tx_inst|Equal1~1_combout  = (!\uart_tx_inst|baud_cnt [11] & (!\uart_tx_inst|baud_cnt [8] & (!\uart_tx_inst|baud_cnt [9] & \uart_tx_inst|Equal1~0_combout )))

	.dataa(\uart_tx_inst|baud_cnt [11]),
	.datab(\uart_tx_inst|baud_cnt [8]),
	.datac(\uart_tx_inst|baud_cnt [9]),
	.datad(\uart_tx_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\uart_tx_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Equal1~1 .lut_mask = 16'h0100;
defparam \uart_tx_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \rx~input (
	.i(rx),
	.ibar(gnd),
	.o(\rx~input_o ));
// synopsys translate_off
defparam \rx~input .bus_hold = "false";
defparam \rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \uart_rx_inst|rx_reg1~0 (
// Equation(s):
// \uart_rx_inst|rx_reg1~0_combout  = !\rx~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx~input_o ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_reg1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_reg1~0 .lut_mask = 16'h00FF;
defparam \uart_rx_inst|rx_reg1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N21
dffeas \uart_rx_inst|rx_reg1 (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|rx_reg1~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_reg1 .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_reg1 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \uart_rx_inst|rx_reg2 (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_reg1~q ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_reg2 .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_reg2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \uart_rx_inst|rx_reg3~feeder (
// Equation(s):
// \uart_rx_inst|rx_reg3~feeder_combout  = \uart_rx_inst|rx_reg2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_reg2~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_reg3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_reg3~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|rx_reg3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N29
dffeas \uart_rx_inst|rx_reg3 (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|rx_reg3~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_reg3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_reg3 .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_reg3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \uart_rx_inst|always3~0 (
// Equation(s):
// \uart_rx_inst|always3~0_combout  = (!\uart_rx_inst|rx_reg3~q  & (!\uart_rx_inst|work_en~q  & \uart_rx_inst|rx_reg2~q ))

	.dataa(gnd),
	.datab(\uart_rx_inst|rx_reg3~q ),
	.datac(\uart_rx_inst|work_en~q ),
	.datad(\uart_rx_inst|rx_reg2~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always3~0 .lut_mask = 16'h0300;
defparam \uart_rx_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N27
dffeas \uart_rx_inst|start_flag (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|always3~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|start_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|start_flag .is_wysiwyg = "true";
defparam \uart_rx_inst|start_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \uart_rx_inst|work_en~0 (
// Equation(s):
// \uart_rx_inst|work_en~0_combout  = (\uart_rx_inst|start_flag~q ) # ((!\uart_rx_inst|always4~1_combout  & \uart_rx_inst|work_en~q ))

	.dataa(\uart_rx_inst|always4~1_combout ),
	.datab(gnd),
	.datac(\uart_rx_inst|work_en~q ),
	.datad(\uart_rx_inst|start_flag~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|work_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|work_en~0 .lut_mask = 16'hFF50;
defparam \uart_rx_inst|work_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N1
dffeas \uart_rx_inst|work_en (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|work_en~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|work_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|work_en .is_wysiwyg = "true";
defparam \uart_rx_inst|work_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[0]~13 (
// Equation(s):
// \uart_rx_inst|baud_cnt[0]~13_combout  = (\uart_rx_inst|work_en~q  & (\uart_rx_inst|baud_cnt [0] $ (VCC))) # (!\uart_rx_inst|work_en~q  & (\uart_rx_inst|baud_cnt [0] & VCC))
// \uart_rx_inst|baud_cnt[0]~14  = CARRY((\uart_rx_inst|work_en~q  & \uart_rx_inst|baud_cnt [0]))

	.dataa(\uart_rx_inst|work_en~q ),
	.datab(\uart_rx_inst|baud_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_rx_inst|baud_cnt[0]~13_combout ),
	.cout(\uart_rx_inst|baud_cnt[0]~14 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[0]~13 .lut_mask = 16'h6688;
defparam \uart_rx_inst|baud_cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[5]~23 (
// Equation(s):
// \uart_rx_inst|baud_cnt[5]~23_combout  = (\uart_rx_inst|baud_cnt [5] & (!\uart_rx_inst|baud_cnt[4]~22 )) # (!\uart_rx_inst|baud_cnt [5] & ((\uart_rx_inst|baud_cnt[4]~22 ) # (GND)))
// \uart_rx_inst|baud_cnt[5]~24  = CARRY((!\uart_rx_inst|baud_cnt[4]~22 ) # (!\uart_rx_inst|baud_cnt [5]))

	.dataa(\uart_rx_inst|baud_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[4]~22 ),
	.combout(\uart_rx_inst|baud_cnt[5]~23_combout ),
	.cout(\uart_rx_inst|baud_cnt[5]~24 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[5]~23 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|baud_cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[6]~25 (
// Equation(s):
// \uart_rx_inst|baud_cnt[6]~25_combout  = (\uart_rx_inst|baud_cnt [6] & (\uart_rx_inst|baud_cnt[5]~24  $ (GND))) # (!\uart_rx_inst|baud_cnt [6] & (!\uart_rx_inst|baud_cnt[5]~24  & VCC))
// \uart_rx_inst|baud_cnt[6]~26  = CARRY((\uart_rx_inst|baud_cnt [6] & !\uart_rx_inst|baud_cnt[5]~24 ))

	.dataa(\uart_rx_inst|baud_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[5]~24 ),
	.combout(\uart_rx_inst|baud_cnt[6]~25_combout ),
	.cout(\uart_rx_inst|baud_cnt[6]~26 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[6]~25 .lut_mask = 16'hA50A;
defparam \uart_rx_inst|baud_cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N13
dffeas \uart_rx_inst|baud_cnt[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[6] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[7]~27 (
// Equation(s):
// \uart_rx_inst|baud_cnt[7]~27_combout  = (\uart_rx_inst|baud_cnt [7] & (!\uart_rx_inst|baud_cnt[6]~26 )) # (!\uart_rx_inst|baud_cnt [7] & ((\uart_rx_inst|baud_cnt[6]~26 ) # (GND)))
// \uart_rx_inst|baud_cnt[7]~28  = CARRY((!\uart_rx_inst|baud_cnt[6]~26 ) # (!\uart_rx_inst|baud_cnt [7]))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[6]~26 ),
	.combout(\uart_rx_inst|baud_cnt[7]~27_combout ),
	.cout(\uart_rx_inst|baud_cnt[7]~28 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[7]~27 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|baud_cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N15
dffeas \uart_rx_inst|baud_cnt[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[7] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[8]~29 (
// Equation(s):
// \uart_rx_inst|baud_cnt[8]~29_combout  = (\uart_rx_inst|baud_cnt [8] & (\uart_rx_inst|baud_cnt[7]~28  $ (GND))) # (!\uart_rx_inst|baud_cnt [8] & (!\uart_rx_inst|baud_cnt[7]~28  & VCC))
// \uart_rx_inst|baud_cnt[8]~30  = CARRY((\uart_rx_inst|baud_cnt [8] & !\uart_rx_inst|baud_cnt[7]~28 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[7]~28 ),
	.combout(\uart_rx_inst|baud_cnt[8]~29_combout ),
	.cout(\uart_rx_inst|baud_cnt[8]~30 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[8]~29 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|baud_cnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N17
dffeas \uart_rx_inst|baud_cnt[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[8] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \uart_rx_inst|Equal1~0 (
// Equation(s):
// \uart_rx_inst|Equal1~0_combout  = (!\uart_rx_inst|baud_cnt [8] & (\uart_rx_inst|baud_cnt [0] & (!\uart_rx_inst|baud_cnt [7] & \uart_rx_inst|baud_cnt [1])))

	.dataa(\uart_rx_inst|baud_cnt [8]),
	.datab(\uart_rx_inst|baud_cnt [0]),
	.datac(\uart_rx_inst|baud_cnt [7]),
	.datad(\uart_rx_inst|baud_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal1~0 .lut_mask = 16'h0400;
defparam \uart_rx_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \uart_rx_inst|Equal1~1 (
// Equation(s):
// \uart_rx_inst|Equal1~1_combout  = (!\uart_rx_inst|baud_cnt [5] & (\uart_rx_inst|baud_cnt [2] & (\uart_rx_inst|baud_cnt [4] & !\uart_rx_inst|baud_cnt [3])))

	.dataa(\uart_rx_inst|baud_cnt [5]),
	.datab(\uart_rx_inst|baud_cnt [2]),
	.datac(\uart_rx_inst|baud_cnt [4]),
	.datad(\uart_rx_inst|baud_cnt [3]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal1~1 .lut_mask = 16'h0040;
defparam \uart_rx_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[9]~31 (
// Equation(s):
// \uart_rx_inst|baud_cnt[9]~31_combout  = (\uart_rx_inst|baud_cnt [9] & (!\uart_rx_inst|baud_cnt[8]~30 )) # (!\uart_rx_inst|baud_cnt [9] & ((\uart_rx_inst|baud_cnt[8]~30 ) # (GND)))
// \uart_rx_inst|baud_cnt[9]~32  = CARRY((!\uart_rx_inst|baud_cnt[8]~30 ) # (!\uart_rx_inst|baud_cnt [9]))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[8]~30 ),
	.combout(\uart_rx_inst|baud_cnt[9]~31_combout ),
	.cout(\uart_rx_inst|baud_cnt[9]~32 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[9]~31 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|baud_cnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N19
dffeas \uart_rx_inst|baud_cnt[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[9] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[10]~33 (
// Equation(s):
// \uart_rx_inst|baud_cnt[10]~33_combout  = (\uart_rx_inst|baud_cnt [10] & (\uart_rx_inst|baud_cnt[9]~32  $ (GND))) # (!\uart_rx_inst|baud_cnt [10] & (!\uart_rx_inst|baud_cnt[9]~32  & VCC))
// \uart_rx_inst|baud_cnt[10]~34  = CARRY((\uart_rx_inst|baud_cnt [10] & !\uart_rx_inst|baud_cnt[9]~32 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[9]~32 ),
	.combout(\uart_rx_inst|baud_cnt[10]~33_combout ),
	.cout(\uart_rx_inst|baud_cnt[10]~34 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[10]~33 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|baud_cnt[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N21
dffeas \uart_rx_inst|baud_cnt[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[10]~33_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[10] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[11]~35 (
// Equation(s):
// \uart_rx_inst|baud_cnt[11]~35_combout  = (\uart_rx_inst|baud_cnt [11] & (!\uart_rx_inst|baud_cnt[10]~34 )) # (!\uart_rx_inst|baud_cnt [11] & ((\uart_rx_inst|baud_cnt[10]~34 ) # (GND)))
// \uart_rx_inst|baud_cnt[11]~36  = CARRY((!\uart_rx_inst|baud_cnt[10]~34 ) # (!\uart_rx_inst|baud_cnt [11]))

	.dataa(\uart_rx_inst|baud_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[10]~34 ),
	.combout(\uart_rx_inst|baud_cnt[11]~35_combout ),
	.cout(\uart_rx_inst|baud_cnt[11]~36 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[11]~35 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|baud_cnt[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N23
dffeas \uart_rx_inst|baud_cnt[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[11]~35_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[11] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[12]~37 (
// Equation(s):
// \uart_rx_inst|baud_cnt[12]~37_combout  = \uart_rx_inst|baud_cnt [12] $ (!\uart_rx_inst|baud_cnt[11]~36 )

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_rx_inst|baud_cnt[11]~36 ),
	.combout(\uart_rx_inst|baud_cnt[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[12]~37 .lut_mask = 16'hC3C3;
defparam \uart_rx_inst|baud_cnt[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N25
dffeas \uart_rx_inst|baud_cnt[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[12]~37_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[12] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \uart_rx_inst|Equal1~2 (
// Equation(s):
// \uart_rx_inst|Equal1~2_combout  = (!\uart_rx_inst|baud_cnt [9] & \uart_rx_inst|baud_cnt [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_rx_inst|baud_cnt [9]),
	.datad(\uart_rx_inst|baud_cnt [12]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal1~2 .lut_mask = 16'h0F00;
defparam \uart_rx_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \uart_rx_inst|Equal1~3 (
// Equation(s):
// \uart_rx_inst|Equal1~3_combout  = (\uart_rx_inst|baud_cnt [10] & (!\uart_rx_inst|baud_cnt [11] & (\uart_rx_inst|baud_cnt [6] & \uart_rx_inst|Equal1~2_combout )))

	.dataa(\uart_rx_inst|baud_cnt [10]),
	.datab(\uart_rx_inst|baud_cnt [11]),
	.datac(\uart_rx_inst|baud_cnt [6]),
	.datad(\uart_rx_inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal1~3 .lut_mask = 16'h2000;
defparam \uart_rx_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \uart_rx_inst|always5~0 (
// Equation(s):
// \uart_rx_inst|always5~0_combout  = ((\uart_rx_inst|Equal1~0_combout  & (\uart_rx_inst|Equal1~1_combout  & \uart_rx_inst|Equal1~3_combout ))) # (!\uart_rx_inst|work_en~q )

	.dataa(\uart_rx_inst|Equal1~0_combout ),
	.datab(\uart_rx_inst|Equal1~1_combout ),
	.datac(\uart_rx_inst|work_en~q ),
	.datad(\uart_rx_inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always5~0 .lut_mask = 16'h8F0F;
defparam \uart_rx_inst|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N1
dffeas \uart_rx_inst|baud_cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[0]~13_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[1]~15 (
// Equation(s):
// \uart_rx_inst|baud_cnt[1]~15_combout  = (\uart_rx_inst|baud_cnt [1] & (!\uart_rx_inst|baud_cnt[0]~14 )) # (!\uart_rx_inst|baud_cnt [1] & ((\uart_rx_inst|baud_cnt[0]~14 ) # (GND)))
// \uart_rx_inst|baud_cnt[1]~16  = CARRY((!\uart_rx_inst|baud_cnt[0]~14 ) # (!\uart_rx_inst|baud_cnt [1]))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[0]~14 ),
	.combout(\uart_rx_inst|baud_cnt[1]~15_combout ),
	.cout(\uart_rx_inst|baud_cnt[1]~16 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[1]~15 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|baud_cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N3
dffeas \uart_rx_inst|baud_cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[2]~17 (
// Equation(s):
// \uart_rx_inst|baud_cnt[2]~17_combout  = (\uart_rx_inst|baud_cnt [2] & (\uart_rx_inst|baud_cnt[1]~16  $ (GND))) # (!\uart_rx_inst|baud_cnt [2] & (!\uart_rx_inst|baud_cnt[1]~16  & VCC))
// \uart_rx_inst|baud_cnt[2]~18  = CARRY((\uart_rx_inst|baud_cnt [2] & !\uart_rx_inst|baud_cnt[1]~16 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[1]~16 ),
	.combout(\uart_rx_inst|baud_cnt[2]~17_combout ),
	.cout(\uart_rx_inst|baud_cnt[2]~18 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[2]~17 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|baud_cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N5
dffeas \uart_rx_inst|baud_cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[3]~19 (
// Equation(s):
// \uart_rx_inst|baud_cnt[3]~19_combout  = (\uart_rx_inst|baud_cnt [3] & (!\uart_rx_inst|baud_cnt[2]~18 )) # (!\uart_rx_inst|baud_cnt [3] & ((\uart_rx_inst|baud_cnt[2]~18 ) # (GND)))
// \uart_rx_inst|baud_cnt[3]~20  = CARRY((!\uart_rx_inst|baud_cnt[2]~18 ) # (!\uart_rx_inst|baud_cnt [3]))

	.dataa(\uart_rx_inst|baud_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[2]~18 ),
	.combout(\uart_rx_inst|baud_cnt[3]~19_combout ),
	.cout(\uart_rx_inst|baud_cnt[3]~20 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[3]~19 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|baud_cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N7
dffeas \uart_rx_inst|baud_cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[4]~21 (
// Equation(s):
// \uart_rx_inst|baud_cnt[4]~21_combout  = (\uart_rx_inst|baud_cnt [4] & (\uart_rx_inst|baud_cnt[3]~20  $ (GND))) # (!\uart_rx_inst|baud_cnt [4] & (!\uart_rx_inst|baud_cnt[3]~20  & VCC))
// \uart_rx_inst|baud_cnt[4]~22  = CARRY((\uart_rx_inst|baud_cnt [4] & !\uart_rx_inst|baud_cnt[3]~20 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[3]~20 ),
	.combout(\uart_rx_inst|baud_cnt[4]~21_combout ),
	.cout(\uart_rx_inst|baud_cnt[4]~22 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[4]~21 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|baud_cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N9
dffeas \uart_rx_inst|baud_cnt[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N11
dffeas \uart_rx_inst|baud_cnt[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \uart_rx_inst|Equal2~0 (
// Equation(s):
// \uart_rx_inst|Equal2~0_combout  = (\uart_rx_inst|baud_cnt [5] & (!\uart_rx_inst|baud_cnt [2] & (!\uart_rx_inst|baud_cnt [4] & \uart_rx_inst|baud_cnt [3])))

	.dataa(\uart_rx_inst|baud_cnt [5]),
	.datab(\uart_rx_inst|baud_cnt [2]),
	.datac(\uart_rx_inst|baud_cnt [4]),
	.datad(\uart_rx_inst|baud_cnt [3]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~0 .lut_mask = 16'h0200;
defparam \uart_rx_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \uart_rx_inst|Equal2~1 (
// Equation(s):
// \uart_rx_inst|Equal2~1_combout  = (\uart_rx_inst|baud_cnt [9] & (!\uart_rx_inst|baud_cnt [6] & (!\uart_rx_inst|baud_cnt [10] & \uart_rx_inst|baud_cnt [11])))

	.dataa(\uart_rx_inst|baud_cnt [9]),
	.datab(\uart_rx_inst|baud_cnt [6]),
	.datac(\uart_rx_inst|baud_cnt [10]),
	.datad(\uart_rx_inst|baud_cnt [11]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~1 .lut_mask = 16'h0200;
defparam \uart_rx_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \uart_rx_inst|Equal2~2 (
// Equation(s):
// \uart_rx_inst|Equal2~2_combout  = (\uart_rx_inst|Equal2~0_combout  & (!\uart_rx_inst|baud_cnt [12] & (\uart_rx_inst|Equal1~0_combout  & \uart_rx_inst|Equal2~1_combout )))

	.dataa(\uart_rx_inst|Equal2~0_combout ),
	.datab(\uart_rx_inst|baud_cnt [12]),
	.datac(\uart_rx_inst|Equal1~0_combout ),
	.datad(\uart_rx_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~2 .lut_mask = 16'h2000;
defparam \uart_rx_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N5
dffeas \uart_rx_inst|bit_flag (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|Equal2~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_flag .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \uart_rx_inst|Add1~0 (
// Equation(s):
// \uart_rx_inst|Add1~0_combout  = (\uart_rx_inst|bit_cnt [0] & (\uart_rx_inst|bit_flag~q  $ (VCC))) # (!\uart_rx_inst|bit_cnt [0] & (\uart_rx_inst|bit_flag~q  & VCC))
// \uart_rx_inst|Add1~1  = CARRY((\uart_rx_inst|bit_cnt [0] & \uart_rx_inst|bit_flag~q ))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|bit_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_rx_inst|Add1~0_combout ),
	.cout(\uart_rx_inst|Add1~1 ));
// synopsys translate_off
defparam \uart_rx_inst|Add1~0 .lut_mask = 16'h6688;
defparam \uart_rx_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \uart_rx_inst|Add1~2 (
// Equation(s):
// \uart_rx_inst|Add1~2_combout  = (\uart_rx_inst|bit_cnt [1] & (!\uart_rx_inst|Add1~1 )) # (!\uart_rx_inst|bit_cnt [1] & ((\uart_rx_inst|Add1~1 ) # (GND)))
// \uart_rx_inst|Add1~3  = CARRY((!\uart_rx_inst|Add1~1 ) # (!\uart_rx_inst|bit_cnt [1]))

	.dataa(gnd),
	.datab(\uart_rx_inst|bit_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|Add1~1 ),
	.combout(\uart_rx_inst|Add1~2_combout ),
	.cout(\uart_rx_inst|Add1~3 ));
// synopsys translate_off
defparam \uart_rx_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \uart_rx_inst|Add1~4 (
// Equation(s):
// \uart_rx_inst|Add1~4_combout  = (\uart_rx_inst|bit_cnt [2] & (\uart_rx_inst|Add1~3  $ (GND))) # (!\uart_rx_inst|bit_cnt [2] & (!\uart_rx_inst|Add1~3  & VCC))
// \uart_rx_inst|Add1~5  = CARRY((\uart_rx_inst|bit_cnt [2] & !\uart_rx_inst|Add1~3 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|bit_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|Add1~3 ),
	.combout(\uart_rx_inst|Add1~4_combout ),
	.cout(\uart_rx_inst|Add1~5 ));
// synopsys translate_off
defparam \uart_rx_inst|Add1~4 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \uart_rx_inst|bit_cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|Add1~4_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \uart_rx_inst|Add1~6 (
// Equation(s):
// \uart_rx_inst|Add1~6_combout  = \uart_rx_inst|Add1~5  $ (\uart_rx_inst|bit_cnt [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|bit_cnt [3]),
	.cin(\uart_rx_inst|Add1~5 ),
	.combout(\uart_rx_inst|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Add1~6 .lut_mask = 16'h0FF0;
defparam \uart_rx_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \uart_rx_inst|bit_cnt~1 (
// Equation(s):
// \uart_rx_inst|bit_cnt~1_combout  = (\uart_rx_inst|Add1~6_combout  & (((!\uart_rx_inst|bit_cnt [3]) # (!\uart_rx_inst|bit_flag~q )) # (!\uart_rx_inst|always4~0_combout )))

	.dataa(\uart_rx_inst|always4~0_combout ),
	.datab(\uart_rx_inst|bit_flag~q ),
	.datac(\uart_rx_inst|bit_cnt [3]),
	.datad(\uart_rx_inst|Add1~6_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|bit_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt~1 .lut_mask = 16'h7F00;
defparam \uart_rx_inst|bit_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \uart_rx_inst|bit_cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|bit_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \uart_rx_inst|bit_cnt~0 (
// Equation(s):
// \uart_rx_inst|bit_cnt~0_combout  = (\uart_rx_inst|Add1~0_combout  & (((!\uart_rx_inst|bit_cnt [3]) # (!\uart_rx_inst|bit_flag~q )) # (!\uart_rx_inst|always4~0_combout )))

	.dataa(\uart_rx_inst|always4~0_combout ),
	.datab(\uart_rx_inst|bit_flag~q ),
	.datac(\uart_rx_inst|Add1~0_combout ),
	.datad(\uart_rx_inst|bit_cnt [3]),
	.cin(gnd),
	.combout(\uart_rx_inst|bit_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt~0 .lut_mask = 16'h70F0;
defparam \uart_rx_inst|bit_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N27
dffeas \uart_rx_inst|bit_cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|bit_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \uart_rx_inst|bit_cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \uart_rx_inst|always4~0 (
// Equation(s):
// \uart_rx_inst|always4~0_combout  = (!\uart_rx_inst|bit_cnt [1] & (!\uart_rx_inst|bit_cnt [0] & !\uart_rx_inst|bit_cnt [2]))

	.dataa(gnd),
	.datab(\uart_rx_inst|bit_cnt [1]),
	.datac(\uart_rx_inst|bit_cnt [0]),
	.datad(\uart_rx_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\uart_rx_inst|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always4~0 .lut_mask = 16'h0003;
defparam \uart_rx_inst|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \uart_rx_inst|always4~1 (
// Equation(s):
// \uart_rx_inst|always4~1_combout  = (\uart_rx_inst|always4~0_combout  & (\uart_rx_inst|bit_flag~q  & \uart_rx_inst|bit_cnt [3]))

	.dataa(\uart_rx_inst|always4~0_combout ),
	.datab(gnd),
	.datac(\uart_rx_inst|bit_flag~q ),
	.datad(\uart_rx_inst|bit_cnt [3]),
	.cin(gnd),
	.combout(\uart_rx_inst|always4~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always4~1 .lut_mask = 16'hA000;
defparam \uart_rx_inst|always4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \uart_rx_inst|rx_flag~feeder (
// Equation(s):
// \uart_rx_inst|rx_flag~feeder_combout  = \uart_rx_inst|always4~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|always4~1_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_flag~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_flag~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|rx_flag~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \uart_rx_inst|rx_flag (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|rx_flag~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_flag .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_flag .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N9
dffeas \uart_rx_inst|po_flag (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_flag~q ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_flag .is_wysiwyg = "true";
defparam \uart_rx_inst|po_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add0~0 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add0~0_combout  = (\uart_rx_inst|po_flag~q  & (\fifi_sum_ctrl_inst|cnt_col [0] $ (VCC))) # (!\uart_rx_inst|po_flag~q  & (\fifi_sum_ctrl_inst|cnt_col [0] & VCC))
// \fifi_sum_ctrl_inst|Add0~1  = CARRY((\uart_rx_inst|po_flag~q  & \fifi_sum_ctrl_inst|cnt_col [0]))

	.dataa(\uart_rx_inst|po_flag~q ),
	.datab(\fifi_sum_ctrl_inst|cnt_col [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|Add0~0_combout ),
	.cout(\fifi_sum_ctrl_inst|Add0~1 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add0~0 .lut_mask = 16'h6688;
defparam \fifi_sum_ctrl_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N9
dffeas \fifi_sum_ctrl_inst|cnt_col[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|cnt_col [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_col[0] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|cnt_col[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add0~2 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add0~2_combout  = (\fifi_sum_ctrl_inst|cnt_col [1] & (!\fifi_sum_ctrl_inst|Add0~1 )) # (!\fifi_sum_ctrl_inst|cnt_col [1] & ((\fifi_sum_ctrl_inst|Add0~1 ) # (GND)))
// \fifi_sum_ctrl_inst|Add0~3  = CARRY((!\fifi_sum_ctrl_inst|Add0~1 ) # (!\fifi_sum_ctrl_inst|cnt_col [1]))

	.dataa(\fifi_sum_ctrl_inst|cnt_col [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|Add0~1 ),
	.combout(\fifi_sum_ctrl_inst|Add0~2_combout ),
	.cout(\fifi_sum_ctrl_inst|Add0~3 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \fifi_sum_ctrl_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N11
dffeas \fifi_sum_ctrl_inst|cnt_col[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|cnt_col [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_col[1] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|cnt_col[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Equal0~1 (
// Equation(s):
// \fifi_sum_ctrl_inst|Equal0~1_combout  = (\fifi_sum_ctrl_inst|cnt_col [1] & (!\fifi_sum_ctrl_inst|cnt_col [3] & (\fifi_sum_ctrl_inst|cnt_col [0] & !\fifi_sum_ctrl_inst|cnt_col [2])))

	.dataa(\fifi_sum_ctrl_inst|cnt_col [1]),
	.datab(\fifi_sum_ctrl_inst|cnt_col [3]),
	.datac(\fifi_sum_ctrl_inst|cnt_col [0]),
	.datad(\fifi_sum_ctrl_inst|cnt_col [2]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Equal0~1 .lut_mask = 16'h0020;
defparam \fifi_sum_ctrl_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add0~4 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add0~4_combout  = (\fifi_sum_ctrl_inst|cnt_col [2] & (\fifi_sum_ctrl_inst|Add0~3  $ (GND))) # (!\fifi_sum_ctrl_inst|cnt_col [2] & (!\fifi_sum_ctrl_inst|Add0~3  & VCC))
// \fifi_sum_ctrl_inst|Add0~5  = CARRY((\fifi_sum_ctrl_inst|cnt_col [2] & !\fifi_sum_ctrl_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|cnt_col [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|Add0~3 ),
	.combout(\fifi_sum_ctrl_inst|Add0~4_combout ),
	.cout(\fifi_sum_ctrl_inst|Add0~5 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \fifi_sum_ctrl_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \fifi_sum_ctrl_inst|cnt_col~0 (
// Equation(s):
// \fifi_sum_ctrl_inst|cnt_col~0_combout  = (\fifi_sum_ctrl_inst|Add0~4_combout  & (((!\uart_rx_inst|po_flag~q ) # (!\fifi_sum_ctrl_inst|Equal0~1_combout )) # (!\fifi_sum_ctrl_inst|Equal0~0_combout )))

	.dataa(\fifi_sum_ctrl_inst|Equal0~0_combout ),
	.datab(\fifi_sum_ctrl_inst|Equal0~1_combout ),
	.datac(\uart_rx_inst|po_flag~q ),
	.datad(\fifi_sum_ctrl_inst|Add0~4_combout ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|cnt_col~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_col~0 .lut_mask = 16'h7F00;
defparam \fifi_sum_ctrl_inst|cnt_col~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N1
dffeas \fifi_sum_ctrl_inst|cnt_col[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|cnt_col~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|cnt_col [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_col[2] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|cnt_col[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add0~6 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add0~6_combout  = (\fifi_sum_ctrl_inst|cnt_col [3] & (!\fifi_sum_ctrl_inst|Add0~5 )) # (!\fifi_sum_ctrl_inst|cnt_col [3] & ((\fifi_sum_ctrl_inst|Add0~5 ) # (GND)))
// \fifi_sum_ctrl_inst|Add0~7  = CARRY((!\fifi_sum_ctrl_inst|Add0~5 ) # (!\fifi_sum_ctrl_inst|cnt_col [3]))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|cnt_col [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|Add0~5 ),
	.combout(\fifi_sum_ctrl_inst|Add0~6_combout ),
	.cout(\fifi_sum_ctrl_inst|Add0~7 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \fifi_sum_ctrl_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N15
dffeas \fifi_sum_ctrl_inst|cnt_col[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|cnt_col [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_col[3] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|cnt_col[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add0~8 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add0~8_combout  = (\fifi_sum_ctrl_inst|cnt_col [4] & (\fifi_sum_ctrl_inst|Add0~7  $ (GND))) # (!\fifi_sum_ctrl_inst|cnt_col [4] & (!\fifi_sum_ctrl_inst|Add0~7  & VCC))
// \fifi_sum_ctrl_inst|Add0~9  = CARRY((\fifi_sum_ctrl_inst|cnt_col [4] & !\fifi_sum_ctrl_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|cnt_col [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|Add0~7 ),
	.combout(\fifi_sum_ctrl_inst|Add0~8_combout ),
	.cout(\fifi_sum_ctrl_inst|Add0~9 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \fifi_sum_ctrl_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N17
dffeas \fifi_sum_ctrl_inst|cnt_col[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|cnt_col [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_col[4] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|cnt_col[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add0~10 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add0~10_combout  = (\fifi_sum_ctrl_inst|cnt_col [5] & (!\fifi_sum_ctrl_inst|Add0~9 )) # (!\fifi_sum_ctrl_inst|cnt_col [5] & ((\fifi_sum_ctrl_inst|Add0~9 ) # (GND)))
// \fifi_sum_ctrl_inst|Add0~11  = CARRY((!\fifi_sum_ctrl_inst|Add0~9 ) # (!\fifi_sum_ctrl_inst|cnt_col [5]))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|cnt_col [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|Add0~9 ),
	.combout(\fifi_sum_ctrl_inst|Add0~10_combout ),
	.cout(\fifi_sum_ctrl_inst|Add0~11 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \fifi_sum_ctrl_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N19
dffeas \fifi_sum_ctrl_inst|cnt_col[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|cnt_col [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_col[5] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|cnt_col[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add0~12 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add0~12_combout  = (\fifi_sum_ctrl_inst|cnt_col [6] & (\fifi_sum_ctrl_inst|Add0~11  $ (GND))) # (!\fifi_sum_ctrl_inst|cnt_col [6] & (!\fifi_sum_ctrl_inst|Add0~11  & VCC))
// \fifi_sum_ctrl_inst|Add0~13  = CARRY((\fifi_sum_ctrl_inst|cnt_col [6] & !\fifi_sum_ctrl_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|cnt_col [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|Add0~11 ),
	.combout(\fifi_sum_ctrl_inst|Add0~12_combout ),
	.cout(\fifi_sum_ctrl_inst|Add0~13 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \fifi_sum_ctrl_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N21
dffeas \fifi_sum_ctrl_inst|cnt_col[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|cnt_col [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_col[6] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|cnt_col[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add0~14 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add0~14_combout  = \fifi_sum_ctrl_inst|cnt_col [7] $ (\fifi_sum_ctrl_inst|Add0~13 )

	.dataa(\fifi_sum_ctrl_inst|cnt_col [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\fifi_sum_ctrl_inst|Add0~13 ),
	.combout(\fifi_sum_ctrl_inst|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add0~14 .lut_mask = 16'h5A5A;
defparam \fifi_sum_ctrl_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N23
dffeas \fifi_sum_ctrl_inst|cnt_col[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|cnt_col [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_col[7] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|cnt_col[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Equal0~0 (
// Equation(s):
// \fifi_sum_ctrl_inst|Equal0~0_combout  = (!\fifi_sum_ctrl_inst|cnt_col [6] & (!\fifi_sum_ctrl_inst|cnt_col [5] & (!\fifi_sum_ctrl_inst|cnt_col [7] & !\fifi_sum_ctrl_inst|cnt_col [4])))

	.dataa(\fifi_sum_ctrl_inst|cnt_col [6]),
	.datab(\fifi_sum_ctrl_inst|cnt_col [5]),
	.datac(\fifi_sum_ctrl_inst|cnt_col [7]),
	.datad(\fifi_sum_ctrl_inst|cnt_col [4]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \fifi_sum_ctrl_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \fifi_sum_ctrl_inst|always0~0 (
// Equation(s):
// \fifi_sum_ctrl_inst|always0~0_combout  = (\fifi_sum_ctrl_inst|Equal0~0_combout  & (\uart_rx_inst|po_flag~q  & \fifi_sum_ctrl_inst|Equal0~1_combout ))

	.dataa(\fifi_sum_ctrl_inst|Equal0~0_combout ),
	.datab(gnd),
	.datac(\uart_rx_inst|po_flag~q ),
	.datad(\fifi_sum_ctrl_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|always0~0 .lut_mask = 16'hA000;
defparam \fifi_sum_ctrl_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add1~0 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add1~0_combout  = \fifi_sum_ctrl_inst|cnt_row [0] $ (VCC)
// \fifi_sum_ctrl_inst|Add1~1  = CARRY(\fifi_sum_ctrl_inst|cnt_row [0])

	.dataa(\fifi_sum_ctrl_inst|cnt_row [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|Add1~0_combout ),
	.cout(\fifi_sum_ctrl_inst|Add1~1 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add1~0 .lut_mask = 16'h55AA;
defparam \fifi_sum_ctrl_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Equal0~2 (
// Equation(s):
// \fifi_sum_ctrl_inst|Equal0~2_combout  = (\fifi_sum_ctrl_inst|Equal0~0_combout  & \fifi_sum_ctrl_inst|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fifi_sum_ctrl_inst|Equal0~0_combout ),
	.datad(\fifi_sum_ctrl_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Equal0~2 .lut_mask = 16'hF000;
defparam \fifi_sum_ctrl_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add1~2 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add1~2_combout  = (\fifi_sum_ctrl_inst|cnt_row [1] & (!\fifi_sum_ctrl_inst|Add1~1 )) # (!\fifi_sum_ctrl_inst|cnt_row [1] & ((\fifi_sum_ctrl_inst|Add1~1 ) # (GND)))
// \fifi_sum_ctrl_inst|Add1~3  = CARRY((!\fifi_sum_ctrl_inst|Add1~1 ) # (!\fifi_sum_ctrl_inst|cnt_row [1]))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|cnt_row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|Add1~1 ),
	.combout(\fifi_sum_ctrl_inst|Add1~2_combout ),
	.cout(\fifi_sum_ctrl_inst|Add1~3 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \fifi_sum_ctrl_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add1~4 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add1~4_combout  = (\fifi_sum_ctrl_inst|cnt_row [2] & (\fifi_sum_ctrl_inst|Add1~3  $ (GND))) # (!\fifi_sum_ctrl_inst|cnt_row [2] & (!\fifi_sum_ctrl_inst|Add1~3  & VCC))
// \fifi_sum_ctrl_inst|Add1~5  = CARRY((\fifi_sum_ctrl_inst|cnt_row [2] & !\fifi_sum_ctrl_inst|Add1~3 ))

	.dataa(\fifi_sum_ctrl_inst|cnt_row [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|Add1~3 ),
	.combout(\fifi_sum_ctrl_inst|Add1~4_combout ),
	.cout(\fifi_sum_ctrl_inst|Add1~5 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add1~4 .lut_mask = 16'hA50A;
defparam \fifi_sum_ctrl_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \fifi_sum_ctrl_inst|cnt_row[2]~3 (
// Equation(s):
// \fifi_sum_ctrl_inst|cnt_row[2]~3_combout  = (\fifi_sum_ctrl_inst|Add1~4_combout  & (((!\fifi_sum_ctrl_inst|always0~0_combout  & \fifi_sum_ctrl_inst|cnt_row [2])) # (!\fifi_sum_ctrl_inst|cnt_row[7]~0_combout ))) # (!\fifi_sum_ctrl_inst|Add1~4_combout  & 
// (!\fifi_sum_ctrl_inst|always0~0_combout  & (\fifi_sum_ctrl_inst|cnt_row [2])))

	.dataa(\fifi_sum_ctrl_inst|Add1~4_combout ),
	.datab(\fifi_sum_ctrl_inst|always0~0_combout ),
	.datac(\fifi_sum_ctrl_inst|cnt_row [2]),
	.datad(\fifi_sum_ctrl_inst|cnt_row[7]~0_combout ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|cnt_row[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_row[2]~3 .lut_mask = 16'h30BA;
defparam \fifi_sum_ctrl_inst|cnt_row[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N29
dffeas \fifi_sum_ctrl_inst|cnt_row[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|cnt_row[2]~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|cnt_row [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_row[2] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|cnt_row[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add1~6 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add1~6_combout  = (\fifi_sum_ctrl_inst|cnt_row [3] & (!\fifi_sum_ctrl_inst|Add1~5 )) # (!\fifi_sum_ctrl_inst|cnt_row [3] & ((\fifi_sum_ctrl_inst|Add1~5 ) # (GND)))
// \fifi_sum_ctrl_inst|Add1~7  = CARRY((!\fifi_sum_ctrl_inst|Add1~5 ) # (!\fifi_sum_ctrl_inst|cnt_row [3]))

	.dataa(\fifi_sum_ctrl_inst|cnt_row [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|Add1~5 ),
	.combout(\fifi_sum_ctrl_inst|Add1~6_combout ),
	.cout(\fifi_sum_ctrl_inst|Add1~7 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add1~6 .lut_mask = 16'h5A5F;
defparam \fifi_sum_ctrl_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \fifi_sum_ctrl_inst|cnt_row[3]~8 (
// Equation(s):
// \fifi_sum_ctrl_inst|cnt_row[3]~8_combout  = (\fifi_sum_ctrl_inst|always0~0_combout  & (\fifi_sum_ctrl_inst|Add1~6_combout  & ((!\fifi_sum_ctrl_inst|cnt_row[7]~0_combout )))) # (!\fifi_sum_ctrl_inst|always0~0_combout  & ((\fifi_sum_ctrl_inst|cnt_row [3]) # 
// ((\fifi_sum_ctrl_inst|Add1~6_combout  & !\fifi_sum_ctrl_inst|cnt_row[7]~0_combout ))))

	.dataa(\fifi_sum_ctrl_inst|always0~0_combout ),
	.datab(\fifi_sum_ctrl_inst|Add1~6_combout ),
	.datac(\fifi_sum_ctrl_inst|cnt_row [3]),
	.datad(\fifi_sum_ctrl_inst|cnt_row[7]~0_combout ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|cnt_row[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_row[3]~8 .lut_mask = 16'h50DC;
defparam \fifi_sum_ctrl_inst|cnt_row[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N11
dffeas \fifi_sum_ctrl_inst|cnt_row[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|cnt_row[3]~8_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|cnt_row [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_row[3] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|cnt_row[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add1~8 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add1~8_combout  = (\fifi_sum_ctrl_inst|cnt_row [4] & (\fifi_sum_ctrl_inst|Add1~7  $ (GND))) # (!\fifi_sum_ctrl_inst|cnt_row [4] & (!\fifi_sum_ctrl_inst|Add1~7  & VCC))
// \fifi_sum_ctrl_inst|Add1~9  = CARRY((\fifi_sum_ctrl_inst|cnt_row [4] & !\fifi_sum_ctrl_inst|Add1~7 ))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|cnt_row [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|Add1~7 ),
	.combout(\fifi_sum_ctrl_inst|Add1~8_combout ),
	.cout(\fifi_sum_ctrl_inst|Add1~9 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add1~8 .lut_mask = 16'hC30C;
defparam \fifi_sum_ctrl_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \fifi_sum_ctrl_inst|cnt_row[4]~7 (
// Equation(s):
// \fifi_sum_ctrl_inst|cnt_row[4]~7_combout  = (\fifi_sum_ctrl_inst|always0~0_combout  & (\fifi_sum_ctrl_inst|Add1~8_combout  & ((!\fifi_sum_ctrl_inst|cnt_row[7]~0_combout )))) # (!\fifi_sum_ctrl_inst|always0~0_combout  & ((\fifi_sum_ctrl_inst|cnt_row [4]) # 
// ((\fifi_sum_ctrl_inst|Add1~8_combout  & !\fifi_sum_ctrl_inst|cnt_row[7]~0_combout ))))

	.dataa(\fifi_sum_ctrl_inst|always0~0_combout ),
	.datab(\fifi_sum_ctrl_inst|Add1~8_combout ),
	.datac(\fifi_sum_ctrl_inst|cnt_row [4]),
	.datad(\fifi_sum_ctrl_inst|cnt_row[7]~0_combout ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|cnt_row[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_row[4]~7 .lut_mask = 16'h50DC;
defparam \fifi_sum_ctrl_inst|cnt_row[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N3
dffeas \fifi_sum_ctrl_inst|cnt_row[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|cnt_row[4]~7_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|cnt_row [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_row[4] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|cnt_row[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add1~10 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add1~10_combout  = (\fifi_sum_ctrl_inst|cnt_row [5] & (!\fifi_sum_ctrl_inst|Add1~9 )) # (!\fifi_sum_ctrl_inst|cnt_row [5] & ((\fifi_sum_ctrl_inst|Add1~9 ) # (GND)))
// \fifi_sum_ctrl_inst|Add1~11  = CARRY((!\fifi_sum_ctrl_inst|Add1~9 ) # (!\fifi_sum_ctrl_inst|cnt_row [5]))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|cnt_row [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|Add1~9 ),
	.combout(\fifi_sum_ctrl_inst|Add1~10_combout ),
	.cout(\fifi_sum_ctrl_inst|Add1~11 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add1~10 .lut_mask = 16'h3C3F;
defparam \fifi_sum_ctrl_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \fifi_sum_ctrl_inst|cnt_row[5]~6 (
// Equation(s):
// \fifi_sum_ctrl_inst|cnt_row[5]~6_combout  = (\fifi_sum_ctrl_inst|Add1~10_combout  & (((\fifi_sum_ctrl_inst|cnt_row [5] & !\fifi_sum_ctrl_inst|always0~0_combout )) # (!\fifi_sum_ctrl_inst|cnt_row[7]~0_combout ))) # (!\fifi_sum_ctrl_inst|Add1~10_combout  & 
// (((\fifi_sum_ctrl_inst|cnt_row [5] & !\fifi_sum_ctrl_inst|always0~0_combout ))))

	.dataa(\fifi_sum_ctrl_inst|Add1~10_combout ),
	.datab(\fifi_sum_ctrl_inst|cnt_row[7]~0_combout ),
	.datac(\fifi_sum_ctrl_inst|cnt_row [5]),
	.datad(\fifi_sum_ctrl_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|cnt_row[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_row[5]~6 .lut_mask = 16'h22F2;
defparam \fifi_sum_ctrl_inst|cnt_row[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \fifi_sum_ctrl_inst|cnt_row[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|cnt_row[5]~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|cnt_row [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_row[5] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|cnt_row[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add1~12 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add1~12_combout  = (\fifi_sum_ctrl_inst|cnt_row [6] & (\fifi_sum_ctrl_inst|Add1~11  $ (GND))) # (!\fifi_sum_ctrl_inst|cnt_row [6] & (!\fifi_sum_ctrl_inst|Add1~11  & VCC))
// \fifi_sum_ctrl_inst|Add1~13  = CARRY((\fifi_sum_ctrl_inst|cnt_row [6] & !\fifi_sum_ctrl_inst|Add1~11 ))

	.dataa(\fifi_sum_ctrl_inst|cnt_row [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|Add1~11 ),
	.combout(\fifi_sum_ctrl_inst|Add1~12_combout ),
	.cout(\fifi_sum_ctrl_inst|Add1~13 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add1~12 .lut_mask = 16'hA50A;
defparam \fifi_sum_ctrl_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \fifi_sum_ctrl_inst|cnt_row[6]~5 (
// Equation(s):
// \fifi_sum_ctrl_inst|cnt_row[6]~5_combout  = (\fifi_sum_ctrl_inst|always0~0_combout  & (\fifi_sum_ctrl_inst|Add1~12_combout  & ((!\fifi_sum_ctrl_inst|cnt_row[7]~0_combout )))) # (!\fifi_sum_ctrl_inst|always0~0_combout  & ((\fifi_sum_ctrl_inst|cnt_row [6]) 
// # ((\fifi_sum_ctrl_inst|Add1~12_combout  & !\fifi_sum_ctrl_inst|cnt_row[7]~0_combout ))))

	.dataa(\fifi_sum_ctrl_inst|always0~0_combout ),
	.datab(\fifi_sum_ctrl_inst|Add1~12_combout ),
	.datac(\fifi_sum_ctrl_inst|cnt_row [6]),
	.datad(\fifi_sum_ctrl_inst|cnt_row[7]~0_combout ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|cnt_row[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_row[6]~5 .lut_mask = 16'h50DC;
defparam \fifi_sum_ctrl_inst|cnt_row[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N7
dffeas \fifi_sum_ctrl_inst|cnt_row[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|cnt_row[6]~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|cnt_row [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_row[6] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|cnt_row[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add1~14 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add1~14_combout  = \fifi_sum_ctrl_inst|Add1~13  $ (\fifi_sum_ctrl_inst|cnt_row [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifi_sum_ctrl_inst|cnt_row [7]),
	.cin(\fifi_sum_ctrl_inst|Add1~13 ),
	.combout(\fifi_sum_ctrl_inst|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add1~14 .lut_mask = 16'h0FF0;
defparam \fifi_sum_ctrl_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \fifi_sum_ctrl_inst|cnt_row[7]~4 (
// Equation(s):
// \fifi_sum_ctrl_inst|cnt_row[7]~4_combout  = (\fifi_sum_ctrl_inst|Add1~14_combout  & (((\fifi_sum_ctrl_inst|cnt_row [7] & !\fifi_sum_ctrl_inst|always0~0_combout )) # (!\fifi_sum_ctrl_inst|cnt_row[7]~0_combout ))) # (!\fifi_sum_ctrl_inst|Add1~14_combout  & 
// (((\fifi_sum_ctrl_inst|cnt_row [7] & !\fifi_sum_ctrl_inst|always0~0_combout ))))

	.dataa(\fifi_sum_ctrl_inst|Add1~14_combout ),
	.datab(\fifi_sum_ctrl_inst|cnt_row[7]~0_combout ),
	.datac(\fifi_sum_ctrl_inst|cnt_row [7]),
	.datad(\fifi_sum_ctrl_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|cnt_row[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_row[7]~4 .lut_mask = 16'h22F2;
defparam \fifi_sum_ctrl_inst|cnt_row[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N1
dffeas \fifi_sum_ctrl_inst|cnt_row[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|cnt_row[7]~4_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|cnt_row [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_row[7] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|cnt_row[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \fifi_sum_ctrl_inst|always1~0 (
// Equation(s):
// \fifi_sum_ctrl_inst|always1~0_combout  = (!\fifi_sum_ctrl_inst|cnt_row [6] & (!\fifi_sum_ctrl_inst|cnt_row [5] & (!\fifi_sum_ctrl_inst|cnt_row [7] & !\fifi_sum_ctrl_inst|cnt_row [4])))

	.dataa(\fifi_sum_ctrl_inst|cnt_row [6]),
	.datab(\fifi_sum_ctrl_inst|cnt_row [5]),
	.datac(\fifi_sum_ctrl_inst|cnt_row [7]),
	.datad(\fifi_sum_ctrl_inst|cnt_row [4]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|always1~0 .lut_mask = 16'h0001;
defparam \fifi_sum_ctrl_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \fifi_sum_ctrl_inst|always1~1 (
// Equation(s):
// \fifi_sum_ctrl_inst|always1~1_combout  = (!\fifi_sum_ctrl_inst|cnt_row [1] & !\fifi_sum_ctrl_inst|cnt_row [0])

	.dataa(\fifi_sum_ctrl_inst|cnt_row [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifi_sum_ctrl_inst|cnt_row [0]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|always1~1 .lut_mask = 16'h0055;
defparam \fifi_sum_ctrl_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \fifi_sum_ctrl_inst|always1~2 (
// Equation(s):
// \fifi_sum_ctrl_inst|always1~2_combout  = (!\fifi_sum_ctrl_inst|cnt_row [3] & (\fifi_sum_ctrl_inst|always1~0_combout  & (\uart_rx_inst|po_flag~q  & \fifi_sum_ctrl_inst|always1~1_combout )))

	.dataa(\fifi_sum_ctrl_inst|cnt_row [3]),
	.datab(\fifi_sum_ctrl_inst|always1~0_combout ),
	.datac(\uart_rx_inst|po_flag~q ),
	.datad(\fifi_sum_ctrl_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|always1~2 .lut_mask = 16'h4000;
defparam \fifi_sum_ctrl_inst|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \fifi_sum_ctrl_inst|cnt_row[7]~0 (
// Equation(s):
// \fifi_sum_ctrl_inst|cnt_row[7]~0_combout  = (((\fifi_sum_ctrl_inst|always1~2_combout  & \fifi_sum_ctrl_inst|cnt_row [2])) # (!\uart_rx_inst|po_flag~q )) # (!\fifi_sum_ctrl_inst|Equal0~2_combout )

	.dataa(\fifi_sum_ctrl_inst|Equal0~2_combout ),
	.datab(\fifi_sum_ctrl_inst|always1~2_combout ),
	.datac(\uart_rx_inst|po_flag~q ),
	.datad(\fifi_sum_ctrl_inst|cnt_row [2]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|cnt_row[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_row[7]~0 .lut_mask = 16'hDF5F;
defparam \fifi_sum_ctrl_inst|cnt_row[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \fifi_sum_ctrl_inst|cnt_row[0]~2 (
// Equation(s):
// \fifi_sum_ctrl_inst|cnt_row[0]~2_combout  = (\fifi_sum_ctrl_inst|Add1~0_combout  & (((\fifi_sum_ctrl_inst|cnt_row [0] & !\fifi_sum_ctrl_inst|always0~0_combout )) # (!\fifi_sum_ctrl_inst|cnt_row[7]~0_combout ))) # (!\fifi_sum_ctrl_inst|Add1~0_combout  & 
// (((\fifi_sum_ctrl_inst|cnt_row [0] & !\fifi_sum_ctrl_inst|always0~0_combout ))))

	.dataa(\fifi_sum_ctrl_inst|Add1~0_combout ),
	.datab(\fifi_sum_ctrl_inst|cnt_row[7]~0_combout ),
	.datac(\fifi_sum_ctrl_inst|cnt_row [0]),
	.datad(\fifi_sum_ctrl_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|cnt_row[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_row[0]~2 .lut_mask = 16'h22F2;
defparam \fifi_sum_ctrl_inst|cnt_row[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N31
dffeas \fifi_sum_ctrl_inst|cnt_row[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|cnt_row[0]~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|cnt_row [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_row[0] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|cnt_row[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \fifi_sum_ctrl_inst|cnt_row[1]~1 (
// Equation(s):
// \fifi_sum_ctrl_inst|cnt_row[1]~1_combout  = (\fifi_sum_ctrl_inst|always0~0_combout  & (\fifi_sum_ctrl_inst|Add1~2_combout  & ((!\fifi_sum_ctrl_inst|cnt_row[7]~0_combout )))) # (!\fifi_sum_ctrl_inst|always0~0_combout  & ((\fifi_sum_ctrl_inst|cnt_row [1]) # 
// ((\fifi_sum_ctrl_inst|Add1~2_combout  & !\fifi_sum_ctrl_inst|cnt_row[7]~0_combout ))))

	.dataa(\fifi_sum_ctrl_inst|always0~0_combout ),
	.datab(\fifi_sum_ctrl_inst|Add1~2_combout ),
	.datac(\fifi_sum_ctrl_inst|cnt_row [1]),
	.datad(\fifi_sum_ctrl_inst|cnt_row[7]~0_combout ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|cnt_row[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_row[1]~1 .lut_mask = 16'h50DC;
defparam \fifi_sum_ctrl_inst|cnt_row[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N5
dffeas \fifi_sum_ctrl_inst|cnt_row[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|cnt_row[1]~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|cnt_row [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|cnt_row[1] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|cnt_row[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \fifi_sum_ctrl_inst|always7~0 (
// Equation(s):
// \fifi_sum_ctrl_inst|always7~0_combout  = (\fifi_sum_ctrl_inst|cnt_row [1]) # (\fifi_sum_ctrl_inst|cnt_row [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\fifi_sum_ctrl_inst|cnt_row [1]),
	.datad(\fifi_sum_ctrl_inst|cnt_row [2]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|always7~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|always7~0 .lut_mask = 16'hFFF0;
defparam \fifi_sum_ctrl_inst|always7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \fifi_sum_ctrl_inst|always7~1 (
// Equation(s):
// \fifi_sum_ctrl_inst|always7~1_combout  = (\uart_rx_inst|po_flag~q  & ((\fifi_sum_ctrl_inst|always7~0_combout ) # ((\fifi_sum_ctrl_inst|cnt_row [3]) # (!\fifi_sum_ctrl_inst|always1~0_combout ))))

	.dataa(\fifi_sum_ctrl_inst|always7~0_combout ),
	.datab(\fifi_sum_ctrl_inst|always1~0_combout ),
	.datac(\uart_rx_inst|po_flag~q ),
	.datad(\fifi_sum_ctrl_inst|cnt_row [3]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|always7~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|always7~1 .lut_mask = 16'hF0B0;
defparam \fifi_sum_ctrl_inst|always7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N3
dffeas \fifi_sum_ctrl_inst|rd_en (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|always7~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|rd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|rd_en .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|rd_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \fifi_sum_ctrl_inst|sum_flag~feeder (
// Equation(s):
// \fifi_sum_ctrl_inst|sum_flag~feeder_combout  = \fifi_sum_ctrl_inst|rd_en~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifi_sum_ctrl_inst|rd_en~q ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|sum_flag~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|sum_flag~feeder .lut_mask = 16'hFF00;
defparam \fifi_sum_ctrl_inst|sum_flag~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N31
dffeas \fifi_sum_ctrl_inst|sum_flag (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|sum_flag~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|sum_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|sum_flag .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|sum_flag .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N15
dffeas \fifi_sum_ctrl_inst|po_flag (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fifi_sum_ctrl_inst|sum_flag~q ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|po_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|po_flag .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|po_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \uart_tx_inst|Add1~0 (
// Equation(s):
// \uart_tx_inst|Add1~0_combout  = (\uart_tx_inst|bit_flag~q  & (\uart_tx_inst|bit_cnt [0] $ (VCC))) # (!\uart_tx_inst|bit_flag~q  & (\uart_tx_inst|bit_cnt [0] & VCC))
// \uart_tx_inst|Add1~1  = CARRY((\uart_tx_inst|bit_flag~q  & \uart_tx_inst|bit_cnt [0]))

	.dataa(\uart_tx_inst|bit_flag~q ),
	.datab(\uart_tx_inst|bit_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_tx_inst|Add1~0_combout ),
	.cout(\uart_tx_inst|Add1~1 ));
// synopsys translate_off
defparam \uart_tx_inst|Add1~0 .lut_mask = 16'h6688;
defparam \uart_tx_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N13
dffeas \uart_tx_inst|bit_cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_tx_inst|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|bit_cnt[0] .is_wysiwyg = "true";
defparam \uart_tx_inst|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \uart_tx_inst|Add1~2 (
// Equation(s):
// \uart_tx_inst|Add1~2_combout  = (\uart_tx_inst|bit_cnt [1] & (!\uart_tx_inst|Add1~1 )) # (!\uart_tx_inst|bit_cnt [1] & ((\uart_tx_inst|Add1~1 ) # (GND)))
// \uart_tx_inst|Add1~3  = CARRY((!\uart_tx_inst|Add1~1 ) # (!\uart_tx_inst|bit_cnt [1]))

	.dataa(gnd),
	.datab(\uart_tx_inst|bit_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|Add1~1 ),
	.combout(\uart_tx_inst|Add1~2_combout ),
	.cout(\uart_tx_inst|Add1~3 ));
// synopsys translate_off
defparam \uart_tx_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \uart_tx_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \uart_tx_inst|bit_cnt~0 (
// Equation(s):
// \uart_tx_inst|bit_cnt~0_combout  = (\uart_tx_inst|Add1~2_combout  & !\uart_tx_inst|always0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_tx_inst|Add1~2_combout ),
	.datad(\uart_tx_inst|always0~1_combout ),
	.cin(gnd),
	.combout(\uart_tx_inst|bit_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|bit_cnt~0 .lut_mask = 16'h00F0;
defparam \uart_tx_inst|bit_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N1
dffeas \uart_tx_inst|bit_cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_tx_inst|bit_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|bit_cnt[1] .is_wysiwyg = "true";
defparam \uart_tx_inst|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \uart_tx_inst|Add1~4 (
// Equation(s):
// \uart_tx_inst|Add1~4_combout  = (\uart_tx_inst|bit_cnt [2] & (\uart_tx_inst|Add1~3  $ (GND))) # (!\uart_tx_inst|bit_cnt [2] & (!\uart_tx_inst|Add1~3  & VCC))
// \uart_tx_inst|Add1~5  = CARRY((\uart_tx_inst|bit_cnt [2] & !\uart_tx_inst|Add1~3 ))

	.dataa(gnd),
	.datab(\uart_tx_inst|bit_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|Add1~3 ),
	.combout(\uart_tx_inst|Add1~4_combout ),
	.cout(\uart_tx_inst|Add1~5 ));
// synopsys translate_off
defparam \uart_tx_inst|Add1~4 .lut_mask = 16'hC30C;
defparam \uart_tx_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \uart_tx_inst|bit_cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_tx_inst|Add1~4_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|bit_cnt[2] .is_wysiwyg = "true";
defparam \uart_tx_inst|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \uart_tx_inst|Add1~6 (
// Equation(s):
// \uart_tx_inst|Add1~6_combout  = \uart_tx_inst|bit_cnt [3] $ (\uart_tx_inst|Add1~5 )

	.dataa(gnd),
	.datab(\uart_tx_inst|bit_cnt [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_tx_inst|Add1~5 ),
	.combout(\uart_tx_inst|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Add1~6 .lut_mask = 16'h3C3C;
defparam \uart_tx_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \uart_tx_inst|bit_cnt~1 (
// Equation(s):
// \uart_tx_inst|bit_cnt~1_combout  = (!\uart_tx_inst|always0~1_combout  & \uart_tx_inst|Add1~6_combout )

	.dataa(gnd),
	.datab(\uart_tx_inst|always0~1_combout ),
	.datac(gnd),
	.datad(\uart_tx_inst|Add1~6_combout ),
	.cin(gnd),
	.combout(\uart_tx_inst|bit_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|bit_cnt~1 .lut_mask = 16'h3300;
defparam \uart_tx_inst|bit_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N5
dffeas \uart_tx_inst|bit_cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_tx_inst|bit_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|bit_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|bit_cnt[3] .is_wysiwyg = "true";
defparam \uart_tx_inst|bit_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \uart_tx_inst|always0~0 (
// Equation(s):
// \uart_tx_inst|always0~0_combout  = (\uart_tx_inst|bit_cnt [3] & \uart_tx_inst|bit_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_tx_inst|bit_cnt [3]),
	.datad(\uart_tx_inst|bit_flag~q ),
	.cin(gnd),
	.combout(\uart_tx_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|always0~0 .lut_mask = 16'hF000;
defparam \uart_tx_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \uart_tx_inst|always0~1 (
// Equation(s):
// \uart_tx_inst|always0~1_combout  = (\uart_tx_inst|always0~0_combout  & (!\uart_tx_inst|bit_cnt [1] & (\uart_tx_inst|bit_cnt [0] & !\uart_tx_inst|bit_cnt [2])))

	.dataa(\uart_tx_inst|always0~0_combout ),
	.datab(\uart_tx_inst|bit_cnt [1]),
	.datac(\uart_tx_inst|bit_cnt [0]),
	.datad(\uart_tx_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\uart_tx_inst|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|always0~1 .lut_mask = 16'h0020;
defparam \uart_tx_inst|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \uart_tx_inst|work_en~0 (
// Equation(s):
// \uart_tx_inst|work_en~0_combout  = (\fifi_sum_ctrl_inst|po_flag~q ) # ((\uart_tx_inst|work_en~q  & !\uart_tx_inst|always0~1_combout ))

	.dataa(\fifi_sum_ctrl_inst|po_flag~q ),
	.datab(gnd),
	.datac(\uart_tx_inst|work_en~q ),
	.datad(\uart_tx_inst|always0~1_combout ),
	.cin(gnd),
	.combout(\uart_tx_inst|work_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|work_en~0 .lut_mask = 16'hAAFA;
defparam \uart_tx_inst|work_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N9
dffeas \uart_tx_inst|work_en (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_tx_inst|work_en~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|work_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|work_en .is_wysiwyg = "true";
defparam \uart_tx_inst|work_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[12]~37 (
// Equation(s):
// \uart_tx_inst|baud_cnt[12]~37_combout  = \uart_tx_inst|baud_cnt [12] $ (!\uart_tx_inst|baud_cnt[11]~36 )

	.dataa(gnd),
	.datab(\uart_tx_inst|baud_cnt [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_tx_inst|baud_cnt[11]~36 ),
	.combout(\uart_tx_inst|baud_cnt[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[12]~37 .lut_mask = 16'hC3C3;
defparam \uart_tx_inst|baud_cnt[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N29
dffeas \uart_tx_inst|baud_cnt[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[12]~37_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[12] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \uart_tx_inst|Equal1~3 (
// Equation(s):
// \uart_tx_inst|Equal1~3_combout  = (\uart_tx_inst|baud_cnt [10] & \uart_tx_inst|baud_cnt [12])

	.dataa(gnd),
	.datab(\uart_tx_inst|baud_cnt [10]),
	.datac(gnd),
	.datad(\uart_tx_inst|baud_cnt [12]),
	.cin(gnd),
	.combout(\uart_tx_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Equal1~3 .lut_mask = 16'hCC00;
defparam \uart_tx_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \uart_tx_inst|always1~0 (
// Equation(s):
// \uart_tx_inst|always1~0_combout  = ((\uart_tx_inst|Equal1~2_combout  & (\uart_tx_inst|Equal1~1_combout  & \uart_tx_inst|Equal1~3_combout ))) # (!\uart_tx_inst|work_en~q )

	.dataa(\uart_tx_inst|Equal1~2_combout ),
	.datab(\uart_tx_inst|Equal1~1_combout ),
	.datac(\uart_tx_inst|work_en~q ),
	.datad(\uart_tx_inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\uart_tx_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|always1~0 .lut_mask = 16'h8F0F;
defparam \uart_tx_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N5
dffeas \uart_tx_inst|baud_cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[0]~13_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[0] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[1]~15 (
// Equation(s):
// \uart_tx_inst|baud_cnt[1]~15_combout  = (\uart_tx_inst|baud_cnt [1] & (!\uart_tx_inst|baud_cnt[0]~14 )) # (!\uart_tx_inst|baud_cnt [1] & ((\uart_tx_inst|baud_cnt[0]~14 ) # (GND)))
// \uart_tx_inst|baud_cnt[1]~16  = CARRY((!\uart_tx_inst|baud_cnt[0]~14 ) # (!\uart_tx_inst|baud_cnt [1]))

	.dataa(\uart_tx_inst|baud_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[0]~14 ),
	.combout(\uart_tx_inst|baud_cnt[1]~15_combout ),
	.cout(\uart_tx_inst|baud_cnt[1]~16 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[1]~15 .lut_mask = 16'h5A5F;
defparam \uart_tx_inst|baud_cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \uart_tx_inst|baud_cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[1] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[2]~17 (
// Equation(s):
// \uart_tx_inst|baud_cnt[2]~17_combout  = (\uart_tx_inst|baud_cnt [2] & (\uart_tx_inst|baud_cnt[1]~16  $ (GND))) # (!\uart_tx_inst|baud_cnt [2] & (!\uart_tx_inst|baud_cnt[1]~16  & VCC))
// \uart_tx_inst|baud_cnt[2]~18  = CARRY((\uart_tx_inst|baud_cnt [2] & !\uart_tx_inst|baud_cnt[1]~16 ))

	.dataa(gnd),
	.datab(\uart_tx_inst|baud_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[1]~16 ),
	.combout(\uart_tx_inst|baud_cnt[2]~17_combout ),
	.cout(\uart_tx_inst|baud_cnt[2]~18 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[2]~17 .lut_mask = 16'hC30C;
defparam \uart_tx_inst|baud_cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N9
dffeas \uart_tx_inst|baud_cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[2] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[3]~19 (
// Equation(s):
// \uart_tx_inst|baud_cnt[3]~19_combout  = (\uart_tx_inst|baud_cnt [3] & (!\uart_tx_inst|baud_cnt[2]~18 )) # (!\uart_tx_inst|baud_cnt [3] & ((\uart_tx_inst|baud_cnt[2]~18 ) # (GND)))
// \uart_tx_inst|baud_cnt[3]~20  = CARRY((!\uart_tx_inst|baud_cnt[2]~18 ) # (!\uart_tx_inst|baud_cnt [3]))

	.dataa(\uart_tx_inst|baud_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[2]~18 ),
	.combout(\uart_tx_inst|baud_cnt[3]~19_combout ),
	.cout(\uart_tx_inst|baud_cnt[3]~20 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[3]~19 .lut_mask = 16'h5A5F;
defparam \uart_tx_inst|baud_cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N11
dffeas \uart_tx_inst|baud_cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[3] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[4]~21 (
// Equation(s):
// \uart_tx_inst|baud_cnt[4]~21_combout  = (\uart_tx_inst|baud_cnt [4] & (\uart_tx_inst|baud_cnt[3]~20  $ (GND))) # (!\uart_tx_inst|baud_cnt [4] & (!\uart_tx_inst|baud_cnt[3]~20  & VCC))
// \uart_tx_inst|baud_cnt[4]~22  = CARRY((\uart_tx_inst|baud_cnt [4] & !\uart_tx_inst|baud_cnt[3]~20 ))

	.dataa(\uart_tx_inst|baud_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[3]~20 ),
	.combout(\uart_tx_inst|baud_cnt[4]~21_combout ),
	.cout(\uart_tx_inst|baud_cnt[4]~22 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[4]~21 .lut_mask = 16'hA50A;
defparam \uart_tx_inst|baud_cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N13
dffeas \uart_tx_inst|baud_cnt[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[4] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[5]~23 (
// Equation(s):
// \uart_tx_inst|baud_cnt[5]~23_combout  = (\uart_tx_inst|baud_cnt [5] & (!\uart_tx_inst|baud_cnt[4]~22 )) # (!\uart_tx_inst|baud_cnt [5] & ((\uart_tx_inst|baud_cnt[4]~22 ) # (GND)))
// \uart_tx_inst|baud_cnt[5]~24  = CARRY((!\uart_tx_inst|baud_cnt[4]~22 ) # (!\uart_tx_inst|baud_cnt [5]))

	.dataa(gnd),
	.datab(\uart_tx_inst|baud_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[4]~22 ),
	.combout(\uart_tx_inst|baud_cnt[5]~23_combout ),
	.cout(\uart_tx_inst|baud_cnt[5]~24 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[5]~23 .lut_mask = 16'h3C3F;
defparam \uart_tx_inst|baud_cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N15
dffeas \uart_tx_inst|baud_cnt[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[5] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[6]~25 (
// Equation(s):
// \uart_tx_inst|baud_cnt[6]~25_combout  = (\uart_tx_inst|baud_cnt [6] & (\uart_tx_inst|baud_cnt[5]~24  $ (GND))) # (!\uart_tx_inst|baud_cnt [6] & (!\uart_tx_inst|baud_cnt[5]~24  & VCC))
// \uart_tx_inst|baud_cnt[6]~26  = CARRY((\uart_tx_inst|baud_cnt [6] & !\uart_tx_inst|baud_cnt[5]~24 ))

	.dataa(gnd),
	.datab(\uart_tx_inst|baud_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[5]~24 ),
	.combout(\uart_tx_inst|baud_cnt[6]~25_combout ),
	.cout(\uart_tx_inst|baud_cnt[6]~26 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[6]~25 .lut_mask = 16'hC30C;
defparam \uart_tx_inst|baud_cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \uart_tx_inst|baud_cnt[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[6] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[7]~27 (
// Equation(s):
// \uart_tx_inst|baud_cnt[7]~27_combout  = (\uart_tx_inst|baud_cnt [7] & (!\uart_tx_inst|baud_cnt[6]~26 )) # (!\uart_tx_inst|baud_cnt [7] & ((\uart_tx_inst|baud_cnt[6]~26 ) # (GND)))
// \uart_tx_inst|baud_cnt[7]~28  = CARRY((!\uart_tx_inst|baud_cnt[6]~26 ) # (!\uart_tx_inst|baud_cnt [7]))

	.dataa(gnd),
	.datab(\uart_tx_inst|baud_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[6]~26 ),
	.combout(\uart_tx_inst|baud_cnt[7]~27_combout ),
	.cout(\uart_tx_inst|baud_cnt[7]~28 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[7]~27 .lut_mask = 16'h3C3F;
defparam \uart_tx_inst|baud_cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \uart_tx_inst|baud_cnt[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[7] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[8]~29 (
// Equation(s):
// \uart_tx_inst|baud_cnt[8]~29_combout  = (\uart_tx_inst|baud_cnt [8] & (\uart_tx_inst|baud_cnt[7]~28  $ (GND))) # (!\uart_tx_inst|baud_cnt [8] & (!\uart_tx_inst|baud_cnt[7]~28  & VCC))
// \uart_tx_inst|baud_cnt[8]~30  = CARRY((\uart_tx_inst|baud_cnt [8] & !\uart_tx_inst|baud_cnt[7]~28 ))

	.dataa(gnd),
	.datab(\uart_tx_inst|baud_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[7]~28 ),
	.combout(\uart_tx_inst|baud_cnt[8]~29_combout ),
	.cout(\uart_tx_inst|baud_cnt[8]~30 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[8]~29 .lut_mask = 16'hC30C;
defparam \uart_tx_inst|baud_cnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N21
dffeas \uart_tx_inst|baud_cnt[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[8] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \uart_tx_inst|baud_cnt[9]~31 (
// Equation(s):
// \uart_tx_inst|baud_cnt[9]~31_combout  = (\uart_tx_inst|baud_cnt [9] & (!\uart_tx_inst|baud_cnt[8]~30 )) # (!\uart_tx_inst|baud_cnt [9] & ((\uart_tx_inst|baud_cnt[8]~30 ) # (GND)))
// \uart_tx_inst|baud_cnt[9]~32  = CARRY((!\uart_tx_inst|baud_cnt[8]~30 ) # (!\uart_tx_inst|baud_cnt [9]))

	.dataa(\uart_tx_inst|baud_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|baud_cnt[8]~30 ),
	.combout(\uart_tx_inst|baud_cnt[9]~31_combout ),
	.cout(\uart_tx_inst|baud_cnt[9]~32 ));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[9]~31 .lut_mask = 16'h5A5F;
defparam \uart_tx_inst|baud_cnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N23
dffeas \uart_tx_inst|baud_cnt[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[9] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \uart_tx_inst|baud_cnt[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_tx_inst|baud_cnt[10]~33_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|baud_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|baud_cnt[10] .is_wysiwyg = "true";
defparam \uart_tx_inst|baud_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \uart_tx_inst|Equal2~0 (
// Equation(s):
// \uart_tx_inst|Equal2~0_combout  = (!\uart_tx_inst|baud_cnt [2] & (!\uart_tx_inst|baud_cnt [1] & (!\uart_tx_inst|baud_cnt [6] & !\uart_tx_inst|baud_cnt [4])))

	.dataa(\uart_tx_inst|baud_cnt [2]),
	.datab(\uart_tx_inst|baud_cnt [1]),
	.datac(\uart_tx_inst|baud_cnt [6]),
	.datad(\uart_tx_inst|baud_cnt [4]),
	.cin(gnd),
	.combout(\uart_tx_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Equal2~0 .lut_mask = 16'h0001;
defparam \uart_tx_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \uart_tx_inst|Equal2~1 (
// Equation(s):
// \uart_tx_inst|Equal2~1_combout  = (!\uart_tx_inst|baud_cnt [10] & (\uart_tx_inst|Equal1~1_combout  & (\uart_tx_inst|Equal2~0_combout  & !\uart_tx_inst|baud_cnt [12])))

	.dataa(\uart_tx_inst|baud_cnt [10]),
	.datab(\uart_tx_inst|Equal1~1_combout ),
	.datac(\uart_tx_inst|Equal2~0_combout ),
	.datad(\uart_tx_inst|baud_cnt [12]),
	.cin(gnd),
	.combout(\uart_tx_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Equal2~1 .lut_mask = 16'h0040;
defparam \uart_tx_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N7
dffeas \uart_tx_inst|bit_flag (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_tx_inst|Equal2~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|bit_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|bit_flag .is_wysiwyg = "true";
defparam \uart_tx_inst|bit_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \uart_tx_inst|tx~3 (
// Equation(s):
// \uart_tx_inst|tx~3_combout  = (!\uart_tx_inst|tx~q  & !\uart_tx_inst|bit_flag~q )

	.dataa(gnd),
	.datab(\uart_tx_inst|tx~q ),
	.datac(gnd),
	.datad(\uart_tx_inst|bit_flag~q ),
	.cin(gnd),
	.combout(\uart_tx_inst|tx~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|tx~3 .lut_mask = 16'h0033;
defparam \uart_tx_inst|tx~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & VCC)))) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] $ (((VCC) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]))))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .lut_mask = 16'hC309;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] $ (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]) # (GND))))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7])) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .lut_mask = 16'h3C6F;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y9_N19
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]) # ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7])))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datac(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFFFE;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFFEF;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & VCC)))) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] $ (((VCC) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]))))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .lut_mask = 16'hC309;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y9_N21
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] $ (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  & (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]) # (GND))))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9])) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .lut_mask = 16'h3C6F;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y9_N23
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout  = \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] $ 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT )

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 .lut_mask = 16'hC3C3;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y9_N25
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]) # 
// ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]) # ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]) # 
// (!\fifi_sum_ctrl_inst|rd_en~q )))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.datac(\fifi_sum_ctrl_inst|rd_en~q ),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFEF;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ) # ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ) # 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ))))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.datac(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .lut_mask = 16'hFE00;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \fifi_sum_ctrl_inst|always5~0 (
// Equation(s):
// \fifi_sum_ctrl_inst|always5~0_combout  = \fifi_sum_ctrl_inst|cnt_row [2] $ (((\fifi_sum_ctrl_inst|cnt_row [1]) # (\fifi_sum_ctrl_inst|cnt_row [0])))

	.dataa(\fifi_sum_ctrl_inst|cnt_row [1]),
	.datab(\fifi_sum_ctrl_inst|cnt_row [0]),
	.datac(gnd),
	.datad(\fifi_sum_ctrl_inst|cnt_row [2]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|always5~0 .lut_mask = 16'h11EE;
defparam \fifi_sum_ctrl_inst|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \fifi_sum_ctrl_inst|always5~1 (
// Equation(s):
// \fifi_sum_ctrl_inst|always5~1_combout  = (\fifi_sum_ctrl_inst|always5~0_combout  & (\fifi_sum_ctrl_inst|always1~0_combout  & (\uart_rx_inst|po_flag~q  & !\fifi_sum_ctrl_inst|cnt_row [3])))

	.dataa(\fifi_sum_ctrl_inst|always5~0_combout ),
	.datab(\fifi_sum_ctrl_inst|always1~0_combout ),
	.datac(\uart_rx_inst|po_flag~q ),
	.datad(\fifi_sum_ctrl_inst|cnt_row [3]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|always5~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|always5~1 .lut_mask = 16'h0080;
defparam \fifi_sum_ctrl_inst|always5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N13
dffeas \fifi_sum_ctrl_inst|wr_en2 (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|always5~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|wr_en2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_en2 .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|wr_en2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ) # (\fifi_sum_ctrl_inst|wr_en2~q ))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.datac(gnd),
	.datad(\fifi_sum_ctrl_inst|wr_en2~q ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .lut_mask = 16'hFFEE;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N25
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\fifi_sum_ctrl_inst|rd_en~q ))) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & 
// (\fifi_sum_ctrl_inst|wr_en2~q  $ (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \fifi_sum_ctrl_inst|rd_en~q )))))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\fifi_sum_ctrl_inst|rd_en~q ),
	.datad(\fifi_sum_ctrl_inst|wr_en2~q ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h95C0;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N5
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (GND))))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y9_N7
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & VCC)))) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y9_N9
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # (GND))))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y9_N11
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & VCC)))) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]))))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y9_N13
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # (GND))))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h3C6F;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y9_N15
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N17
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] & (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] & 
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8])))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datac(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & \fifi_sum_ctrl_inst|wr_en2~q ))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(\fifi_sum_ctrl_inst|wr_en2~q ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'hC000;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] & (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & 
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.datac(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .lut_mask = 16'h8000;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout  = (!\fifi_sum_ctrl_inst|rd_en~q  & ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  & \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ))))

	.dataa(\fifi_sum_ctrl_inst|rd_en~q ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datac(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .lut_mask = 16'h5450;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N13
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & \fifi_sum_ctrl_inst|wr_en2~q )

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifi_sum_ctrl_inst|wr_en2~q ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h5500;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \fifi_sum_ctrl_inst|rd_en~q )

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\fifi_sum_ctrl_inst|rd_en~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hC0C0;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \uart_rx_inst|Decoder0~2 (
// Equation(s):
// \uart_rx_inst|Decoder0~2_combout  = (!\uart_rx_inst|always4~0_combout  & (\uart_rx_inst|bit_flag~q  & (\uart_rx_inst|bit_cnt [0] & !\uart_rx_inst|bit_cnt [3])))

	.dataa(\uart_rx_inst|always4~0_combout ),
	.datab(\uart_rx_inst|bit_flag~q ),
	.datac(\uart_rx_inst|bit_cnt [0]),
	.datad(\uart_rx_inst|bit_cnt [3]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~2 .lut_mask = 16'h0040;
defparam \uart_rx_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \uart_rx_inst|Decoder0~5 (
// Equation(s):
// \uart_rx_inst|Decoder0~5_combout  = (!\uart_rx_inst|bit_cnt [1] & !\uart_rx_inst|bit_cnt [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_rx_inst|bit_cnt [1]),
	.datad(\uart_rx_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~5 .lut_mask = 16'h000F;
defparam \uart_rx_inst|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \uart_rx_inst|rx_data[0]~5 (
// Equation(s):
// \uart_rx_inst|rx_data[0]~5_combout  = (\uart_rx_inst|Decoder0~2_combout  & ((\uart_rx_inst|Decoder0~5_combout  & (!\uart_rx_inst|rx_reg3~q )) # (!\uart_rx_inst|Decoder0~5_combout  & ((\uart_rx_inst|rx_data [0]))))) # (!\uart_rx_inst|Decoder0~2_combout  & 
// (((\uart_rx_inst|rx_data [0]))))

	.dataa(\uart_rx_inst|Decoder0~2_combout ),
	.datab(\uart_rx_inst|rx_reg3~q ),
	.datac(\uart_rx_inst|rx_data [0]),
	.datad(\uart_rx_inst|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[0]~5 .lut_mask = 16'h72F0;
defparam \uart_rx_inst|rx_data[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N9
dffeas \uart_rx_inst|rx_data[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[0]~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N15
dffeas \uart_rx_inst|po_data[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_data [0]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N14
cycloneive_lcell_comb \fifi_sum_ctrl_inst|wr_data2[0]~feeder (
// Equation(s):
// \fifi_sum_ctrl_inst|wr_data2[0]~feeder_combout  = \uart_rx_inst|po_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|po_data [0]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|wr_data2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data2[0]~feeder .lut_mask = 16'hFF00;
defparam \fifi_sum_ctrl_inst|wr_data2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N15
dffeas \fifi_sum_ctrl_inst|wr_data2[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|wr_data2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|wr_data2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data2[0] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|wr_data2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N1
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N3
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N5
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N6
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N7
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N9
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N11
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N13
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N15
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  $ (GND))) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  & VCC))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// !\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N17
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT )) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ) # (GND)))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N19
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout  = \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] $ 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT )

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .lut_mask = 16'hC3C3;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N21
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y9_N3
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y9_N5
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y9_N7
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y9_N9
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y9_N11
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # (GND)))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y9_N13
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N14
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  $ (GND))) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  & VCC))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// !\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y9_N15
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT )) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # (GND)))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y9_N17
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  $ (GND))) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  & VCC))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// !\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y9_N19
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT )) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ) # (GND)))
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y9_N21
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout  = \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10] $ 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT )

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 .lut_mask = 16'hA5A5;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y9_N23
dffeas \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \uart_rx_inst|Decoder0~0 (
// Equation(s):
// \uart_rx_inst|Decoder0~0_combout  = (!\uart_rx_inst|always4~0_combout  & (\uart_rx_inst|bit_flag~q  & (!\uart_rx_inst|bit_cnt [0] & !\uart_rx_inst|bit_cnt [3])))

	.dataa(\uart_rx_inst|always4~0_combout ),
	.datab(\uart_rx_inst|bit_flag~q ),
	.datac(\uart_rx_inst|bit_cnt [0]),
	.datad(\uart_rx_inst|bit_cnt [3]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~0 .lut_mask = 16'h0004;
defparam \uart_rx_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \uart_rx_inst|Decoder0~1 (
// Equation(s):
// \uart_rx_inst|Decoder0~1_combout  = (\uart_rx_inst|bit_cnt [1] & \uart_rx_inst|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_rx_inst|bit_cnt [1]),
	.datad(\uart_rx_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~1 .lut_mask = 16'hF000;
defparam \uart_rx_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \uart_rx_inst|rx_data[1]~4 (
// Equation(s):
// \uart_rx_inst|rx_data[1]~4_combout  = (\uart_rx_inst|Decoder0~1_combout  & ((\uart_rx_inst|bit_cnt [2] & ((\uart_rx_inst|rx_data [1]))) # (!\uart_rx_inst|bit_cnt [2] & (!\uart_rx_inst|rx_reg3~q )))) # (!\uart_rx_inst|Decoder0~1_combout  & 
// (((\uart_rx_inst|rx_data [1]))))

	.dataa(\uart_rx_inst|Decoder0~1_combout ),
	.datab(\uart_rx_inst|rx_reg3~q ),
	.datac(\uart_rx_inst|rx_data [1]),
	.datad(\uart_rx_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[1]~4 .lut_mask = 16'hF072;
defparam \uart_rx_inst|rx_data[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N15
dffeas \uart_rx_inst|rx_data[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[1]~4_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N17
dffeas \uart_rx_inst|po_data[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_data [1]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneive_lcell_comb \fifi_sum_ctrl_inst|wr_data2[1]~feeder (
// Equation(s):
// \fifi_sum_ctrl_inst|wr_data2[1]~feeder_combout  = \uart_rx_inst|po_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|po_data [1]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|wr_data2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data2[1]~feeder .lut_mask = 16'hFF00;
defparam \fifi_sum_ctrl_inst|wr_data2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N13
dffeas \fifi_sum_ctrl_inst|wr_data2[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|wr_data2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|wr_data2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data2[1] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|wr_data2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \uart_rx_inst|Decoder0~4 (
// Equation(s):
// \uart_rx_inst|Decoder0~4_combout  = (\uart_rx_inst|bit_cnt [1] & \uart_rx_inst|Decoder0~2_combout )

	.dataa(\uart_rx_inst|bit_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~4 .lut_mask = 16'hAA00;
defparam \uart_rx_inst|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \uart_rx_inst|rx_data[6]~6 (
// Equation(s):
// \uart_rx_inst|rx_data[6]~6_combout  = (\uart_rx_inst|Decoder0~4_combout  & ((\uart_rx_inst|bit_cnt [2] & (!\uart_rx_inst|rx_reg3~q )) # (!\uart_rx_inst|bit_cnt [2] & ((\uart_rx_inst|rx_data [6]))))) # (!\uart_rx_inst|Decoder0~4_combout  & 
// (((\uart_rx_inst|rx_data [6]))))

	.dataa(\uart_rx_inst|Decoder0~4_combout ),
	.datab(\uart_rx_inst|rx_reg3~q ),
	.datac(\uart_rx_inst|rx_data [6]),
	.datad(\uart_rx_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[6]~6 .lut_mask = 16'h72F0;
defparam \uart_rx_inst|rx_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \uart_rx_inst|rx_data[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[6]~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[6] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N27
dffeas \uart_rx_inst|po_data[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_data [6]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[6] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \fifi_sum_ctrl_inst|wr_data2[6]~feeder (
// Equation(s):
// \fifi_sum_ctrl_inst|wr_data2[6]~feeder_combout  = \uart_rx_inst|po_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|po_data [6]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|wr_data2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data2[6]~feeder .lut_mask = 16'hFF00;
defparam \fifi_sum_ctrl_inst|wr_data2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N25
dffeas \fifi_sum_ctrl_inst|wr_data2[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|wr_data2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|wr_data2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data2[6] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|wr_data2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \uart_rx_inst|rx_data[7]~7 (
// Equation(s):
// \uart_rx_inst|rx_data[7]~7_combout  = (\uart_rx_inst|always4~1_combout  & ((!\uart_rx_inst|rx_reg3~q ))) # (!\uart_rx_inst|always4~1_combout  & (\uart_rx_inst|rx_data [7]))

	.dataa(\uart_rx_inst|always4~1_combout ),
	.datab(gnd),
	.datac(\uart_rx_inst|rx_data [7]),
	.datad(\uart_rx_inst|rx_reg3~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[7]~7 .lut_mask = 16'h50FA;
defparam \uart_rx_inst|rx_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \uart_rx_inst|rx_data[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[7]~7_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[7] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N29
dffeas \uart_rx_inst|po_data[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_data [7]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[7] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cycloneive_lcell_comb \fifi_sum_ctrl_inst|wr_data2[7]~feeder (
// Equation(s):
// \fifi_sum_ctrl_inst|wr_data2[7]~feeder_combout  = \uart_rx_inst|po_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|po_data [7]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|wr_data2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data2[7]~feeder .lut_mask = 16'hFF00;
defparam \fifi_sum_ctrl_inst|wr_data2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N21
dffeas \fifi_sum_ctrl_inst|wr_data2[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|wr_data2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|wr_data2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data2[7] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|wr_data2[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\sys_clk~inputclkctrl_outclk ),
	.ena0(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\fifi_sum_ctrl_inst|wr_data2 [7],\fifi_sum_ctrl_inst|wr_data2 [6],\fifi_sum_ctrl_inst|wr_data2 [1],\fifi_sum_ctrl_inst|wr_data2 [0]}),
	.portaaddr({\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_core_clock_enable = "ena0";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena1";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena1";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ALTSYNCRAM";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 11;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 4;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 2047;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 2048;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 11;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 4;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 2047;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 2048;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # ((GND))))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N11
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ((VCC)))) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N13
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ (((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & (((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # (GND))))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N15
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & VCC)))) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]))))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N17
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ (((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & (((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # (GND))))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h3C6F;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N19
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & VCC)))) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] $ (((VCC) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]))))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .lut_mask = 16'hC309;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N21
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] $ (((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]) # ((GND))))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] $ 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .lut_mask = 16'h5A6F;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N23
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & VCC)))) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] $ (((VCC) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]))))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .lut_mask = 16'hC309;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N25
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] $ (((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  & ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]) # ((GND))))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] $ 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .lut_mask = 16'h5A6F;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N27
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout  = \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] $ 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT )

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 .lut_mask = 16'hC3C3;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N29
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]) # 
// ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]) # ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]) # 
// (!\fifi_sum_ctrl_inst|rd_en~q )))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datac(\fifi_sum_ctrl_inst|rd_en~q ),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFEF;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFFEF;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]) # ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]) # 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datac(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFFFE;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ) # 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ))))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.datac(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .lut_mask = 16'hFE00;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \fifi_sum_ctrl_inst|wr_en1~0 (
// Equation(s):
// \fifi_sum_ctrl_inst|wr_en1~0_combout  = (!\fifi_sum_ctrl_inst|cnt_row [3] & (\uart_rx_inst|po_flag~q  & !\fifi_sum_ctrl_inst|cnt_row [2]))

	.dataa(\fifi_sum_ctrl_inst|cnt_row [3]),
	.datab(gnd),
	.datac(\uart_rx_inst|po_flag~q ),
	.datad(\fifi_sum_ctrl_inst|cnt_row [2]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|wr_en1~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_en1~0 .lut_mask = 16'h0050;
defparam \fifi_sum_ctrl_inst|wr_en1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneive_lcell_comb \fifi_sum_ctrl_inst|wr_en1_reg~0 (
// Equation(s):
// \fifi_sum_ctrl_inst|wr_en1_reg~0_combout  = (\fifi_sum_ctrl_inst|wr_en2~q  & \fifi_sum_ctrl_inst|rd_en~q )

	.dataa(\fifi_sum_ctrl_inst|wr_en2~q ),
	.datab(\fifi_sum_ctrl_inst|rd_en~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|wr_en1_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_en1_reg~0 .lut_mask = 16'h8888;
defparam \fifi_sum_ctrl_inst|wr_en1_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N31
dffeas \fifi_sum_ctrl_inst|wr_en1_reg (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|wr_en1_reg~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|wr_en1_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_en1_reg .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|wr_en1_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \fifi_sum_ctrl_inst|wr_en1~1 (
// Equation(s):
// \fifi_sum_ctrl_inst|wr_en1~1_combout  = (\fifi_sum_ctrl_inst|wr_en1_reg~q ) # ((\fifi_sum_ctrl_inst|wr_en1~0_combout  & (\fifi_sum_ctrl_inst|always1~0_combout  & \fifi_sum_ctrl_inst|always1~1_combout )))

	.dataa(\fifi_sum_ctrl_inst|wr_en1~0_combout ),
	.datab(\fifi_sum_ctrl_inst|always1~0_combout ),
	.datac(\fifi_sum_ctrl_inst|wr_en1_reg~q ),
	.datad(\fifi_sum_ctrl_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|wr_en1~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_en1~1 .lut_mask = 16'hF8F0;
defparam \fifi_sum_ctrl_inst|wr_en1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N5
dffeas \fifi_sum_ctrl_inst|wr_en1 (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|wr_en1~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|wr_en1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_en1 .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|wr_en1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ) # ((\fifi_sum_ctrl_inst|wr_en1~q ) # 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.datac(\fifi_sum_ctrl_inst|wr_en1~q ),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .lut_mask = 16'hFFFC;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N1
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ((\fifi_sum_ctrl_inst|rd_en~q )))) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & 
// (\fifi_sum_ctrl_inst|wr_en1~q  $ (((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \fifi_sum_ctrl_inst|rd_en~q )))))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\fifi_sum_ctrl_inst|wr_en1~q ),
	.datad(\fifi_sum_ctrl_inst|rd_en~q ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h9C50;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N9
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & (\fifi_sum_ctrl_inst|wr_en1~q  & 
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(gnd),
	.datac(\fifi_sum_ctrl_inst|wr_en1~q ),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'hA000;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] & 
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout )))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .lut_mask = 16'h8000;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] & 
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6])))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datac(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout  = (!\fifi_sum_ctrl_inst|rd_en~q  & ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  & \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ))))

	.dataa(\fifi_sum_ctrl_inst|rd_en~q ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.datac(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .lut_mask = 16'h5450;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N5
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & \fifi_sum_ctrl_inst|wr_en1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\fifi_sum_ctrl_inst|wr_en1~q ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h0F00;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N4
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \fifi_sum_ctrl_inst|rd_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\fifi_sum_ctrl_inst|rd_en~q ),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hF000;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N30
cycloneive_lcell_comb \fifi_sum_ctrl_inst|wr_data1~5 (
// Equation(s):
// \fifi_sum_ctrl_inst|wr_data1~5_combout  = (\fifi_sum_ctrl_inst|always1~2_combout  & ((\fifi_sum_ctrl_inst|cnt_row [2] & ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]))) # (!\fifi_sum_ctrl_inst|cnt_row 
// [2] & (\uart_rx_inst|po_data [0])))) # (!\fifi_sum_ctrl_inst|always1~2_combout  & (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]))))

	.dataa(\fifi_sum_ctrl_inst|always1~2_combout ),
	.datab(\uart_rx_inst|po_data [0]),
	.datac(\fifi_sum_ctrl_inst|cnt_row [2]),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|wr_data1~5_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data1~5 .lut_mask = 16'hFD08;
defparam \fifi_sum_ctrl_inst|wr_data1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N31
dffeas \fifi_sum_ctrl_inst|wr_data1[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|wr_data1~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|wr_en1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|wr_data1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data1[0] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|wr_data1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N6
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y10_N7
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y10_N9
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N10
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y10_N11
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y10_N13
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y10_N15
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y10_N17
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y10_N19
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y10_N21
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  $ (GND))) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  & VCC))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// !\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y10_N23
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT )) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ) # (GND)))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y10_N25
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout  = \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] $ 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT )

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .lut_mask = 16'hA5A5;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y10_N27
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N11
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N13
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N15
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N17
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N19
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # (GND)))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N21
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  $ (GND))) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  & VCC))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// !\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N23
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT )) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # (GND)))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N25
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  $ (GND))) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  & VCC))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// !\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N27
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9] & 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT )) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ) # (GND)))
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT  = CARRY((!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]))

	.dataa(gnd),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.cout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N29
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneive_lcell_comb \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 (
// Equation(s):
// \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout  = \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10] $ 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT )

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ),
	.combout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 .lut_mask = 16'hA5A5;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N31
dffeas \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneive_lcell_comb \fifi_sum_ctrl_inst|wr_data1~4 (
// Equation(s):
// \fifi_sum_ctrl_inst|wr_data1~4_combout  = (\fifi_sum_ctrl_inst|always1~2_combout  & ((\fifi_sum_ctrl_inst|cnt_row [2] & (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1])) # (!\fifi_sum_ctrl_inst|cnt_row 
// [2] & ((\uart_rx_inst|po_data [1]))))) # (!\fifi_sum_ctrl_inst|always1~2_combout  & (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]))))

	.dataa(\fifi_sum_ctrl_inst|always1~2_combout ),
	.datab(\fifi_sum_ctrl_inst|cnt_row [2]),
	.datac(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]),
	.datad(\uart_rx_inst|po_data [1]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|wr_data1~4_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data1~4 .lut_mask = 16'hF2D0;
defparam \fifi_sum_ctrl_inst|wr_data1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N9
dffeas \fifi_sum_ctrl_inst|wr_data1[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|wr_data1~4_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|wr_en1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|wr_data1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data1[1] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|wr_data1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N26
cycloneive_lcell_comb \fifi_sum_ctrl_inst|wr_data1~6 (
// Equation(s):
// \fifi_sum_ctrl_inst|wr_data1~6_combout  = (\fifi_sum_ctrl_inst|always1~2_combout  & ((\fifi_sum_ctrl_inst|cnt_row [2] & ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]))) # (!\fifi_sum_ctrl_inst|cnt_row 
// [2] & (\uart_rx_inst|po_data [6])))) # (!\fifi_sum_ctrl_inst|always1~2_combout  & (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]))))

	.dataa(\fifi_sum_ctrl_inst|always1~2_combout ),
	.datab(\uart_rx_inst|po_data [6]),
	.datac(\fifi_sum_ctrl_inst|cnt_row [2]),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|wr_data1~6_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data1~6 .lut_mask = 16'hFD08;
defparam \fifi_sum_ctrl_inst|wr_data1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N27
dffeas \fifi_sum_ctrl_inst|wr_data1[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|wr_data1~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|wr_en1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|wr_data1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data1[6] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|wr_data1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N18
cycloneive_lcell_comb \fifi_sum_ctrl_inst|wr_data1~7 (
// Equation(s):
// \fifi_sum_ctrl_inst|wr_data1~7_combout  = (\fifi_sum_ctrl_inst|always1~2_combout  & ((\fifi_sum_ctrl_inst|cnt_row [2] & ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]))) # (!\fifi_sum_ctrl_inst|cnt_row 
// [2] & (\uart_rx_inst|po_data [7])))) # (!\fifi_sum_ctrl_inst|always1~2_combout  & (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]))))

	.dataa(\fifi_sum_ctrl_inst|always1~2_combout ),
	.datab(\uart_rx_inst|po_data [7]),
	.datac(\fifi_sum_ctrl_inst|cnt_row [2]),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|wr_data1~7_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data1~7 .lut_mask = 16'hFD08;
defparam \fifi_sum_ctrl_inst|wr_data1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N19
dffeas \fifi_sum_ctrl_inst|wr_data1[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|wr_data1~7_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|wr_en1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|wr_data1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data1[7] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|wr_data1[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\sys_clk~inputclkctrl_outclk ),
	.ena0(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\fifi_sum_ctrl_inst|wr_data1 [7],\fifi_sum_ctrl_inst|wr_data1 [6],\fifi_sum_ctrl_inst|wr_data1 [1],\fifi_sum_ctrl_inst|wr_data1 [0]}),
	.portaaddr({\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_core_clock_enable = "ena0";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena1";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena1";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ALTSYNCRAM";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 11;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 4;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 2047;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 2048;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 11;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 4;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 2047;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 2048;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \uart_rx_inst|rx_data[2]~3 (
// Equation(s):
// \uart_rx_inst|rx_data[2]~3_combout  = (\uart_rx_inst|Decoder0~4_combout  & ((\uart_rx_inst|bit_cnt [2] & ((\uart_rx_inst|rx_data [2]))) # (!\uart_rx_inst|bit_cnt [2] & (!\uart_rx_inst|rx_reg3~q )))) # (!\uart_rx_inst|Decoder0~4_combout  & 
// (((\uart_rx_inst|rx_data [2]))))

	.dataa(\uart_rx_inst|Decoder0~4_combout ),
	.datab(\uart_rx_inst|rx_reg3~q ),
	.datac(\uart_rx_inst|rx_data [2]),
	.datad(\uart_rx_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[2]~3 .lut_mask = 16'hF072;
defparam \uart_rx_inst|rx_data[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \uart_rx_inst|rx_data[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[2]~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N19
dffeas \uart_rx_inst|po_data[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_data [2]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
cycloneive_lcell_comb \fifi_sum_ctrl_inst|wr_data2[2]~feeder (
// Equation(s):
// \fifi_sum_ctrl_inst|wr_data2[2]~feeder_combout  = \uart_rx_inst|po_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|po_data [2]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|wr_data2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data2[2]~feeder .lut_mask = 16'hFF00;
defparam \fifi_sum_ctrl_inst|wr_data2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N27
dffeas \fifi_sum_ctrl_inst|wr_data2[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|wr_data2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|wr_data2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data2[2] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|wr_data2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \uart_rx_inst|Decoder0~3 (
// Equation(s):
// \uart_rx_inst|Decoder0~3_combout  = (!\uart_rx_inst|bit_cnt [1] & \uart_rx_inst|bit_cnt [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_rx_inst|bit_cnt [1]),
	.datad(\uart_rx_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~3 .lut_mask = 16'h0F00;
defparam \uart_rx_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \uart_rx_inst|rx_data[3]~2 (
// Equation(s):
// \uart_rx_inst|rx_data[3]~2_combout  = (\uart_rx_inst|Decoder0~3_combout  & ((\uart_rx_inst|Decoder0~0_combout  & (!\uart_rx_inst|rx_reg3~q )) # (!\uart_rx_inst|Decoder0~0_combout  & ((\uart_rx_inst|rx_data [3]))))) # (!\uart_rx_inst|Decoder0~3_combout  & 
// (((\uart_rx_inst|rx_data [3]))))

	.dataa(\uart_rx_inst|Decoder0~3_combout ),
	.datab(\uart_rx_inst|rx_reg3~q ),
	.datac(\uart_rx_inst|rx_data [3]),
	.datad(\uart_rx_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[3]~2 .lut_mask = 16'h72F0;
defparam \uart_rx_inst|rx_data[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N31
dffeas \uart_rx_inst|rx_data[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[3]~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N21
dffeas \uart_rx_inst|po_data[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_data [3]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
cycloneive_lcell_comb \fifi_sum_ctrl_inst|wr_data2[3]~feeder (
// Equation(s):
// \fifi_sum_ctrl_inst|wr_data2[3]~feeder_combout  = \uart_rx_inst|po_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|po_data [3]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|wr_data2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data2[3]~feeder .lut_mask = 16'hFF00;
defparam \fifi_sum_ctrl_inst|wr_data2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N25
dffeas \fifi_sum_ctrl_inst|wr_data2[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|wr_data2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|wr_data2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data2[3] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|wr_data2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \uart_rx_inst|rx_data[4]~1 (
// Equation(s):
// \uart_rx_inst|rx_data[4]~1_combout  = (\uart_rx_inst|Decoder0~2_combout  & ((\uart_rx_inst|Decoder0~3_combout  & (!\uart_rx_inst|rx_reg3~q )) # (!\uart_rx_inst|Decoder0~3_combout  & ((\uart_rx_inst|rx_data [4]))))) # (!\uart_rx_inst|Decoder0~2_combout  & 
// (((\uart_rx_inst|rx_data [4]))))

	.dataa(\uart_rx_inst|Decoder0~2_combout ),
	.datab(\uart_rx_inst|rx_reg3~q ),
	.datac(\uart_rx_inst|rx_data [4]),
	.datad(\uart_rx_inst|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[4]~1 .lut_mask = 16'h72F0;
defparam \uart_rx_inst|rx_data[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \uart_rx_inst|rx_data[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[4]~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N23
dffeas \uart_rx_inst|po_data[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_data [4]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
cycloneive_lcell_comb \fifi_sum_ctrl_inst|wr_data2[4]~feeder (
// Equation(s):
// \fifi_sum_ctrl_inst|wr_data2[4]~feeder_combout  = \uart_rx_inst|po_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|po_data [4]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|wr_data2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data2[4]~feeder .lut_mask = 16'hFF00;
defparam \fifi_sum_ctrl_inst|wr_data2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N31
dffeas \fifi_sum_ctrl_inst|wr_data2[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|wr_data2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|wr_data2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data2[4] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|wr_data2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \uart_rx_inst|rx_data[5]~0 (
// Equation(s):
// \uart_rx_inst|rx_data[5]~0_combout  = (\uart_rx_inst|Decoder0~1_combout  & ((\uart_rx_inst|bit_cnt [2] & (!\uart_rx_inst|rx_reg3~q )) # (!\uart_rx_inst|bit_cnt [2] & ((\uart_rx_inst|rx_data [5]))))) # (!\uart_rx_inst|Decoder0~1_combout  & 
// (((\uart_rx_inst|rx_data [5]))))

	.dataa(\uart_rx_inst|Decoder0~1_combout ),
	.datab(\uart_rx_inst|rx_reg3~q ),
	.datac(\uart_rx_inst|rx_data [5]),
	.datad(\uart_rx_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[5]~0 .lut_mask = 16'h72F0;
defparam \uart_rx_inst|rx_data[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N5
dffeas \uart_rx_inst|rx_data[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[5]~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N25
dffeas \uart_rx_inst|po_data[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_data [5]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneive_lcell_comb \fifi_sum_ctrl_inst|wr_data2[5]~feeder (
// Equation(s):
// \fifi_sum_ctrl_inst|wr_data2[5]~feeder_combout  = \uart_rx_inst|po_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|po_data [5]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|wr_data2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data2[5]~feeder .lut_mask = 16'hFF00;
defparam \fifi_sum_ctrl_inst|wr_data2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N29
dffeas \fifi_sum_ctrl_inst|wr_data2[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|wr_data2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|wr_data2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data2[5] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|wr_data2[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 (
	.portawe(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\sys_clk~inputclkctrl_outclk ),
	.ena0(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\fifi_sum_ctrl_inst|wr_data2 [5],\fifi_sum_ctrl_inst|wr_data2 [4],\fifi_sum_ctrl_inst|wr_data2 [3],\fifi_sum_ctrl_inst|wr_data2 [2]}),
	.portaaddr({\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .clk0_core_clock_enable = "ena0";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .clk1_core_clock_enable = "ena1";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .clk1_input_clock_enable = "ena1";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .data_interleave_offset_in_bits = 1;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .data_interleave_width_in_bits = 1;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .logical_ram_name = "fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ALTSYNCRAM";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .mixed_port_feed_through_mode = "dont_care";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .operation_mode = "dual_port";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_address_clear = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_address_width = 11;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_byte_enable_clock = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_data_out_clear = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_data_out_clock = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_data_width = 4;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_first_address = 0;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_first_bit_number = 2;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_last_address = 2047;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_logical_ram_depth = 2048;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_logical_ram_width = 8;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_address_clear = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_address_clock = "clock1";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_address_width = 11;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_data_out_clear = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_data_out_clock = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_data_width = 4;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_first_address = 0;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_first_bit_number = 2;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_last_address = 2047;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_logical_ram_depth = 2048;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_logical_ram_width = 8;
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_read_enable_clock = "clock1";
defparam \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N10
cycloneive_lcell_comb \fifi_sum_ctrl_inst|wr_data1~3 (
// Equation(s):
// \fifi_sum_ctrl_inst|wr_data1~3_combout  = (\fifi_sum_ctrl_inst|always1~2_combout  & ((\fifi_sum_ctrl_inst|cnt_row [2] & ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2]))) # (!\fifi_sum_ctrl_inst|cnt_row 
// [2] & (\uart_rx_inst|po_data [2])))) # (!\fifi_sum_ctrl_inst|always1~2_combout  & (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2]))))

	.dataa(\fifi_sum_ctrl_inst|always1~2_combout ),
	.datab(\fifi_sum_ctrl_inst|cnt_row [2]),
	.datac(\uart_rx_inst|po_data [2]),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|wr_data1~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data1~3 .lut_mask = 16'hFD20;
defparam \fifi_sum_ctrl_inst|wr_data1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N11
dffeas \fifi_sum_ctrl_inst|wr_data1[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|wr_data1~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|wr_en1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|wr_data1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data1[2] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|wr_data1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cycloneive_lcell_comb \fifi_sum_ctrl_inst|wr_data1~2 (
// Equation(s):
// \fifi_sum_ctrl_inst|wr_data1~2_combout  = (\fifi_sum_ctrl_inst|always1~2_combout  & ((\fifi_sum_ctrl_inst|cnt_row [2] & ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]))) # (!\fifi_sum_ctrl_inst|cnt_row 
// [2] & (\uart_rx_inst|po_data [3])))) # (!\fifi_sum_ctrl_inst|always1~2_combout  & (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]))))

	.dataa(\fifi_sum_ctrl_inst|always1~2_combout ),
	.datab(\fifi_sum_ctrl_inst|cnt_row [2]),
	.datac(\uart_rx_inst|po_data [3]),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|wr_data1~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data1~2 .lut_mask = 16'hFD20;
defparam \fifi_sum_ctrl_inst|wr_data1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N17
dffeas \fifi_sum_ctrl_inst|wr_data1[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|wr_data1~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|wr_en1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|wr_data1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data1[3] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|wr_data1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N2
cycloneive_lcell_comb \fifi_sum_ctrl_inst|wr_data1~1 (
// Equation(s):
// \fifi_sum_ctrl_inst|wr_data1~1_combout  = (\fifi_sum_ctrl_inst|cnt_row [2] & (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4])))) # (!\fifi_sum_ctrl_inst|cnt_row [2] & 
// ((\fifi_sum_ctrl_inst|always1~2_combout  & (\uart_rx_inst|po_data [4])) # (!\fifi_sum_ctrl_inst|always1~2_combout  & ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4])))))

	.dataa(\uart_rx_inst|po_data [4]),
	.datab(\fifi_sum_ctrl_inst|cnt_row [2]),
	.datac(\fifi_sum_ctrl_inst|always1~2_combout ),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|wr_data1~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data1~1 .lut_mask = 16'hEF20;
defparam \fifi_sum_ctrl_inst|wr_data1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N3
dffeas \fifi_sum_ctrl_inst|wr_data1[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|wr_data1~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|wr_en1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|wr_data1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data1[4] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|wr_data1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneive_lcell_comb \fifi_sum_ctrl_inst|wr_data1~0 (
// Equation(s):
// \fifi_sum_ctrl_inst|wr_data1~0_combout  = (\fifi_sum_ctrl_inst|always1~2_combout  & ((\fifi_sum_ctrl_inst|cnt_row [2] & ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]))) # (!\fifi_sum_ctrl_inst|cnt_row 
// [2] & (\uart_rx_inst|po_data [5])))) # (!\fifi_sum_ctrl_inst|always1~2_combout  & (((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]))))

	.dataa(\fifi_sum_ctrl_inst|always1~2_combout ),
	.datab(\uart_rx_inst|po_data [5]),
	.datac(\fifi_sum_ctrl_inst|cnt_row [2]),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|wr_data1~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data1~0 .lut_mask = 16'hFD08;
defparam \fifi_sum_ctrl_inst|wr_data1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N1
dffeas \fifi_sum_ctrl_inst|wr_data1[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|wr_data1~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|wr_en1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|wr_data1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|wr_data1[5] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|wr_data1[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 (
	.portawe(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\sys_clk~inputclkctrl_outclk ),
	.ena0(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\fifi_sum_ctrl_inst|wr_data1 [5],\fifi_sum_ctrl_inst|wr_data1 [4],\fifi_sum_ctrl_inst|wr_data1 [3],\fifi_sum_ctrl_inst|wr_data1 [2]}),
	.portaaddr({\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .clk0_core_clock_enable = "ena0";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .clk1_core_clock_enable = "ena1";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .clk1_input_clock_enable = "ena1";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .data_interleave_offset_in_bits = 1;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .data_interleave_width_in_bits = 1;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .logical_ram_name = "fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ALTSYNCRAM";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .mixed_port_feed_through_mode = "dont_care";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .operation_mode = "dual_port";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_address_clear = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_address_width = 11;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_byte_enable_clock = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_data_out_clear = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_data_out_clock = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_data_width = 4;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_first_address = 0;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_first_bit_number = 2;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_last_address = 2047;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_logical_ram_depth = 2048;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_logical_ram_width = 8;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_address_clear = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_address_clock = "clock1";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_address_width = 11;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_data_out_clear = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_data_out_clock = "none";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_data_width = 4;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_first_address = 0;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_first_bit_number = 2;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_last_address = 2047;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_logical_ram_depth = 2048;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_logical_ram_width = 8;
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_read_enable_clock = "clock1";
defparam \fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add2~0 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add2~0_combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] & (\uart_rx_inst|po_data [0] $ (VCC))) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] & (\uart_rx_inst|po_data [0] & VCC))
// \fifi_sum_ctrl_inst|Add2~1  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] & \uart_rx_inst|po_data [0]))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]),
	.datab(\uart_rx_inst|po_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|Add2~0_combout ),
	.cout(\fifi_sum_ctrl_inst|Add2~1 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add2~0 .lut_mask = 16'h6688;
defparam \fifi_sum_ctrl_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add2~2 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add2~2_combout  = (\uart_rx_inst|po_data [1] & ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] & (\fifi_sum_ctrl_inst|Add2~1  & VCC)) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] & (!\fifi_sum_ctrl_inst|Add2~1 )))) # (!\uart_rx_inst|po_data [1] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] & (!\fifi_sum_ctrl_inst|Add2~1 )) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] & 
// ((\fifi_sum_ctrl_inst|Add2~1 ) # (GND)))))
// \fifi_sum_ctrl_inst|Add2~3  = CARRY((\uart_rx_inst|po_data [1] & (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] & !\fifi_sum_ctrl_inst|Add2~1 )) # (!\uart_rx_inst|po_data [1] & 
// ((!\fifi_sum_ctrl_inst|Add2~1 ) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]))))

	.dataa(\uart_rx_inst|po_data [1]),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|Add2~1 ),
	.combout(\fifi_sum_ctrl_inst|Add2~2_combout ),
	.cout(\fifi_sum_ctrl_inst|Add2~3 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add2~2 .lut_mask = 16'h9617;
defparam \fifi_sum_ctrl_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add2~4 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add2~4_combout  = ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] $ (\uart_rx_inst|po_data [2] $ (!\fifi_sum_ctrl_inst|Add2~3 )))) # (GND)
// \fifi_sum_ctrl_inst|Add2~5  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & ((\uart_rx_inst|po_data [2]) # (!\fifi_sum_ctrl_inst|Add2~3 ))) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & (\uart_rx_inst|po_data [2] & !\fifi_sum_ctrl_inst|Add2~3 )))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2]),
	.datab(\uart_rx_inst|po_data [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|Add2~3 ),
	.combout(\fifi_sum_ctrl_inst|Add2~4_combout ),
	.cout(\fifi_sum_ctrl_inst|Add2~5 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add2~4 .lut_mask = 16'h698E;
defparam \fifi_sum_ctrl_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add2~6 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add2~6_combout  = (\uart_rx_inst|po_data [3] & ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & (\fifi_sum_ctrl_inst|Add2~5  & VCC)) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & (!\fifi_sum_ctrl_inst|Add2~5 )))) # (!\uart_rx_inst|po_data [3] & 
// ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & (!\fifi_sum_ctrl_inst|Add2~5 )) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & 
// ((\fifi_sum_ctrl_inst|Add2~5 ) # (GND)))))
// \fifi_sum_ctrl_inst|Add2~7  = CARRY((\uart_rx_inst|po_data [3] & (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & !\fifi_sum_ctrl_inst|Add2~5 )) # (!\uart_rx_inst|po_data [3] & 
// ((!\fifi_sum_ctrl_inst|Add2~5 ) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]))))

	.dataa(\uart_rx_inst|po_data [3]),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|Add2~5 ),
	.combout(\fifi_sum_ctrl_inst|Add2~6_combout ),
	.cout(\fifi_sum_ctrl_inst|Add2~7 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add2~6 .lut_mask = 16'h9617;
defparam \fifi_sum_ctrl_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add2~8 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add2~8_combout  = ((\uart_rx_inst|po_data [4] $ (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] $ (!\fifi_sum_ctrl_inst|Add2~7 )))) # (GND)
// \fifi_sum_ctrl_inst|Add2~9  = CARRY((\uart_rx_inst|po_data [4] & ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4]) # (!\fifi_sum_ctrl_inst|Add2~7 ))) # (!\uart_rx_inst|po_data [4] & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] & !\fifi_sum_ctrl_inst|Add2~7 )))

	.dataa(\uart_rx_inst|po_data [4]),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|Add2~7 ),
	.combout(\fifi_sum_ctrl_inst|Add2~8_combout ),
	.cout(\fifi_sum_ctrl_inst|Add2~9 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add2~8 .lut_mask = 16'h698E;
defparam \fifi_sum_ctrl_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add2~10 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add2~10_combout  = (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & ((\uart_rx_inst|po_data [5] & (\fifi_sum_ctrl_inst|Add2~9  & VCC)) # (!\uart_rx_inst|po_data [5] & 
// (!\fifi_sum_ctrl_inst|Add2~9 )))) # (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & ((\uart_rx_inst|po_data [5] & (!\fifi_sum_ctrl_inst|Add2~9 )) # (!\uart_rx_inst|po_data [5] & 
// ((\fifi_sum_ctrl_inst|Add2~9 ) # (GND)))))
// \fifi_sum_ctrl_inst|Add2~11  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & (!\uart_rx_inst|po_data [5] & !\fifi_sum_ctrl_inst|Add2~9 )) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & ((!\fifi_sum_ctrl_inst|Add2~9 ) # (!\uart_rx_inst|po_data [5]))))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]),
	.datab(\uart_rx_inst|po_data [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|Add2~9 ),
	.combout(\fifi_sum_ctrl_inst|Add2~10_combout ),
	.cout(\fifi_sum_ctrl_inst|Add2~11 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add2~10 .lut_mask = 16'h9617;
defparam \fifi_sum_ctrl_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add2~12 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add2~12_combout  = ((\uart_rx_inst|po_data [6] $ (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] $ (!\fifi_sum_ctrl_inst|Add2~11 )))) # (GND)
// \fifi_sum_ctrl_inst|Add2~13  = CARRY((\uart_rx_inst|po_data [6] & ((\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]) # (!\fifi_sum_ctrl_inst|Add2~11 ))) # (!\uart_rx_inst|po_data [6] & 
// (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] & !\fifi_sum_ctrl_inst|Add2~11 )))

	.dataa(\uart_rx_inst|po_data [6]),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|Add2~11 ),
	.combout(\fifi_sum_ctrl_inst|Add2~12_combout ),
	.cout(\fifi_sum_ctrl_inst|Add2~13 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add2~12 .lut_mask = 16'h698E;
defparam \fifi_sum_ctrl_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \fifi_sum_ctrl_inst|Add2~14 (
// Equation(s):
// \fifi_sum_ctrl_inst|Add2~14_combout  = \uart_rx_inst|po_data [7] $ (\fifi_sum_ctrl_inst|Add2~13  $ (\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]))

	.dataa(gnd),
	.datab(\uart_rx_inst|po_data [7]),
	.datac(gnd),
	.datad(\fifi_sum_ctrl_inst|fifo1_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]),
	.cin(\fifi_sum_ctrl_inst|Add2~13 ),
	.combout(\fifi_sum_ctrl_inst|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|Add2~14 .lut_mask = 16'hC33C;
defparam \fifi_sum_ctrl_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \fifi_sum_ctrl_inst|po_data[0]~8 (
// Equation(s):
// \fifi_sum_ctrl_inst|po_data[0]~8_combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] & (\fifi_sum_ctrl_inst|Add2~0_combout  $ (VCC))) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] & (\fifi_sum_ctrl_inst|Add2~0_combout  & VCC))
// \fifi_sum_ctrl_inst|po_data[0]~9  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] & \fifi_sum_ctrl_inst|Add2~0_combout ))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]),
	.datab(\fifi_sum_ctrl_inst|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fifi_sum_ctrl_inst|po_data[0]~8_combout ),
	.cout(\fifi_sum_ctrl_inst|po_data[0]~9 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|po_data[0]~8 .lut_mask = 16'h6688;
defparam \fifi_sum_ctrl_inst|po_data[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \fifi_sum_ctrl_inst|po_data[1]~10 (
// Equation(s):
// \fifi_sum_ctrl_inst|po_data[1]~10_combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] & ((\fifi_sum_ctrl_inst|Add2~2_combout  & (\fifi_sum_ctrl_inst|po_data[0]~9  & VCC)) # 
// (!\fifi_sum_ctrl_inst|Add2~2_combout  & (!\fifi_sum_ctrl_inst|po_data[0]~9 )))) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] & ((\fifi_sum_ctrl_inst|Add2~2_combout  & 
// (!\fifi_sum_ctrl_inst|po_data[0]~9 )) # (!\fifi_sum_ctrl_inst|Add2~2_combout  & ((\fifi_sum_ctrl_inst|po_data[0]~9 ) # (GND)))))
// \fifi_sum_ctrl_inst|po_data[1]~11  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] & (!\fifi_sum_ctrl_inst|Add2~2_combout  & !\fifi_sum_ctrl_inst|po_data[0]~9 )) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] & ((!\fifi_sum_ctrl_inst|po_data[0]~9 ) # (!\fifi_sum_ctrl_inst|Add2~2_combout ))))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]),
	.datab(\fifi_sum_ctrl_inst|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|po_data[0]~9 ),
	.combout(\fifi_sum_ctrl_inst|po_data[1]~10_combout ),
	.cout(\fifi_sum_ctrl_inst|po_data[1]~11 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|po_data[1]~10 .lut_mask = 16'h9617;
defparam \fifi_sum_ctrl_inst|po_data[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \fifi_sum_ctrl_inst|po_data[2]~12 (
// Equation(s):
// \fifi_sum_ctrl_inst|po_data[2]~12_combout  = ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] $ (\fifi_sum_ctrl_inst|Add2~4_combout  $ (!\fifi_sum_ctrl_inst|po_data[1]~11 )))) # (GND)
// \fifi_sum_ctrl_inst|po_data[2]~13  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & ((\fifi_sum_ctrl_inst|Add2~4_combout ) # (!\fifi_sum_ctrl_inst|po_data[1]~11 ))) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & (\fifi_sum_ctrl_inst|Add2~4_combout  & !\fifi_sum_ctrl_inst|po_data[1]~11 )))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2]),
	.datab(\fifi_sum_ctrl_inst|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|po_data[1]~11 ),
	.combout(\fifi_sum_ctrl_inst|po_data[2]~12_combout ),
	.cout(\fifi_sum_ctrl_inst|po_data[2]~13 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|po_data[2]~12 .lut_mask = 16'h698E;
defparam \fifi_sum_ctrl_inst|po_data[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \fifi_sum_ctrl_inst|po_data[3]~14 (
// Equation(s):
// \fifi_sum_ctrl_inst|po_data[3]~14_combout  = (\fifi_sum_ctrl_inst|Add2~6_combout  & ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & (\fifi_sum_ctrl_inst|po_data[2]~13  & VCC)) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & (!\fifi_sum_ctrl_inst|po_data[2]~13 )))) # (!\fifi_sum_ctrl_inst|Add2~6_combout  & 
// ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & (!\fifi_sum_ctrl_inst|po_data[2]~13 )) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & 
// ((\fifi_sum_ctrl_inst|po_data[2]~13 ) # (GND)))))
// \fifi_sum_ctrl_inst|po_data[3]~15  = CARRY((\fifi_sum_ctrl_inst|Add2~6_combout  & (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & !\fifi_sum_ctrl_inst|po_data[2]~13 )) # 
// (!\fifi_sum_ctrl_inst|Add2~6_combout  & ((!\fifi_sum_ctrl_inst|po_data[2]~13 ) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]))))

	.dataa(\fifi_sum_ctrl_inst|Add2~6_combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|po_data[2]~13 ),
	.combout(\fifi_sum_ctrl_inst|po_data[3]~14_combout ),
	.cout(\fifi_sum_ctrl_inst|po_data[3]~15 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|po_data[3]~14 .lut_mask = 16'h9617;
defparam \fifi_sum_ctrl_inst|po_data[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \fifi_sum_ctrl_inst|po_data[4]~16 (
// Equation(s):
// \fifi_sum_ctrl_inst|po_data[4]~16_combout  = ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] $ (\fifi_sum_ctrl_inst|Add2~8_combout  $ (!\fifi_sum_ctrl_inst|po_data[3]~15 )))) # (GND)
// \fifi_sum_ctrl_inst|po_data[4]~17  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] & ((\fifi_sum_ctrl_inst|Add2~8_combout ) # (!\fifi_sum_ctrl_inst|po_data[3]~15 ))) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] & (\fifi_sum_ctrl_inst|Add2~8_combout  & !\fifi_sum_ctrl_inst|po_data[3]~15 )))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4]),
	.datab(\fifi_sum_ctrl_inst|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|po_data[3]~15 ),
	.combout(\fifi_sum_ctrl_inst|po_data[4]~16_combout ),
	.cout(\fifi_sum_ctrl_inst|po_data[4]~17 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|po_data[4]~16 .lut_mask = 16'h698E;
defparam \fifi_sum_ctrl_inst|po_data[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \fifi_sum_ctrl_inst|po_data[5]~18 (
// Equation(s):
// \fifi_sum_ctrl_inst|po_data[5]~18_combout  = (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & ((\fifi_sum_ctrl_inst|Add2~10_combout  & (\fifi_sum_ctrl_inst|po_data[4]~17  & VCC)) # 
// (!\fifi_sum_ctrl_inst|Add2~10_combout  & (!\fifi_sum_ctrl_inst|po_data[4]~17 )))) # (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & ((\fifi_sum_ctrl_inst|Add2~10_combout  & 
// (!\fifi_sum_ctrl_inst|po_data[4]~17 )) # (!\fifi_sum_ctrl_inst|Add2~10_combout  & ((\fifi_sum_ctrl_inst|po_data[4]~17 ) # (GND)))))
// \fifi_sum_ctrl_inst|po_data[5]~19  = CARRY((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & (!\fifi_sum_ctrl_inst|Add2~10_combout  & !\fifi_sum_ctrl_inst|po_data[4]~17 )) # 
// (!\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & ((!\fifi_sum_ctrl_inst|po_data[4]~17 ) # (!\fifi_sum_ctrl_inst|Add2~10_combout ))))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]),
	.datab(\fifi_sum_ctrl_inst|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|po_data[4]~17 ),
	.combout(\fifi_sum_ctrl_inst|po_data[5]~18_combout ),
	.cout(\fifi_sum_ctrl_inst|po_data[5]~19 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|po_data[5]~18 .lut_mask = 16'h9617;
defparam \fifi_sum_ctrl_inst|po_data[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \fifi_sum_ctrl_inst|po_data[6]~20 (
// Equation(s):
// \fifi_sum_ctrl_inst|po_data[6]~20_combout  = ((\fifi_sum_ctrl_inst|Add2~12_combout  $ (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] $ (!\fifi_sum_ctrl_inst|po_data[5]~19 )))) # (GND)
// \fifi_sum_ctrl_inst|po_data[6]~21  = CARRY((\fifi_sum_ctrl_inst|Add2~12_combout  & ((\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]) # (!\fifi_sum_ctrl_inst|po_data[5]~19 ))) # 
// (!\fifi_sum_ctrl_inst|Add2~12_combout  & (\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] & !\fifi_sum_ctrl_inst|po_data[5]~19 )))

	.dataa(\fifi_sum_ctrl_inst|Add2~12_combout ),
	.datab(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifi_sum_ctrl_inst|po_data[5]~19 ),
	.combout(\fifi_sum_ctrl_inst|po_data[6]~20_combout ),
	.cout(\fifi_sum_ctrl_inst|po_data[6]~21 ));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|po_data[6]~20 .lut_mask = 16'h698E;
defparam \fifi_sum_ctrl_inst|po_data[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \fifi_sum_ctrl_inst|po_data[7]~22 (
// Equation(s):
// \fifi_sum_ctrl_inst|po_data[7]~22_combout  = \fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] $ (\fifi_sum_ctrl_inst|po_data[6]~21  $ (\fifi_sum_ctrl_inst|Add2~14_combout ))

	.dataa(\fifi_sum_ctrl_inst|fifo1_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifi_sum_ctrl_inst|Add2~14_combout ),
	.cin(\fifi_sum_ctrl_inst|po_data[6]~21 ),
	.combout(\fifi_sum_ctrl_inst|po_data[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|po_data[7]~22 .lut_mask = 16'hA55A;
defparam \fifi_sum_ctrl_inst|po_data[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N27
dffeas \fifi_sum_ctrl_inst|po_data[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|po_data[7]~22_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|sum_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|po_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|po_data[7] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|po_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \uart_tx_inst|tx~4 (
// Equation(s):
// \uart_tx_inst|tx~4_combout  = (\uart_tx_inst|bit_cnt [1]) # ((\uart_tx_inst|bit_cnt [2]) # ((\uart_tx_inst|bit_cnt [0]) # (\fifi_sum_ctrl_inst|po_data [7])))

	.dataa(\uart_tx_inst|bit_cnt [1]),
	.datab(\uart_tx_inst|bit_cnt [2]),
	.datac(\uart_tx_inst|bit_cnt [0]),
	.datad(\fifi_sum_ctrl_inst|po_data [7]),
	.cin(gnd),
	.combout(\uart_tx_inst|tx~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|tx~4 .lut_mask = 16'hFFFE;
defparam \uart_tx_inst|tx~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \fifi_sum_ctrl_inst|po_data[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|po_data[6]~20_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|sum_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|po_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|po_data[6] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|po_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \fifi_sum_ctrl_inst|po_data[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|po_data[5]~18_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|sum_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|po_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|po_data[5] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|po_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N21
dffeas \fifi_sum_ctrl_inst|po_data[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|po_data[4]~16_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|sum_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|po_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|po_data[4] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|po_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N19
dffeas \fifi_sum_ctrl_inst|po_data[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|po_data[3]~14_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|sum_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|po_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|po_data[3] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|po_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \uart_tx_inst|Mux0~0 (
// Equation(s):
// \uart_tx_inst|Mux0~0_combout  = (\uart_tx_inst|bit_cnt [0] & ((\fifi_sum_ctrl_inst|po_data [4]) # ((\uart_tx_inst|bit_cnt [1])))) # (!\uart_tx_inst|bit_cnt [0] & (((!\uart_tx_inst|bit_cnt [1] & \fifi_sum_ctrl_inst|po_data [3]))))

	.dataa(\uart_tx_inst|bit_cnt [0]),
	.datab(\fifi_sum_ctrl_inst|po_data [4]),
	.datac(\uart_tx_inst|bit_cnt [1]),
	.datad(\fifi_sum_ctrl_inst|po_data [3]),
	.cin(gnd),
	.combout(\uart_tx_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Mux0~0 .lut_mask = 16'hADA8;
defparam \uart_tx_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \uart_tx_inst|Mux0~1 (
// Equation(s):
// \uart_tx_inst|Mux0~1_combout  = (\uart_tx_inst|bit_cnt [1] & ((\uart_tx_inst|Mux0~0_combout  & (\fifi_sum_ctrl_inst|po_data [6])) # (!\uart_tx_inst|Mux0~0_combout  & ((\fifi_sum_ctrl_inst|po_data [5]))))) # (!\uart_tx_inst|bit_cnt [1] & 
// (((\uart_tx_inst|Mux0~0_combout ))))

	.dataa(\uart_tx_inst|bit_cnt [1]),
	.datab(\fifi_sum_ctrl_inst|po_data [6]),
	.datac(\fifi_sum_ctrl_inst|po_data [5]),
	.datad(\uart_tx_inst|Mux0~0_combout ),
	.cin(gnd),
	.combout(\uart_tx_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Mux0~1 .lut_mask = 16'hDDA0;
defparam \uart_tx_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N17
dffeas \fifi_sum_ctrl_inst|po_data[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|po_data[2]~12_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|sum_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|po_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|po_data[2] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|po_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N13
dffeas \fifi_sum_ctrl_inst|po_data[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|po_data[0]~8_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|sum_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|po_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|po_data[0] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|po_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \uart_tx_inst|tx~0 (
// Equation(s):
// \uart_tx_inst|tx~0_combout  = (\uart_tx_inst|bit_cnt [0] & ((\uart_tx_inst|bit_cnt [1] & (\fifi_sum_ctrl_inst|po_data [2])) # (!\uart_tx_inst|bit_cnt [1] & ((\fifi_sum_ctrl_inst|po_data [0])))))

	.dataa(\uart_tx_inst|bit_cnt [0]),
	.datab(\fifi_sum_ctrl_inst|po_data [2]),
	.datac(\uart_tx_inst|bit_cnt [1]),
	.datad(\fifi_sum_ctrl_inst|po_data [0]),
	.cin(gnd),
	.combout(\uart_tx_inst|tx~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|tx~0 .lut_mask = 16'h8A80;
defparam \uart_tx_inst|tx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N15
dffeas \fifi_sum_ctrl_inst|po_data[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\fifi_sum_ctrl_inst|po_data[1]~10_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifi_sum_ctrl_inst|sum_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifi_sum_ctrl_inst|po_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifi_sum_ctrl_inst|po_data[1] .is_wysiwyg = "true";
defparam \fifi_sum_ctrl_inst|po_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \uart_tx_inst|tx~1 (
// Equation(s):
// \uart_tx_inst|tx~1_combout  = (\uart_tx_inst|tx~0_combout ) # ((\uart_tx_inst|bit_cnt [1] & (\fifi_sum_ctrl_inst|po_data [1] & !\uart_tx_inst|bit_cnt [0])))

	.dataa(\uart_tx_inst|bit_cnt [1]),
	.datab(\uart_tx_inst|tx~0_combout ),
	.datac(\fifi_sum_ctrl_inst|po_data [1]),
	.datad(\uart_tx_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\uart_tx_inst|tx~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|tx~1 .lut_mask = 16'hCCEC;
defparam \uart_tx_inst|tx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \uart_tx_inst|tx~2 (
// Equation(s):
// \uart_tx_inst|tx~2_combout  = (\uart_tx_inst|bit_flag~q  & ((\uart_tx_inst|bit_cnt [2] & (\uart_tx_inst|Mux0~1_combout )) # (!\uart_tx_inst|bit_cnt [2] & ((\uart_tx_inst|tx~1_combout )))))

	.dataa(\uart_tx_inst|Mux0~1_combout ),
	.datab(\uart_tx_inst|bit_flag~q ),
	.datac(\uart_tx_inst|bit_cnt [2]),
	.datad(\uart_tx_inst|tx~1_combout ),
	.cin(gnd),
	.combout(\uart_tx_inst|tx~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|tx~2 .lut_mask = 16'h8C80;
defparam \uart_tx_inst|tx~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \uart_tx_inst|tx~5 (
// Equation(s):
// \uart_tx_inst|tx~5_combout  = (!\uart_tx_inst|tx~3_combout  & (!\uart_tx_inst|tx~2_combout  & ((!\uart_tx_inst|always0~0_combout ) # (!\uart_tx_inst|tx~4_combout ))))

	.dataa(\uart_tx_inst|tx~3_combout ),
	.datab(\uart_tx_inst|tx~4_combout ),
	.datac(\uart_tx_inst|always0~0_combout ),
	.datad(\uart_tx_inst|tx~2_combout ),
	.cin(gnd),
	.combout(\uart_tx_inst|tx~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|tx~5 .lut_mask = 16'h0015;
defparam \uart_tx_inst|tx~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N25
dffeas \uart_tx_inst|tx (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\uart_tx_inst|tx~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|tx .is_wysiwyg = "true";
defparam \uart_tx_inst|tx .power_up = "low";
// synopsys translate_on

assign tx = \tx~output_o ;

endmodule
