# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/alu.v" \
"../../../../project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/alu_control.v" \
"../../../../project_backup2_newbranch_load_save_done.srcs/sources_1/new/alu_src_mux.v" \
"../../../../project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/control_unit_top.v" \
"../../../../project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/data_memory.v" \
"../../../../project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/instruction_memory.v" \
"../../../../project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/main_decoder.v" \
"../../../../project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/pc_adder.v" \
"../../../../project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/program_counter.v" \
"../../../../project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/register_file.v" \
"../../../../project_backup2_newbranch_load_save_done.srcs/sources_1/new/result_src_mux.v" \
"../../../../project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/sign_extend.v" \
"../../../../project_backup2_newbranch_load_save_done.srcs/sources_1/imports/processor/single_cycle_processor_top.v" \
"../../../../project_backup2_newbranch_load_save_done.srcs/sim_1/imports/processor/single_cycle_top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
