Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6b2188d231b04e558bf36da4d25c7e75 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot myip_v1_0_tb_behav xil_defaultlib.myip_v1_0_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.myip_v1_0_bfm_1_master_0_0
Compiling architecture arch_imp of entity xil_defaultlib.myip_v1_0_S00_AXI [myip_v1_0_s00_axi_default]
Compiling architecture arch_imp of entity xil_defaultlib.myip_v1_0 [myip_v1_0_default]
Compiling architecture myip_v1_0_bfm_1_myip_0_0_arch of entity xil_defaultlib.myip_v1_0_bfm_1_myip_0_0 [myip_v1_0_bfm_1_myip_0_0_default]
Compiling architecture structure of entity xil_defaultlib.myip_v1_0_bfm_1 [myip_v1_0_bfm_1_default]
Compiling architecture structure of entity xil_defaultlib.myip_v1_0_bfm_1_wrapper [myip_v1_0_bfm_1_wrapper_default]
Compiling module xil_defaultlib.myip_v1_0_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot myip_v1_0_tb_behav
