// Seed: 1362032217
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  assign module_1.id_11 = 0;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_11;
endmodule
module module_1 #(
    parameter id_11 = 32'd61,
    parameter id_8  = 32'd82
) (
    output wor id_0,
    input uwire id_1,
    input wire id_2,
    output wor id_3,
    output tri0 id_4,
    output logic id_5,
    input supply1 id_6,
    input uwire id_7,
    input tri1 _id_8,
    input wire id_9,
    output logic id_10,
    input wor _id_11,
    input supply0 id_12,
    input wand id_13,
    input supply0 id_14
);
  assign id_3 = 1;
  wire [-1 : id_8] id_16;
  always @(negedge 1) begin : LABEL_0
    id_10 <= -1;
  end
  wire [id_11 : -1 'b0] id_17;
  always @(posedge id_11) id_5 = #id_18 1'b0;
  wire id_19, id_20, id_21, id_22, id_23, id_24, id_25;
  assign id_3 = id_20;
  logic id_26;
  logic [-1 : 1] id_27;
  ;
  logic id_28;
  localparam id_29 = 1 == 1;
  module_0 modCall_1 (
      id_22,
      id_16,
      id_27,
      id_24,
      id_28,
      id_20,
      id_26,
      id_16,
      id_17,
      id_22
  );
  id_30 :
  assert property (@(posedge -1) 'b0)
  else $unsigned(14);
  ;
endmodule
