Timing Violation Report Max Delay Analysis

SmartTime Version v12.2
Microsemi Corporation - Microsemi Libero Software Release v12.2 (Version 12.700.0.21)
Date: Sat Nov  9 08:05:57 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: slow_lv_ht
Scenario for Timing Analysis: timing_analysis


Path 1
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[14]:EN
  Delay (ns):              3.736
  Slack (ns):              0.758
  Arrival (ns):           18.567
  Required (ns):          19.325

Path 2
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[16]:EN
  Delay (ns):              3.737
  Slack (ns):              0.758
  Arrival (ns):           18.568
  Required (ns):          19.326

Path 3
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[11]:EN
  Delay (ns):              3.735
  Slack (ns):              0.759
  Arrival (ns):           18.566
  Required (ns):          19.325

Path 4
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[19]:EN
  Delay (ns):              3.735
  Slack (ns):              0.759
  Arrival (ns):           18.566
  Required (ns):          19.325

Path 5
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[21]:EN
  Delay (ns):              3.735
  Slack (ns):              0.759
  Arrival (ns):           18.566
  Required (ns):          19.325

Path 6
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[22]:EN
  Delay (ns):              3.735
  Slack (ns):              0.759
  Arrival (ns):           18.566
  Required (ns):          19.325

Path 7
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[0]:EN
  Delay (ns):              3.717
  Slack (ns):              0.777
  Arrival (ns):           18.548
  Required (ns):          19.325

Path 8
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[17]:EN
  Delay (ns):              3.717
  Slack (ns):              0.777
  Arrival (ns):           18.548
  Required (ns):          19.325

Path 9
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[20]:EN
  Delay (ns):              3.717
  Slack (ns):              0.777
  Arrival (ns):           18.548
  Required (ns):          19.325

Path 10
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[23]:EN
  Delay (ns):              3.717
  Slack (ns):              0.777
  Arrival (ns):           18.548
  Required (ns):          19.325

Path 11
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[13]:EN
  Delay (ns):              3.716
  Slack (ns):              0.778
  Arrival (ns):           18.547
  Required (ns):          19.325

Path 12
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[15]:EN
  Delay (ns):              3.716
  Slack (ns):              0.778
  Arrival (ns):           18.547
  Required (ns):          19.325

Path 13
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[1]:EN
  Delay (ns):              3.700
  Slack (ns):              0.799
  Arrival (ns):           18.531
  Required (ns):          19.330

Path 14
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[10]:EN
  Delay (ns):              3.698
  Slack (ns):              0.801
  Arrival (ns):           18.529
  Required (ns):          19.330

Path 15
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[18]:EN
  Delay (ns):              3.698
  Slack (ns):              0.801
  Arrival (ns):           18.529
  Required (ns):          19.330

Path 16
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[6]:EN
  Delay (ns):              3.698
  Slack (ns):              0.801
  Arrival (ns):           18.529
  Required (ns):          19.330

Path 17
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[2]:EN
  Delay (ns):              3.621
  Slack (ns):              0.872
  Arrival (ns):           18.452
  Required (ns):          19.324

Path 18
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[4]:EN
  Delay (ns):              3.621
  Slack (ns):              0.872
  Arrival (ns):           18.452
  Required (ns):          19.324

Path 19
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[12]:EN
  Delay (ns):              3.620
  Slack (ns):              0.873
  Arrival (ns):           18.451
  Required (ns):          19.324

Path 20
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[3]:EN
  Delay (ns):              3.619
  Slack (ns):              0.874
  Arrival (ns):           18.450
  Required (ns):          19.324

Path 21
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[5]:EN
  Delay (ns):              3.619
  Slack (ns):              0.874
  Arrival (ns):           18.450
  Required (ns):          19.324

Path 22
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[7]:EN
  Delay (ns):              3.619
  Slack (ns):              0.874
  Arrival (ns):           18.450
  Required (ns):          19.324

Path 23
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[8]:EN
  Delay (ns):              3.619
  Slack (ns):              0.874
  Arrival (ns):           18.450
  Required (ns):          19.324

Path 24
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[9]:EN
  Delay (ns):              3.619
  Slack (ns):              0.874
  Arrival (ns):           18.450
  Required (ns):          19.324

Path 25
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_select_fast:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_chip_cs[0]:EN
  Delay (ns):              3.681
  Slack (ns):              1.092
  Arrival (ns):           18.239
  Required (ns):          19.331

Path 26
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_select_fast:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[1]:EN
  Delay (ns):              3.681
  Slack (ns):              1.093
  Arrival (ns):           18.239
  Required (ns):          19.332

Path 27
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_select_fast:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[3]:EN
  Delay (ns):              3.681
  Slack (ns):              1.093
  Arrival (ns):           18.239
  Required (ns):          19.332

Path 28
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_select_fast:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[0]:EN
  Delay (ns):              3.680
  Slack (ns):              1.094
  Arrival (ns):           18.238
  Required (ns):          19.332

Path 29
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_select_fast:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[2]:EN
  Delay (ns):              3.680
  Slack (ns):              1.094
  Arrival (ns):           18.238
  Required (ns):          19.332

Path 30
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_init_mr_addr_1[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_chip_cs[0]:EN
  Delay (ns):              3.647
  Slack (ns):              1.119
  Arrival (ns):           18.212
  Required (ns):          19.331

Path 31
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_init_mr_addr_1[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[1]:EN
  Delay (ns):              3.647
  Slack (ns):              1.120
  Arrival (ns):           18.212
  Required (ns):          19.332

Path 32
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_init_mr_addr_1[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[3]:EN
  Delay (ns):              3.647
  Slack (ns):              1.120
  Arrival (ns):           18.212
  Required (ns):          19.332

Path 33
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_init_mr_addr_1[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[0]:EN
  Delay (ns):              3.646
  Slack (ns):              1.121
  Arrival (ns):           18.211
  Required (ns):          19.332

Path 34
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_init_mr_addr_1[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[2]:EN
  Delay (ns):              3.646
  Slack (ns):              1.121
  Arrival (ns):           18.211
  Required (ns):          19.332

Path 35
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_init_mr_addr_1[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_chip_cs[0]:EN
  Delay (ns):              3.588
  Slack (ns):              1.178
  Arrival (ns):           18.153
  Required (ns):          19.331

Path 36
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_init_mr_addr_1[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[1]:EN
  Delay (ns):              3.588
  Slack (ns):              1.179
  Arrival (ns):           18.153
  Required (ns):          19.332

Path 37
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_init_mr_addr_1[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[3]:EN
  Delay (ns):              3.588
  Slack (ns):              1.179
  Arrival (ns):           18.153
  Required (ns):          19.332

Path 38
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_init_mr_addr_1[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[0]:EN
  Delay (ns):              3.587
  Slack (ns):              1.180
  Arrival (ns):           18.152
  Required (ns):          19.332

Path 39
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_init_mr_addr_1[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[2]:EN
  Delay (ns):              3.587
  Slack (ns):              1.180
  Arrival (ns):           18.152
  Required (ns):          19.332

Path 40
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/ddr4_vref_trainer/cal_init_mr_w_req:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_chip_cs[0]:EN
  Delay (ns):              3.588
  Slack (ns):              1.184
  Arrival (ns):           18.147
  Required (ns):          19.331

Path 41
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/ddr4_vref_trainer/cal_init_mr_w_req:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[1]:EN
  Delay (ns):              3.588
  Slack (ns):              1.185
  Arrival (ns):           18.147
  Required (ns):          19.332

Path 42
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/ddr4_vref_trainer/cal_init_mr_w_req:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[3]:EN
  Delay (ns):              3.588
  Slack (ns):              1.185
  Arrival (ns):           18.147
  Required (ns):          19.332

Path 43
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/ddr4_vref_trainer/cal_init_mr_w_req:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[0]:EN
  Delay (ns):              3.587
  Slack (ns):              1.186
  Arrival (ns):           18.146
  Required (ns):          19.332

Path 44
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/ddr4_vref_trainer/cal_init_mr_w_req:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[2]:EN
  Delay (ns):              3.587
  Slack (ns):              1.186
  Arrival (ns):           18.146
  Required (ns):          19.332

Path 45
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[15]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[4]:D
  Delay (ns):              3.729
  Slack (ns):              1.223
  Arrival (ns):           18.258
  Required (ns):          19.481

Path 46
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/init_sm[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_chip_cs[0]:EN
  Delay (ns):              3.615
  Slack (ns):              1.234
  Arrival (ns):           18.144
  Required (ns):          19.378

Path 47
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/init_sm[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[1]:EN
  Delay (ns):              3.615
  Slack (ns):              1.235
  Arrival (ns):           18.144
  Required (ns):          19.379

Path 48
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/init_sm[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[3]:EN
  Delay (ns):              3.615
  Slack (ns):              1.235
  Arrival (ns):           18.144
  Required (ns):          19.379

Path 49
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/init_sm[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[0]:EN
  Delay (ns):              3.614
  Slack (ns):              1.236
  Arrival (ns):           18.143
  Required (ns):          19.379

Path 50
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/init_sm[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[2]:EN
  Delay (ns):              3.614
  Slack (ns):              1.236
  Arrival (ns):           18.143
  Required (ns):          19.379

Path 51
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[15]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.700
  Slack (ns):              1.259
  Arrival (ns):           18.229
  Required (ns):          19.488

Path 52
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/init_sm[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_chip_cs[0]:EN
  Delay (ns):              3.588
  Slack (ns):              1.262
  Arrival (ns):           18.116
  Required (ns):          19.378

Path 53
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/init_sm[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[1]:EN
  Delay (ns):              3.588
  Slack (ns):              1.263
  Arrival (ns):           18.116
  Required (ns):          19.379

Path 54
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/init_sm[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[3]:EN
  Delay (ns):              3.588
  Slack (ns):              1.263
  Arrival (ns):           18.116
  Required (ns):          19.379

Path 55
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/init_sm[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[0]:EN
  Delay (ns):              3.587
  Slack (ns):              1.264
  Arrival (ns):           18.115
  Required (ns):          19.379

Path 56
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/init_sm[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[2]:EN
  Delay (ns):              3.587
  Slack (ns):              1.264
  Arrival (ns):           18.115
  Required (ns):          19.379

Path 57
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[15]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[0]:D
  Delay (ns):              3.694
  Slack (ns):              1.276
  Arrival (ns):           18.223
  Required (ns):          19.499

Path 58
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[15]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[2]:D
  Delay (ns):              3.677
  Slack (ns):              1.276
  Arrival (ns):           18.206
  Required (ns):          19.482

Path 59
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[54]:EN
  Delay (ns):              3.224
  Slack (ns):              1.302
  Arrival (ns):           18.055
  Required (ns):          19.357

Path 60
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[63]:EN
  Delay (ns):              3.224
  Slack (ns):              1.302
  Arrival (ns):           18.055
  Required (ns):          19.357

Path 61
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.683
  Slack (ns):              1.308
  Arrival (ns):           18.221
  Required (ns):          19.529

Path 62
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[15]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[5]:D
  Delay (ns):              3.637
  Slack (ns):              1.317
  Arrival (ns):           18.166
  Required (ns):          19.483

Path 63
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[17]:EN
  Delay (ns):              3.231
  Slack (ns):              1.318
  Arrival (ns):           18.062
  Required (ns):          19.380

Path 64
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[33]:EN
  Delay (ns):              3.231
  Slack (ns):              1.318
  Arrival (ns):           18.062
  Required (ns):          19.380

Path 65
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[39]:EN
  Delay (ns):              3.231
  Slack (ns):              1.318
  Arrival (ns):           18.062
  Required (ns):          19.380

Path 66
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[73]:EN
  Delay (ns):              3.231
  Slack (ns):              1.318
  Arrival (ns):           18.062
  Required (ns):          19.380

Path 67
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[38]:EN
  Delay (ns):              3.230
  Slack (ns):              1.319
  Arrival (ns):           18.061
  Required (ns):          19.380

Path 68
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[44]:EN
  Delay (ns):              3.230
  Slack (ns):              1.319
  Arrival (ns):           18.061
  Required (ns):          19.380

Path 69
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/init_sm[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_chip_cs[0]:EN
  Delay (ns):              3.506
  Slack (ns):              1.319
  Arrival (ns):           18.051
  Required (ns):          19.370

Path 70
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[19]:EN
  Delay (ns):              3.194
  Slack (ns):              1.320
  Arrival (ns):           18.025
  Required (ns):          19.345

Path 71
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[42]:EN
  Delay (ns):              3.194
  Slack (ns):              1.320
  Arrival (ns):           18.025
  Required (ns):          19.345

Path 72
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/init_sm[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[1]:EN
  Delay (ns):              3.506
  Slack (ns):              1.320
  Arrival (ns):           18.051
  Required (ns):          19.371

Path 73
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/init_sm[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[3]:EN
  Delay (ns):              3.506
  Slack (ns):              1.320
  Arrival (ns):           18.051
  Required (ns):          19.371

Path 74
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[15]:EN
  Delay (ns):              3.193
  Slack (ns):              1.321
  Arrival (ns):           18.024
  Required (ns):          19.345

Path 75
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/init_sm[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[0]:EN
  Delay (ns):              3.505
  Slack (ns):              1.321
  Arrival (ns):           18.050
  Required (ns):          19.371

Path 76
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/init_sm[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[2]:EN
  Delay (ns):              3.505
  Slack (ns):              1.321
  Arrival (ns):           18.050
  Required (ns):          19.371

Path 77
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[50]:EN
  Delay (ns):              3.192
  Slack (ns):              1.322
  Arrival (ns):           18.023
  Required (ns):          19.345

Path 78
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_select_fast:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/precharge_ob[2]:D
  Delay (ns):              3.554
  Slack (ns):              1.324
  Arrival (ns):           18.112
  Required (ns):          19.436

Path 79
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_select_fast:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/precharge_ob[3]:D
  Delay (ns):              3.554
  Slack (ns):              1.324
  Arrival (ns):           18.112
  Required (ns):          19.436

Path 80
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_select_fast:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/precharge_ob[0]:D
  Delay (ns):              3.543
  Slack (ns):              1.335
  Arrival (ns):           18.101
  Required (ns):          19.436

Path 81
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.622
  Slack (ns):              1.336
  Arrival (ns):           18.160
  Required (ns):          19.496

Path 82
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[15]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[2]:D
  Delay (ns):              3.618
  Slack (ns):              1.336
  Arrival (ns):           18.147
  Required (ns):          19.483

Path 83
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/init_sm[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_chip_cs[0]:EN
  Delay (ns):              3.488
  Slack (ns):              1.337
  Arrival (ns):           18.033
  Required (ns):          19.370

Path 84
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/init_sm[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[1]:EN
  Delay (ns):              3.488
  Slack (ns):              1.338
  Arrival (ns):           18.033
  Required (ns):          19.371

Path 85
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/init_sm[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[3]:EN
  Delay (ns):              3.488
  Slack (ns):              1.338
  Arrival (ns):           18.033
  Required (ns):          19.371

Path 86
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_init_mr_addr_1[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_chip_cs[0]:EN
  Delay (ns):              3.434
  Slack (ns):              1.338
  Arrival (ns):           17.993
  Required (ns):          19.331

Path 87
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_select_fast:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/precharge_ob[1]:D
  Delay (ns):              3.540
  Slack (ns):              1.338
  Arrival (ns):           18.098
  Required (ns):          19.436

Path 88
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/init_sm[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[0]:EN
  Delay (ns):              3.487
  Slack (ns):              1.339
  Arrival (ns):           18.032
  Required (ns):          19.371

Path 89
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/init_sm[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[2]:EN
  Delay (ns):              3.487
  Slack (ns):              1.339
  Arrival (ns):           18.032
  Required (ns):          19.371

Path 90
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_init_mr_addr_1[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[1]:EN
  Delay (ns):              3.434
  Slack (ns):              1.339
  Arrival (ns):           17.993
  Required (ns):          19.332

Path 91
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_init_mr_addr_1[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[3]:EN
  Delay (ns):              3.434
  Slack (ns):              1.339
  Arrival (ns):           17.993
  Required (ns):          19.332

Path 92
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_init_mr_addr_1[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[0]:EN
  Delay (ns):              3.433
  Slack (ns):              1.340
  Arrival (ns):           17.992
  Required (ns):          19.332

Path 93
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_init_mr_addr_1[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/pch_bank_addr[2]:EN
  Delay (ns):              3.433
  Slack (ns):              1.340
  Arrival (ns):           17.992
  Required (ns):          19.332

Path 94
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[25]:EN
  Delay (ns):              3.193
  Slack (ns):              1.344
  Arrival (ns):           18.024
  Required (ns):          19.368

Path 95
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[29]:EN
  Delay (ns):              3.192
  Slack (ns):              1.344
  Arrival (ns):           18.023
  Required (ns):          19.367

Path 96
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[31]:EN
  Delay (ns):              3.192
  Slack (ns):              1.344
  Arrival (ns):           18.023
  Required (ns):          19.367

Path 97
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[35]:EN
  Delay (ns):              3.192
  Slack (ns):              1.345
  Arrival (ns):           18.023
  Required (ns):          19.368

Path 98
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_init_mr_addr_1[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/precharge_ob[2]:D
  Delay (ns):              3.526
  Slack (ns):              1.345
  Arrival (ns):           18.091
  Required (ns):          19.436

Path 99
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_566/MSC_i_567/cal_init_mr_addr_1[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/precharge_ob[3]:D
  Delay (ns):              3.526
  Slack (ns):              1.345
  Arrival (ns):           18.091
  Required (ns):          19.436

Path 100
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              3.644
  Slack (ns):              1.347
  Arrival (ns):           18.182
  Required (ns):          19.529

