module asyn_rstb_dff(
input clk,
input d,
input rstb,
output q);

reg q;
always@(posedge clk or negedge rstb)begin
if(!rstb) q<=0;
else q<=d;
end
endmodule