Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun 11 12:08:42 2024
| Host         : Davi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    995.762        0.000                      0                   62        0.191        0.000                      0                   62        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       995.762        0.000                      0                   62        0.191        0.000                      0                   62        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      995.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             995.762ns  (required time - arrival time)
  Source:                 count_clk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            count_clk_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.828ns (22.173%)  route 2.906ns (77.827%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 1005.013 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  count_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  count_clk_reg[11]/Q
                         net (fo=2, routed)           0.692     6.459    count_clk_reg[11]
    SLICE_X2Y72          LUT5 (Prop_lut5_I1_O)        0.124     6.583 r  count_clk[0]_i_7/O
                         net (fo=1, routed)           0.662     7.245    count_clk[0]_i_7_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  count_clk[0]_i_3/O
                         net (fo=2, routed)           0.463     7.832    count_clk[0]_i_3_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  count_clk[0]_i_1/O
                         net (fo=27, routed)          1.089     9.045    count_clk[0]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  count_clk_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1001.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  1003.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.590  1005.013    clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  count_clk_reg[24]/C
                         clock pessimism              0.259  1005.272    
                         clock uncertainty           -0.035  1005.236    
    SLICE_X3Y76          FDRE (Setup_fdre_C_R)       -0.429  1004.807    count_clk_reg[24]
  -------------------------------------------------------------------
                         required time                       1004.807    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                995.762    

Slack (MET) :             995.762ns  (required time - arrival time)
  Source:                 count_clk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            count_clk_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.828ns (22.173%)  route 2.906ns (77.827%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 1005.013 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  count_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  count_clk_reg[11]/Q
                         net (fo=2, routed)           0.692     6.459    count_clk_reg[11]
    SLICE_X2Y72          LUT5 (Prop_lut5_I1_O)        0.124     6.583 r  count_clk[0]_i_7/O
                         net (fo=1, routed)           0.662     7.245    count_clk[0]_i_7_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  count_clk[0]_i_3/O
                         net (fo=2, routed)           0.463     7.832    count_clk[0]_i_3_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  count_clk[0]_i_1/O
                         net (fo=27, routed)          1.089     9.045    count_clk[0]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  count_clk_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1001.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  1003.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.590  1005.013    clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  count_clk_reg[25]/C
                         clock pessimism              0.259  1005.272    
                         clock uncertainty           -0.035  1005.236    
    SLICE_X3Y76          FDRE (Setup_fdre_C_R)       -0.429  1004.807    count_clk_reg[25]
  -------------------------------------------------------------------
                         required time                       1004.807    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                995.762    

Slack (MET) :             995.762ns  (required time - arrival time)
  Source:                 count_clk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            count_clk_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.828ns (22.173%)  route 2.906ns (77.827%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 1005.013 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  count_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  count_clk_reg[11]/Q
                         net (fo=2, routed)           0.692     6.459    count_clk_reg[11]
    SLICE_X2Y72          LUT5 (Prop_lut5_I1_O)        0.124     6.583 r  count_clk[0]_i_7/O
                         net (fo=1, routed)           0.662     7.245    count_clk[0]_i_7_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  count_clk[0]_i_3/O
                         net (fo=2, routed)           0.463     7.832    count_clk[0]_i_3_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  count_clk[0]_i_1/O
                         net (fo=27, routed)          1.089     9.045    count_clk[0]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  count_clk_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1001.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  1003.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.590  1005.013    clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  count_clk_reg[26]/C
                         clock pessimism              0.259  1005.272    
                         clock uncertainty           -0.035  1005.236    
    SLICE_X3Y76          FDRE (Setup_fdre_C_R)       -0.429  1004.807    count_clk_reg[26]
  -------------------------------------------------------------------
                         required time                       1004.807    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                995.762    

Slack (MET) :             995.813ns  (required time - arrival time)
  Source:                 count_clk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            count_clk_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.828ns (22.356%)  route 2.876ns (77.644%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 1005.017 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  count_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  count_clk_reg[11]/Q
                         net (fo=2, routed)           0.692     6.459    count_clk_reg[11]
    SLICE_X2Y72          LUT5 (Prop_lut5_I1_O)        0.124     6.583 r  count_clk[0]_i_7/O
                         net (fo=1, routed)           0.662     7.245    count_clk[0]_i_7_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  count_clk[0]_i_3/O
                         net (fo=2, routed)           0.463     7.832    count_clk[0]_i_3_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  count_clk[0]_i_1/O
                         net (fo=27, routed)          1.059     9.014    count_clk[0]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  count_clk_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1001.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  1003.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.594  1005.017    clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  count_clk_reg[0]/C
                         clock pessimism              0.275  1005.292    
                         clock uncertainty           -0.035  1005.256    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429  1004.827    count_clk_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.827    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                995.813    

Slack (MET) :             995.813ns  (required time - arrival time)
  Source:                 count_clk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            count_clk_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.828ns (22.356%)  route 2.876ns (77.644%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 1005.017 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  count_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  count_clk_reg[11]/Q
                         net (fo=2, routed)           0.692     6.459    count_clk_reg[11]
    SLICE_X2Y72          LUT5 (Prop_lut5_I1_O)        0.124     6.583 r  count_clk[0]_i_7/O
                         net (fo=1, routed)           0.662     7.245    count_clk[0]_i_7_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  count_clk[0]_i_3/O
                         net (fo=2, routed)           0.463     7.832    count_clk[0]_i_3_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  count_clk[0]_i_1/O
                         net (fo=27, routed)          1.059     9.014    count_clk[0]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  count_clk_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1001.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  1003.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.594  1005.017    clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  count_clk_reg[1]/C
                         clock pessimism              0.275  1005.292    
                         clock uncertainty           -0.035  1005.256    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429  1004.827    count_clk_reg[1]
  -------------------------------------------------------------------
                         required time                       1004.827    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                995.813    

Slack (MET) :             995.813ns  (required time - arrival time)
  Source:                 count_clk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            count_clk_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.828ns (22.356%)  route 2.876ns (77.644%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 1005.017 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  count_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  count_clk_reg[11]/Q
                         net (fo=2, routed)           0.692     6.459    count_clk_reg[11]
    SLICE_X2Y72          LUT5 (Prop_lut5_I1_O)        0.124     6.583 r  count_clk[0]_i_7/O
                         net (fo=1, routed)           0.662     7.245    count_clk[0]_i_7_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  count_clk[0]_i_3/O
                         net (fo=2, routed)           0.463     7.832    count_clk[0]_i_3_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  count_clk[0]_i_1/O
                         net (fo=27, routed)          1.059     9.014    count_clk[0]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  count_clk_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1001.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  1003.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.594  1005.017    clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  count_clk_reg[2]/C
                         clock pessimism              0.275  1005.292    
                         clock uncertainty           -0.035  1005.256    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429  1004.827    count_clk_reg[2]
  -------------------------------------------------------------------
                         required time                       1004.827    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                995.813    

Slack (MET) :             995.813ns  (required time - arrival time)
  Source:                 count_clk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            count_clk_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.828ns (22.356%)  route 2.876ns (77.644%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 1005.017 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  count_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  count_clk_reg[11]/Q
                         net (fo=2, routed)           0.692     6.459    count_clk_reg[11]
    SLICE_X2Y72          LUT5 (Prop_lut5_I1_O)        0.124     6.583 r  count_clk[0]_i_7/O
                         net (fo=1, routed)           0.662     7.245    count_clk[0]_i_7_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  count_clk[0]_i_3/O
                         net (fo=2, routed)           0.463     7.832    count_clk[0]_i_3_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  count_clk[0]_i_1/O
                         net (fo=27, routed)          1.059     9.014    count_clk[0]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  count_clk_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1001.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  1003.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.594  1005.017    clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  count_clk_reg[3]/C
                         clock pessimism              0.275  1005.292    
                         clock uncertainty           -0.035  1005.256    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429  1004.827    count_clk_reg[3]
  -------------------------------------------------------------------
                         required time                       1004.827    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                995.813    

Slack (MET) :             995.899ns  (required time - arrival time)
  Source:                 count_clk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            count_clk_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 0.828ns (23.026%)  route 2.768ns (76.974%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 1005.011 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  count_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  count_clk_reg[11]/Q
                         net (fo=2, routed)           0.692     6.459    count_clk_reg[11]
    SLICE_X2Y72          LUT5 (Prop_lut5_I1_O)        0.124     6.583 r  count_clk[0]_i_7/O
                         net (fo=1, routed)           0.662     7.245    count_clk[0]_i_7_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  count_clk[0]_i_3/O
                         net (fo=2, routed)           0.463     7.832    count_clk[0]_i_3_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  count_clk[0]_i_1/O
                         net (fo=27, routed)          0.951     8.907    count_clk[0]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  count_clk_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1001.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  1003.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.588  1005.011    clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  count_clk_reg[20]/C
                         clock pessimism              0.259  1005.270    
                         clock uncertainty           -0.035  1005.234    
    SLICE_X3Y75          FDRE (Setup_fdre_C_R)       -0.429  1004.805    count_clk_reg[20]
  -------------------------------------------------------------------
                         required time                       1004.805    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                995.899    

Slack (MET) :             995.899ns  (required time - arrival time)
  Source:                 count_clk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            count_clk_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 0.828ns (23.026%)  route 2.768ns (76.974%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 1005.011 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  count_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  count_clk_reg[11]/Q
                         net (fo=2, routed)           0.692     6.459    count_clk_reg[11]
    SLICE_X2Y72          LUT5 (Prop_lut5_I1_O)        0.124     6.583 r  count_clk[0]_i_7/O
                         net (fo=1, routed)           0.662     7.245    count_clk[0]_i_7_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  count_clk[0]_i_3/O
                         net (fo=2, routed)           0.463     7.832    count_clk[0]_i_3_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  count_clk[0]_i_1/O
                         net (fo=27, routed)          0.951     8.907    count_clk[0]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  count_clk_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1001.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  1003.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.588  1005.011    clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  count_clk_reg[21]/C
                         clock pessimism              0.259  1005.270    
                         clock uncertainty           -0.035  1005.234    
    SLICE_X3Y75          FDRE (Setup_fdre_C_R)       -0.429  1004.805    count_clk_reg[21]
  -------------------------------------------------------------------
                         required time                       1004.805    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                995.899    

Slack (MET) :             995.899ns  (required time - arrival time)
  Source:                 count_clk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            count_clk_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 0.828ns (23.026%)  route 2.768ns (76.974%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 1005.011 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  count_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  count_clk_reg[11]/Q
                         net (fo=2, routed)           0.692     6.459    count_clk_reg[11]
    SLICE_X2Y72          LUT5 (Prop_lut5_I1_O)        0.124     6.583 r  count_clk[0]_i_7/O
                         net (fo=1, routed)           0.662     7.245    count_clk[0]_i_7_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  count_clk[0]_i_3/O
                         net (fo=2, routed)           0.463     7.832    count_clk[0]_i_3_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  count_clk[0]_i_1/O
                         net (fo=27, routed)          0.951     8.907    count_clk[0]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  count_clk_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1001.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  1003.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.588  1005.011    clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  count_clk_reg[22]/C
                         clock pessimism              0.259  1005.270    
                         clock uncertainty           -0.035  1005.234    
    SLICE_X3Y75          FDRE (Setup_fdre_C_R)       -0.429  1004.805    count_clk_reg[22]
  -------------------------------------------------------------------
                         required time                       1004.805    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                995.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  count_reg[0]/Q
                         net (fo=11, routed)          0.109     1.763    count_reg[0]
    SLICE_X0Y78          LUT5 (Prop_lut5_I2_O)        0.045     1.808 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    p_0_in[1]
    SLICE_X0Y78          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.091     1.617    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  count_reg[1]/Q
                         net (fo=10, routed)          0.132     1.786    count_reg[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.831    p_0_in[2]
    SLICE_X1Y78          FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.092     1.618    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_clk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            count_clk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  count_clk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  count_clk_reg[7]/Q
                         net (fo=1, routed)           0.108     1.763    count_clk_reg_n_0_[7]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  count_clk_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    count_clk_reg[4]_i_1_n_4
    SLICE_X3Y71          FDRE                                         r  count_clk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  count_clk_reg[7]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.105     1.618    count_clk_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            count_clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  count_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  count_clk_reg[3]/Q
                         net (fo=1, routed)           0.108     1.764    count_clk_reg_n_0_[3]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  count_clk_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.872    count_clk_reg[0]_i_2_n_4
    SLICE_X3Y70          FDRE                                         r  count_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  count_clk_reg[3]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.105     1.619    count_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_clk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            count_clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  count_clk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  count_clk_reg[4]/Q
                         net (fo=1, routed)           0.105     1.760    count_clk_reg_n_0_[4]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.875 r  count_clk_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.875    count_clk_reg[4]_i_1_n_7
    SLICE_X3Y71          FDRE                                         r  count_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  count_clk_reg[4]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.105     1.618    count_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            count_clk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  count_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  count_clk_reg[6]/Q
                         net (fo=1, routed)           0.109     1.764    count_clk_reg_n_0_[6]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.875 r  count_clk_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    count_clk_reg[4]_i_1_n_5
    SLICE_X3Y71          FDRE                                         r  count_clk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  count_clk_reg[6]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.105     1.618    count_clk_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            count_clk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  count_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  count_clk_reg[2]/Q
                         net (fo=1, routed)           0.109     1.765    count_clk_reg_n_0_[2]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.876 r  count_clk_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.876    count_clk_reg[0]_i_2_n_5
    SLICE_X3Y70          FDRE                                         r  count_clk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  count_clk_reg[2]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.105     1.619    count_clk_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_clk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            count_clk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  count_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  count_clk_reg[11]/Q
                         net (fo=2, routed)           0.119     1.774    count_clk_reg[11]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  count_clk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    count_clk_reg[8]_i_1_n_4
    SLICE_X3Y72          FDRE                                         r  count_clk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  count_clk_reg[11]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    count_clk_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_clk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            count_clk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.510    clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  count_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  count_clk_reg[19]/Q
                         net (fo=2, routed)           0.119     1.771    count_clk_reg[19]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  count_clk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    count_clk_reg[16]_i_1_n_4
    SLICE_X3Y74          FDRE                                         r  count_clk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.861     2.026    clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  count_clk_reg[19]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    count_clk_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_clk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            count_clk_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.510    clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  count_clk_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  count_clk_reg[23]/Q
                         net (fo=2, routed)           0.119     1.771    count_clk_reg[23]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  count_clk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    count_clk_reg[20]_i_1_n_4
    SLICE_X3Y75          FDRE                                         r  count_clk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.861     2.026    clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  count_clk_reg[23]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    count_clk_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         1000.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X3Y70     count_clk_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X3Y72     count_clk_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X3Y72     count_clk_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X3Y73     count_clk_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X3Y73     count_clk_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X3Y73     count_clk_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X3Y73     count_clk_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X3Y74     count_clk_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X3Y74     count_clk_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X3Y70     count_clk_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X3Y70     count_clk_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X3Y72     count_clk_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X3Y72     count_clk_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X3Y72     count_clk_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X3Y72     count_clk_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X3Y73     count_clk_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X3Y73     count_clk_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X3Y73     count_clk_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X3Y73     count_clk_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70     count_clk_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70     count_clk_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     count_clk_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     count_clk_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     count_clk_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     count_clk_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y73     count_clk_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y73     count_clk_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y73     count_clk_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y73     count_clk_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.080ns  (logic 4.365ns (54.027%)  route 3.715ns (45.973%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  count_reg[0]/Q
                         net (fo=11, routed)          0.994     6.764    count_reg[0]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.152     6.916 r  sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.720     9.636    sseg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    13.394 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.394    sseg[1]
    R10                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.756ns  (logic 4.130ns (53.249%)  route 3.626ns (46.751%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  count_reg[0]/Q
                         net (fo=11, routed)          0.994     6.764    count_reg[0]
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.124     6.888 r  sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.632     9.520    sseg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.070 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.070    sseg[3]
    K13                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.590ns  (logic 4.157ns (54.768%)  route 3.433ns (45.232%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  count_reg[2]/Q
                         net (fo=9, routed)           0.724     6.494    count_reg[2]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.124     6.618 r  sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.709     9.327    sseg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.904 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.904    sseg[0]
    T10                                                               r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.415ns  (logic 4.353ns (58.706%)  route 3.062ns (41.294%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  count_reg[0]/Q
                         net (fo=11, routed)          0.993     6.763    count_reg[0]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.152     6.915 r  sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.069     8.984    sseg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    12.729 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.729    sseg[6]
    L18                                                               r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.399ns  (logic 4.374ns (59.112%)  route 3.025ns (40.888%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  count_reg[1]/Q
                         net (fo=10, routed)          0.720     6.490    count_reg[1]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.149     6.639 r  sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.305     8.944    sseg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    12.713 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.713    sseg[5]
    T11                                                               r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.110ns  (logic 4.073ns (57.286%)  route 3.037ns (42.714%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  count_reg[1]/Q
                         net (fo=10, routed)          0.720     6.490    count_reg[1]
    SLICE_X1Y78          LUT4 (Prop_lut4_I2_O)        0.124     6.614 r  sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.317     8.931    sseg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.424 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.424    sseg[2]
    K16                                                               r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.848ns  (logic 4.114ns (60.072%)  route 2.734ns (39.928%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  count_reg[0]/Q
                         net (fo=11, routed)          0.993     6.763    count_reg[0]
    SLICE_X1Y79          LUT4 (Prop_lut4_I3_O)        0.124     6.887 r  sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.741     8.628    sseg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.161 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.161    sseg[4]
    P15                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.420ns (70.971%)  route 0.581ns (29.029%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  count_reg[1]/Q
                         net (fo=10, routed)          0.196     1.851    count_reg[1]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.045     1.896 r  sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.385     2.280    sseg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.515 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.515    sseg[4]
    P15                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.380ns (63.478%)  route 0.794ns (36.522%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  count_reg[0]/Q
                         net (fo=11, routed)          0.184     1.839    count_reg[0]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.045     1.884 r  sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.610     2.493    sseg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.688 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.688    sseg[2]
    K16                                                               r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.495ns (68.142%)  route 0.699ns (31.858%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  count_reg[1]/Q
                         net (fo=10, routed)          0.196     1.851    count_reg[1]
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.049     1.900 r  sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.503     2.402    sseg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.305     3.707 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.707    sseg[6]
    L18                                                               r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.518ns (65.565%)  route 0.797ns (34.435%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  count_reg[0]/Q
                         net (fo=11, routed)          0.184     1.839    count_reg[0]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.049     1.888 r  sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.613     2.501    sseg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.328     3.829 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.829    sseg[5]
    T11                                                               r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.437ns (61.120%)  route 0.914ns (38.880%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  count_reg[1]/Q
                         net (fo=10, routed)          0.195     1.850    count_reg[1]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.045     1.895 r  sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.719     2.613    sseg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.864 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.864    sseg[3]
    K13                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.463ns (60.376%)  route 0.960ns (39.624%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  count_reg[0]/Q
                         net (fo=11, routed)          0.184     1.839    count_reg[0]
    SLICE_X1Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.884 r  sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.776     2.660    sseg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.937 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.937    sseg[0]
    T10                                                               r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.507ns (60.269%)  route 0.994ns (39.731%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  count_reg[1]/Q
                         net (fo=10, routed)          0.195     1.850    count_reg[1]
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.048     1.898 r  sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.798     2.696    sseg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.318     4.014 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.014    sseg[1]
    R10                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.844ns  (logic 1.942ns (28.371%)  route 4.902ns (71.629%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  mode_IBUF_inst/O
                         net (fo=3, routed)           4.638     6.104    mode_IBUF
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.154     6.258 r  count[3]_i_4/O
                         net (fo=1, routed)           0.264     6.523    count[3]_i_4_n_0
    SLICE_X1Y78          LUT3 (Prop_lut3_I2_O)        0.321     6.844 r  count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.844    p_0_in[3]
    SLICE_X1Y78          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 1.591ns (27.741%)  route 4.143ns (72.259%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  mode_IBUF_inst/O
                         net (fo=3, routed)           4.143     5.610    mode_IBUF
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.124     5.734 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.734    p_0_in[1]
    SLICE_X0Y78          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.723ns  (logic 1.591ns (27.791%)  route 4.133ns (72.209%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  mode_IBUF_inst/O
                         net (fo=3, routed)           4.133     5.599    mode_IBUF
    SLICE_X1Y78          LUT6 (Prop_lut6_I3_O)        0.124     5.723 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     5.723    p_0_in[2]
    SLICE_X1Y78          FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            count_clk_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.354ns  (logic 1.634ns (37.527%)  route 2.720ns (62.473%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  enable_IBUF_inst/O
                         net (fo=2, routed)           1.631     3.140    enable_IBUF
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.124     3.264 r  count_clk[0]_i_1/O
                         net (fo=27, routed)          1.089     4.354    count_clk[0]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  count_clk_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.590     5.013    clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  count_clk_reg[24]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            count_clk_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.354ns  (logic 1.634ns (37.527%)  route 2.720ns (62.473%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  enable_IBUF_inst/O
                         net (fo=2, routed)           1.631     3.140    enable_IBUF
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.124     3.264 r  count_clk[0]_i_1/O
                         net (fo=27, routed)          1.089     4.354    count_clk[0]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  count_clk_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.590     5.013    clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  count_clk_reg[25]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            count_clk_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.354ns  (logic 1.634ns (37.527%)  route 2.720ns (62.473%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  enable_IBUF_inst/O
                         net (fo=2, routed)           1.631     3.140    enable_IBUF
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.124     3.264 r  count_clk[0]_i_1/O
                         net (fo=27, routed)          1.089     4.354    count_clk[0]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  count_clk_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.590     5.013    clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  count_clk_reg[26]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.326ns  (logic 1.634ns (37.767%)  route 2.692ns (62.233%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  enable_IBUF_inst/O
                         net (fo=2, routed)           1.780     3.289    enable_IBUF
    SLICE_X2Y74          LUT4 (Prop_lut4_I1_O)        0.124     3.413 r  count[3]_i_2/O
                         net (fo=4, routed)           0.913     4.326    count[3]_i_2_n_0
    SLICE_X0Y78          FDRE                                         r  count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            count_clk_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.323ns  (logic 1.634ns (37.792%)  route 2.689ns (62.208%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  enable_IBUF_inst/O
                         net (fo=2, routed)           1.631     3.140    enable_IBUF
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.124     3.264 r  count_clk[0]_i_1/O
                         net (fo=27, routed)          1.059     4.323    count_clk[0]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  count_clk_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.594     5.017    clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  count_clk_reg[0]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            count_clk_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.323ns  (logic 1.634ns (37.792%)  route 2.689ns (62.208%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  enable_IBUF_inst/O
                         net (fo=2, routed)           1.631     3.140    enable_IBUF
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.124     3.264 r  count_clk[0]_i_1/O
                         net (fo=27, routed)          1.059     4.323    count_clk[0]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  count_clk_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.594     5.017    clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  count_clk_reg[1]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            count_clk_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.323ns  (logic 1.634ns (37.792%)  route 2.689ns (62.208%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  enable_IBUF_inst/O
                         net (fo=2, routed)           1.631     3.140    enable_IBUF
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.124     3.264 r  count_clk[0]_i_1/O
                         net (fo=27, routed)          1.059     4.323    count_clk[0]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  count_clk_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.594     5.017    clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  count_clk_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[3]
                            (input port)
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.287ns (36.391%)  route 0.502ns (63.609%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  data_in[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  data_in_IBUF[3]_inst/O
                         net (fo=1, routed)           0.502     0.747    data_in_IBUF[3]
    SLICE_X1Y78          LUT3 (Prop_lut3_I0_O)        0.042     0.789 r  count[3]_i_3/O
                         net (fo=1, routed)           0.000     0.789    p_0_in[3]
    SLICE_X1Y78          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.298ns (32.987%)  route 0.605ns (67.013%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  data_in_IBUF[2]_inst/O
                         net (fo=1, routed)           0.605     0.858    data_in_IBUF[2]
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.045     0.903 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.903    p_0_in[2]
    SLICE_X1Y78          FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.292ns (29.244%)  route 0.708ns (70.756%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  data_in_IBUF[1]_inst/O
                         net (fo=1, routed)           0.708     0.955    data_in_IBUF[1]
    SLICE_X0Y78          LUT5 (Prop_lut5_I0_O)        0.045     1.000 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.000    p_0_in[1]
    SLICE_X0Y78          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.336ns (31.378%)  route 0.734ns (68.622%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  load_IBUF_inst/O
                         net (fo=4, routed)           0.734     1.025    load_IBUF
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.045     1.070 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.070    p_0_in[0]
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_clk_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.337ns (29.555%)  route 0.802ns (70.445%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=2, routed)           0.576     0.867    reset_IBUF
    SLICE_X2Y74          LUT5 (Prop_lut5_I4_O)        0.045     0.912 r  count_clk[0]_i_1/O
                         net (fo=27, routed)          0.226     1.139    count_clk[0]_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  count_clk_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  count_clk_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_clk_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.337ns (29.555%)  route 0.802ns (70.445%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=2, routed)           0.576     0.867    reset_IBUF
    SLICE_X2Y74          LUT5 (Prop_lut5_I4_O)        0.045     0.912 r  count_clk[0]_i_1/O
                         net (fo=27, routed)          0.226     1.139    count_clk[0]_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  count_clk_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  count_clk_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_clk_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.337ns (29.555%)  route 0.802ns (70.445%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=2, routed)           0.576     0.867    reset_IBUF
    SLICE_X2Y74          LUT5 (Prop_lut5_I4_O)        0.045     0.912 r  count_clk[0]_i_1/O
                         net (fo=27, routed)          0.226     1.139    count_clk[0]_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  count_clk_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  count_clk_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_clk_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.337ns (29.555%)  route 0.802ns (70.445%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=2, routed)           0.576     0.867    reset_IBUF
    SLICE_X2Y74          LUT5 (Prop_lut5_I4_O)        0.045     0.912 r  count_clk[0]_i_1/O
                         net (fo=27, routed)          0.226     1.139    count_clk[0]_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  count_clk_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  count_clk_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.340ns (28.852%)  route 0.837ns (71.148%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=2, routed)           0.576     0.867    reset_IBUF
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.048     0.915 r  count[3]_i_1/O
                         net (fo=4, routed)           0.261     1.177    clear
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.340ns (28.852%)  route 0.837ns (71.148%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=2, routed)           0.576     0.867    reset_IBUF
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.048     0.915 r  count[3]_i_1/O
                         net (fo=4, routed)           0.261     1.177    clear
    SLICE_X1Y78          FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[2]/C





