# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DAQ_Neutrinos.srcs/sources_1/new/UART_TX.vhd" \
"../../../../DAQ_Neutrinos.srcs/sources_1/new/UART_features.vhd" \
"../../../../DAQ_Neutrinos.srcs/sim_1/new/tb_UART_freatures.vhd" \

# Do not sort compile order
nosort
