// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sikep503_kem_enc_hw_rdc_mont_140 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ma_address0,
        ma_ce0,
        ma_q0,
        mc_address0,
        mc_ce0,
        mc_we0,
        mc_d0,
        mc_q0,
        mc_offset
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] ma_address0;
output   ma_ce0;
input  [63:0] ma_q0;
output  [3:0] mc_address0;
output   mc_ce0;
output   mc_we0;
output  [63:0] mc_d0;
input  [63:0] mc_q0;
input  [0:0] mc_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] mc_address0;
reg mc_ce0;
reg mc_we0;
reg[63:0] mc_d0;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [63:0] reg_237;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state14;
wire   [3:0] tmp_s_fu_241_p3;
reg   [3:0] tmp_s_reg_755;
reg   [3:0] mc_addr_reg_761;
wire    ap_CS_fsm_state2;
wire   [2:0] trunc_ln184_fu_300_p1;
reg   [2:0] trunc_ln184_reg_775;
wire    ap_CS_fsm_state3;
wire   [3:0] add_ln185_fu_310_p2;
reg   [3:0] add_ln185_reg_783;
wire    ap_CS_fsm_state4;
wire   [63:0] v_69_fu_354_p2;
reg   [63:0] v_69_reg_831;
wire   [63:0] u_66_fu_459_p2;
reg   [63:0] u_66_reg_838;
wire    ap_CS_fsm_state6;
reg   [3:0] i_16_reg_843;
wire    ap_CS_fsm_state8;
wire   [31:0] sub66_fu_506_p2;
reg   [31:0] sub66_reg_852;
reg   [63:0] v_56_load_2_reg_865;
wire    ap_CS_fsm_state9;
wire   [2:0] trunc_ln202_fu_535_p1;
reg   [2:0] trunc_ln202_reg_870;
wire   [2:0] trunc_ln202_8_fu_540_p1;
reg   [2:0] trunc_ln202_8_reg_875;
wire    ap_CS_fsm_state10;
wire   [63:0] v_72_fu_562_p2;
reg   [63:0] v_72_reg_889;
wire   [63:0] t_fu_656_p2;
reg   [63:0] t_reg_896;
wire    ap_CS_fsm_state12;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_start;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_done;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_idle;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_ready;
wire   [3:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_address0;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_ce0;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_we0;
wire   [63:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_d0;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_start;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_done;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_idle;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_ready;
wire   [3:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_mc_address0;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_mc_ce0;
wire   [63:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_v_68_out;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_v_68_out_ap_vld;
wire   [63:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_u_54_out;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_u_54_out_ap_vld;
wire   [63:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_t_out;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_t_out_ap_vld;
wire   [31:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_901_p_din0;
wire   [31:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_901_p_din1;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_901_p_ce;
wire   [31:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_905_p_din0;
wire   [31:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_905_p_din1;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_905_p_ce;
wire   [31:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_909_p_din0;
wire   [31:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_909_p_din1;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_909_p_ce;
wire   [31:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_913_p_din0;
wire   [31:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_913_p_din1;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_913_p_ce;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_start;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_done;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_idle;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_ready;
wire   [3:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_mc_address0;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_mc_ce0;
wire   [63:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_v_72_out;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_v_72_out_ap_vld;
wire   [63:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_u_46_out;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_u_46_out_ap_vld;
wire   [63:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_t_30_out;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_t_30_out_ap_vld;
wire   [31:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_901_p_din0;
wire   [31:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_901_p_din1;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_901_p_ce;
wire   [31:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_905_p_din0;
wire   [31:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_905_p_din1;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_905_p_ce;
wire   [31:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_909_p_din0;
wire   [31:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_909_p_din1;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_909_p_ce;
wire   [31:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_913_p_din0;
wire   [31:0] grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_913_p_din1;
wire    grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_913_p_ce;
reg    grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_start_reg;
wire    mc_we0_out;
reg    grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_start_reg;
wire   [0:0] icmp_ln184_fu_288_p2;
reg    grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_start_reg;
wire   [31:0] zext_ln223_fu_272_p1;
wire   [31:0] zext_ln185_fu_347_p1;
wire   [31:0] zext_ln196_fu_366_p1;
wire   [0:0] icmp_ln202_fu_477_p2;
wire   [31:0] zext_ln214_fu_555_p1;
wire   [31:0] zext_ln217_fu_668_p1;
reg   [3:0] i_11_fu_70;
wire   [3:0] add_ln184_fu_294_p2;
reg   [63:0] u_024_fu_74;
wire    ap_CS_fsm_state7;
reg   [63:0] v_025_fu_78;
wire   [63:0] v_74_fu_409_p2;
reg   [31:0] count_fu_106;
wire   [31:0] count_7_fu_498_p3;
reg   [63:0] u_fu_110;
wire    ap_CS_fsm_state13;
reg   [63:0] v_56_fu_114;
wire   [63:0] tempReg_fu_606_p2;
wire    ap_CS_fsm_state15;
reg   [3:0] indvars_iv_fu_118;
wire   [3:0] add_ln202_6_fu_544_p2;
reg   [3:0] i_12_fu_122;
wire   [3:0] add_ln202_fu_512_p2;
reg    ma_ce0_local;
reg   [3:0] ma_address0_local;
reg    mc_we0_local;
reg   [63:0] mc_d0_local;
reg    mc_ce0_local;
reg   [3:0] mc_address0_local;
wire   [63:0] v_fu_682_p2;
wire   [3:0] tmp_77_fu_265_p3;
wire   [3:0] zext_ln185_7_fu_306_p1;
wire   [3:0] tmp_78_fu_360_p3;
wire   [63:0] xor_ln105_127_fu_381_p2;
wire   [63:0] xor_ln105_fu_377_p2;
wire   [63:0] or_ln105_fu_386_p2;
wire   [63:0] xor_ln105_128_fu_392_p2;
wire   [0:0] carry_fu_397_p3;
wire   [63:0] zext_ln105_fu_405_p1;
wire   [0:0] bit_sel1_fu_415_p3;
wire   [0:0] xor_ln105_129_fu_423_p2;
wire   [62:0] trunc_ln105_fu_429_p1;
wire   [63:0] xor_ln105_s_fu_433_p3;
wire   [63:0] and_ln105_fu_441_p2;
wire   [0:0] carry_37_fu_447_p3;
wire   [63:0] zext_ln105_37_fu_455_p1;
wire   [0:0] icmp_ln203_fu_486_p2;
wire   [31:0] add_ln204_fu_492_p2;
wire   [63:0] xor_ln105_131_fu_578_p2;
wire   [63:0] xor_ln105_130_fu_574_p2;
wire   [63:0] or_ln105_23_fu_583_p2;
wire   [63:0] xor_ln105_132_fu_589_p2;
wire   [0:0] carry_38_fu_594_p3;
wire   [63:0] zext_ln105_38_fu_602_p1;
wire   [0:0] bit_sel7_fu_612_p3;
wire   [0:0] xor_ln105_133_fu_620_p2;
wire   [62:0] trunc_ln105_25_fu_626_p1;
wire   [63:0] xor_ln105_6_fu_630_p3;
wire   [63:0] and_ln105_7_fu_638_p2;
wire   [0:0] carry_39_fu_644_p3;
wire   [63:0] zext_ln105_39_fu_652_p1;
wire   [3:0] tmp_79_fu_662_p3;
wire   [63:0] grp_fu_901_p2;
reg   [31:0] grp_fu_901_p0;
reg   [31:0] grp_fu_901_p1;
reg    grp_fu_901_ce;
wire   [63:0] grp_fu_905_p2;
reg   [31:0] grp_fu_905_p0;
reg   [31:0] grp_fu_905_p1;
reg    grp_fu_905_ce;
wire   [63:0] grp_fu_909_p2;
reg   [31:0] grp_fu_909_p0;
reg   [31:0] grp_fu_909_p1;
reg    grp_fu_909_ce;
wire   [63:0] grp_fu_913_p2;
reg   [31:0] grp_fu_913_p0;
reg   [31:0] grp_fu_913_p1;
reg    grp_fu_913_ce;
reg   [14:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_start_reg = 1'b0;
#0 grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_start_reg = 1'b0;
#0 grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_start_reg = 1'b0;
#0 i_11_fu_70 = 4'd0;
#0 u_024_fu_74 = 64'd0;
#0 v_025_fu_78 = 64'd0;
#0 count_fu_106 = 32'd0;
#0 u_fu_110 = 64'd0;
#0 v_56_fu_114 = 64'd0;
#0 indvars_iv_fu_118 = 4'd0;
#0 i_12_fu_122 = 4'd0;
end

sikep503_kem_enc_hw_rdc_mont_140_Pipeline_VITIS_LOOP_180_1 grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_start),
    .ap_done(grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_done),
    .ap_idle(grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_idle),
    .ap_ready(grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_ready),
    .mc_address0(grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_address0),
    .mc_ce0(grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_ce0),
    .mc_we0(grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_we0),
    .mc_d0(grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_d0),
    .zext_ln181(tmp_s_reg_755),
    .mc_offset(mc_offset)
);

sikep503_kem_enc_hw_rdc_mont_140_Pipeline_VITIS_LOOP_185_3 grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_start),
    .ap_done(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_done),
    .ap_idle(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_idle),
    .ap_ready(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_ready),
    .v_025(v_025_fu_78),
    .u_024(u_024_fu_74),
    .i_11(trunc_ln184_reg_775),
    .add_ln185(add_ln185_reg_783),
    .mc_offset(mc_offset),
    .mc_address0(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_mc_address0),
    .mc_ce0(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_mc_ce0),
    .mc_q0(mc_q0),
    .empty(trunc_ln184_reg_775),
    .v_68_out(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_v_68_out),
    .v_68_out_ap_vld(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_v_68_out_ap_vld),
    .u_54_out(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_u_54_out),
    .u_54_out_ap_vld(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_u_54_out_ap_vld),
    .t_out(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_t_out),
    .t_out_ap_vld(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_t_out_ap_vld),
    .grp_fu_901_p_din0(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_901_p_din0),
    .grp_fu_901_p_din1(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_901_p_din1),
    .grp_fu_901_p_dout0(grp_fu_901_p2),
    .grp_fu_901_p_ce(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_901_p_ce),
    .grp_fu_905_p_din0(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_905_p_din0),
    .grp_fu_905_p_din1(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_905_p_din1),
    .grp_fu_905_p_dout0(grp_fu_905_p2),
    .grp_fu_905_p_ce(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_905_p_ce),
    .grp_fu_909_p_din0(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_909_p_din0),
    .grp_fu_909_p_din1(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_909_p_din1),
    .grp_fu_909_p_dout0(grp_fu_909_p2),
    .grp_fu_909_p_ce(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_909_p_ce),
    .grp_fu_913_p_din0(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_913_p_din0),
    .grp_fu_913_p_din1(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_913_p_din1),
    .grp_fu_913_p_dout0(grp_fu_913_p2),
    .grp_fu_913_p_ce(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_913_p_ce)
);

sikep503_kem_enc_hw_rdc_mont_140_Pipeline_VITIS_LOOP_206_5 grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_start),
    .ap_done(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_done),
    .ap_idle(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_idle),
    .ap_ready(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_ready),
    .indvars_iv(trunc_ln202_reg_870),
    .v_56(v_56_load_2_reg_865),
    .u(u_fu_110),
    .sub66(sub66_reg_852),
    .zext_ln181(tmp_s_reg_755),
    .mc_address0(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_mc_address0),
    .mc_ce0(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_mc_ce0),
    .mc_q0(mc_q0),
    .empty(trunc_ln202_8_reg_875),
    .v_72_out(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_v_72_out),
    .v_72_out_ap_vld(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_v_72_out_ap_vld),
    .u_46_out(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_u_46_out),
    .u_46_out_ap_vld(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_u_46_out_ap_vld),
    .t_30_out(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_t_30_out),
    .t_30_out_ap_vld(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_t_30_out_ap_vld),
    .grp_fu_901_p_din0(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_901_p_din0),
    .grp_fu_901_p_din1(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_901_p_din1),
    .grp_fu_901_p_dout0(grp_fu_901_p2),
    .grp_fu_901_p_ce(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_901_p_ce),
    .grp_fu_905_p_din0(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_905_p_din0),
    .grp_fu_905_p_din1(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_905_p_din1),
    .grp_fu_905_p_dout0(grp_fu_905_p2),
    .grp_fu_905_p_ce(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_905_p_ce),
    .grp_fu_909_p_din0(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_909_p_din0),
    .grp_fu_909_p_din1(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_909_p_din1),
    .grp_fu_909_p_dout0(grp_fu_909_p2),
    .grp_fu_909_p_ce(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_909_p_ce),
    .grp_fu_913_p_din0(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_913_p_din0),
    .grp_fu_913_p_din1(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_913_p_din1),
    .grp_fu_913_p_dout0(grp_fu_913_p2),
    .grp_fu_913_p_ce(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_913_p_ce)
);

sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U474(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_901_p0),
    .din1(grp_fu_901_p1),
    .ce(grp_fu_901_ce),
    .dout(grp_fu_901_p2)
);

sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U475(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_905_p0),
    .din1(grp_fu_905_p1),
    .ce(grp_fu_905_ce),
    .dout(grp_fu_905_p2)
);

sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U476(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_909_p0),
    .din1(grp_fu_909_p1),
    .ce(grp_fu_909_ce),
    .dout(grp_fu_909_p2)
);

sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U477(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_913_p0),
    .din1(grp_fu_913_p1),
    .ce(grp_fu_913_ce),
    .dout(grp_fu_913_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_start_reg <= 1'b1;
        end else if ((grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_ready == 1'b1)) begin
            grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln184_fu_288_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_start_reg <= 1'b1;
        end else if ((grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_ready == 1'b1)) begin
            grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_start_reg <= 1'b1;
        end else if ((grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_ready == 1'b1)) begin
            grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln184_fu_288_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        count_fu_106 <= 32'd3;
    end else if (((icmp_ln202_fu_477_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        count_fu_106 <= count_7_fu_498_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_11_fu_70 <= 4'd0;
    end else if (((icmp_ln184_fu_288_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_11_fu_70 <= add_ln184_fu_294_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln184_fu_288_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_12_fu_122 <= 4'd8;
    end else if (((icmp_ln202_fu_477_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        i_12_fu_122 <= add_ln202_fu_512_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln184_fu_288_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        indvars_iv_fu_118 <= 4'd1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        indvars_iv_fu_118 <= add_ln202_6_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        u_024_fu_74 <= 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        u_024_fu_74 <= u_66_reg_838;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln184_fu_288_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        u_fu_110 <= u_024_fu_74;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        u_fu_110 <= t_reg_896;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        v_025_fu_78 <= 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        v_025_fu_78 <= v_74_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln184_fu_288_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        v_56_fu_114 <= v_025_fu_78;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        v_56_fu_114 <= tempReg_fu_606_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln185_reg_783 <= add_ln185_fu_310_p2;
        trunc_ln184_reg_775 <= trunc_ln184_fu_300_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        i_16_reg_843 <= i_12_fu_122;
        sub66_reg_852 <= sub66_fu_506_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mc_addr_reg_761[3] <= zext_ln223_fu_272_p1[3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state5))) begin
        reg_237 <= ma_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        t_reg_896 <= t_fu_656_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        tmp_s_reg_755[3] <= tmp_s_fu_241_p3[3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        trunc_ln202_8_reg_875 <= trunc_ln202_8_fu_540_p1;
        trunc_ln202_reg_870 <= trunc_ln202_fu_535_p1;
        v_56_load_2_reg_865 <= v_56_fu_114;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        u_66_reg_838 <= u_66_fu_459_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        v_69_reg_831 <= v_69_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        v_72_reg_889 <= v_72_fu_562_p2;
    end
end

always @ (*) begin
    if ((grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_901_ce = grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_901_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_901_ce = grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_901_p_ce;
    end else begin
        grp_fu_901_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_901_p0 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_901_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_901_p0 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_901_p_din0;
    end else begin
        grp_fu_901_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_901_p1 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_901_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_901_p1 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_901_p_din1;
    end else begin
        grp_fu_901_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_905_ce = grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_905_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_905_ce = grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_905_p_ce;
    end else begin
        grp_fu_905_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_905_p0 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_905_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_905_p0 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_905_p_din0;
    end else begin
        grp_fu_905_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_905_p1 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_905_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_905_p1 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_905_p_din1;
    end else begin
        grp_fu_905_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_909_ce = grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_909_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_909_ce = grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_909_p_ce;
    end else begin
        grp_fu_909_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_909_p0 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_909_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_909_p0 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_909_p_din0;
    end else begin
        grp_fu_909_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_909_p1 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_909_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_909_p1 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_909_p_din1;
    end else begin
        grp_fu_909_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_913_ce = grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_913_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_913_ce = grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_913_p_ce;
    end else begin
        grp_fu_913_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_913_p0 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_913_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_913_p0 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_913_p_din0;
    end else begin
        grp_fu_913_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_913_p1 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_913_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_913_p1 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_913_p_din1;
    end else begin
        grp_fu_913_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ma_address0_local = zext_ln214_fu_555_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ma_address0_local = 32'd15;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        ma_address0_local = zext_ln185_fu_347_p1;
    end else begin
        ma_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state4) & (grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state10) & (grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_done == 1'b1)))) begin
        ma_ce0_local = 1'b1;
    end else begin
        ma_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        mc_address0 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_mc_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        mc_address0 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_mc_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mc_address0 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_address0;
    end else begin
        mc_address0 = mc_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        mc_address0_local = mc_addr_reg_761;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        mc_address0_local = zext_ln217_fu_668_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        mc_address0_local = zext_ln196_fu_366_p1;
    end else begin
        mc_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        mc_ce0 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_mc_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        mc_ce0 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_mc_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mc_ce0 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_ce0;
    end else begin
        mc_ce0 = mc_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state6))) begin
        mc_ce0_local = 1'b1;
    end else begin
        mc_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mc_d0 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_d0;
    end else begin
        mc_d0 = mc_d0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        mc_d0_local = v_fu_682_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        mc_d0_local = v_72_reg_889;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        mc_d0_local = v_69_reg_831;
    end else begin
        mc_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mc_we0 = grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_we0;
    end else begin
        mc_we0 = (mc_we0_out | 1'b0);
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state6))) begin
        mc_we0_local = 1'b1;
    end else begin
        mc_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln184_fu_288_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln202_fu_477_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln184_fu_294_p2 = (i_11_fu_70 + 4'd1);

assign add_ln185_fu_310_p2 = ($signed(zext_ln185_7_fu_306_p1) + $signed(4'd14));

assign add_ln202_6_fu_544_p2 = (indvars_iv_fu_118 + 4'd1);

assign add_ln202_fu_512_p2 = (i_12_fu_122 + 4'd1);

assign add_ln204_fu_492_p2 = ($signed(count_fu_106) + $signed(32'd4294967295));

assign and_ln105_7_fu_638_p2 = (xor_ln105_6_fu_630_p3 & grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_u_46_out);

assign and_ln105_fu_441_p2 = (xor_ln105_s_fu_433_p3 & grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_u_54_out);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bit_sel1_fu_415_p3 = v_74_fu_409_p2[64'd63];

assign bit_sel7_fu_612_p3 = tempReg_fu_606_p2[64'd63];

assign carry_37_fu_447_p3 = and_ln105_fu_441_p2[32'd63];

assign carry_38_fu_594_p3 = xor_ln105_132_fu_589_p2[32'd63];

assign carry_39_fu_644_p3 = and_ln105_7_fu_638_p2[32'd63];

assign carry_fu_397_p3 = xor_ln105_128_fu_392_p2[32'd63];

assign count_7_fu_498_p3 = ((icmp_ln203_fu_486_p2[0:0] == 1'b1) ? add_ln204_fu_492_p2 : 32'd0);

assign grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_start = grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_start_reg;

assign grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_start = grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_start_reg;

assign grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_start = grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_start_reg;

assign icmp_ln184_fu_288_p2 = ((i_11_fu_70 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln202_fu_477_p2 = ((i_12_fu_122 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln203_fu_486_p2 = ((count_fu_106 != 32'd0) ? 1'b1 : 1'b0);

assign ma_address0 = ma_address0_local;

assign ma_ce0 = ma_ce0_local;

assign mc_we0_out = mc_we0_local;

assign or_ln105_23_fu_583_p2 = (xor_ln105_131_fu_578_p2 | xor_ln105_130_fu_574_p2);

assign or_ln105_fu_386_p2 = (xor_ln105_fu_377_p2 | xor_ln105_127_fu_381_p2);

assign sub66_fu_506_p2 = (32'd8 - count_7_fu_498_p3);

assign t_fu_656_p2 = (grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_t_30_out + zext_ln105_39_fu_652_p1);

assign tempReg_fu_606_p2 = (grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_u_46_out + zext_ln105_38_fu_602_p1);

assign tmp_77_fu_265_p3 = {{mc_offset}, {3'd7}};

assign tmp_78_fu_360_p3 = {{mc_offset}, {trunc_ln184_reg_775}};

assign tmp_79_fu_662_p3 = {{mc_offset}, {trunc_ln202_8_reg_875}};

assign tmp_s_fu_241_p3 = {{mc_offset}, {3'd0}};

assign trunc_ln105_25_fu_626_p1 = tempReg_fu_606_p2[62:0];

assign trunc_ln105_fu_429_p1 = v_74_fu_409_p2[62:0];

assign trunc_ln184_fu_300_p1 = i_11_fu_70[2:0];

assign trunc_ln202_8_fu_540_p1 = i_16_reg_843[2:0];

assign trunc_ln202_fu_535_p1 = indvars_iv_fu_118[2:0];

assign u_66_fu_459_p2 = (grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_t_out + zext_ln105_37_fu_455_p1);

assign v_69_fu_354_p2 = (ma_q0 + grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_v_68_out);

assign v_72_fu_562_p2 = (ma_q0 + grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_v_72_out);

assign v_74_fu_409_p2 = (grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_u_54_out + zext_ln105_fu_405_p1);

assign v_fu_682_p2 = (reg_237 + v_56_fu_114);

assign xor_ln105_127_fu_381_p2 = (reg_237 ^ grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_v_68_out);

assign xor_ln105_128_fu_392_p2 = (v_69_reg_831 ^ or_ln105_fu_386_p2);

assign xor_ln105_129_fu_423_p2 = (bit_sel1_fu_415_p3 ^ 1'd1);

assign xor_ln105_130_fu_574_p2 = (v_72_reg_889 ^ grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_v_72_out);

assign xor_ln105_131_fu_578_p2 = (reg_237 ^ grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_v_72_out);

assign xor_ln105_132_fu_589_p2 = (v_72_reg_889 ^ or_ln105_23_fu_583_p2);

assign xor_ln105_133_fu_620_p2 = (bit_sel7_fu_612_p3 ^ 1'd1);

assign xor_ln105_6_fu_630_p3 = {{xor_ln105_133_fu_620_p2}, {trunc_ln105_25_fu_626_p1}};

assign xor_ln105_fu_377_p2 = (v_69_reg_831 ^ grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_v_68_out);

assign xor_ln105_s_fu_433_p3 = {{xor_ln105_129_fu_423_p2}, {trunc_ln105_fu_429_p1}};

assign zext_ln105_37_fu_455_p1 = carry_37_fu_447_p3;

assign zext_ln105_38_fu_602_p1 = carry_38_fu_594_p3;

assign zext_ln105_39_fu_652_p1 = carry_39_fu_644_p3;

assign zext_ln105_fu_405_p1 = carry_fu_397_p3;

assign zext_ln185_7_fu_306_p1 = trunc_ln184_fu_300_p1;

assign zext_ln185_fu_347_p1 = trunc_ln184_reg_775;

assign zext_ln196_fu_366_p1 = tmp_78_fu_360_p3;

assign zext_ln214_fu_555_p1 = i_16_reg_843;

assign zext_ln217_fu_668_p1 = tmp_79_fu_662_p3;

assign zext_ln223_fu_272_p1 = tmp_77_fu_265_p3;

always @ (posedge ap_clk) begin
    tmp_s_reg_755[2:0] <= 3'b000;
    mc_addr_reg_761[2:0] <= 3'b111;
end

endmodule //sikep503_kem_enc_hw_rdc_mont_140
