Execute       source -notrace -encoding utf-8 /tools/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /tools/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/scrail/changsha/vadd/vadd/hls opened at Wed Jul 30 20:29:52 CST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/scrail/changsha/vadd/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/scrail/changsha/vadd/hls_config.cfg
Execute       apply_ini /home/scrail/changsha/vadd/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=vadd.cpp' from /home/scrail/changsha/vadd/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=vadd.cpp' from /home/scrail/changsha/vadd/hls_config.cfg(7)
Execute         add_files /home/scrail/changsha/vadd/vadd.cpp 
INFO: [HLS 200-10] Adding design file '/home/scrail/changsha/vadd/vadd.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=vadd.h' from /home/scrail/changsha/vadd/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=vadd.h' from /home/scrail/changsha/vadd/hls_config.cfg(8)
Execute         add_files /home/scrail/changsha/vadd/vadd.h 
INFO: [HLS 200-10] Adding design file '/home/scrail/changsha/vadd/vadd.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=vadd' from /home/scrail/changsha/vadd/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=vadd' from /home/scrail/changsha/vadd/hls_config.cfg(9)
Execute         set_top vadd 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from /home/scrail/changsha/vadd/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vitis' from /home/scrail/changsha/vadd/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute         send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute         config_interface -m_axi_latency=64 
Execute         send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute         config_interface -m_axi_alignment_byte_size=64 
Execute         send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute         config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute         config_interface -default_interface=kernel 
Execute         send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute         config_rtl -register_reset_num=3 
Execute         send_msg_by_id INFO @200-1465@%s 'part=xcu50-fsvh2104-2-e' from /home/scrail/changsha/vadd/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xcu50-fsvh2104-2-e' from /home/scrail/changsha/vadd/hls_config.cfg(1)
Execute         set_part xcu50-fsvh2104-2-e 
Execute           create_platform xcu50-fsvh2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
Command           create_platform done; 0.63 sec.
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.67 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from /home/scrail/changsha/vadd/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=xo' from /home/scrail/changsha/vadd/hls_config.cfg(5)
Execute         config_export -format=xo 
Command       apply_ini done; 0.68 sec.
Execute       write_component -config /home/scrail/changsha/vadd/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/scrail/changsha/vadd/vadd/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/scrail/changsha/vadd/vadd/vitis-comp.json
Command     open_solution done; 0.69 sec.
Command   open_component done; 0.69 sec.
Execute   apply_ini /home/scrail/changsha/vadd/vadd/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector vadd.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.cpp.xilinx-performance-pragma-detector.out.log 2> /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.73 seconds. CPU system time: 0.69 seconds. Elapsed time: 1.31 seconds; current allocated memory: 456.926 MB.
Execute       set_directive_top vadd -name=vadd 
INFO: [HLS 200-10] Analyzing design file 'vadd.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vadd.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang vadd.cpp -foptimization-record-file=/home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/scrail/changsha/vadd/vadd/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.cpp.clang.out.log 2> /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/scrail/changsha/vadd/vadd/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/clang.out.log 2> /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.pp.0.cpp  -target fpga  -directive=/home/scrail/changsha/vadd/vadd/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/scrail/changsha/vadd/vadd/hls/.autopilot/db/.systemc_flag -fix-errors /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.pp.0.cpp  -target fpga  -directive=/home/scrail/changsha/vadd/vadd/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/scrail/changsha/vadd/vadd/hls/.autopilot/db/all.directive.json -fix-errors /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.bc -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.pp.0.cpp.clang.out.log 2> /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.12 seconds. CPU system time: 0.3 seconds. Elapsed time: 0.43 seconds; current allocated memory: 458.801 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.g.bc -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.0.bc > /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.8 sec.
Execute       run_link_or_opt -opt -out /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=vadd -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=vadd -reflow-float-conversion -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.34 sec.
Execute       run_link_or_opt -out /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=vadd 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=vadd -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=vadd -mllvm -hls-db-dir -mllvm /home/scrail/changsha/vadd/vadd/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/scrail/changsha/vadd/vadd/hls/.autopilot/db/../../kernel.xml -mllvm -top-io-mapping-info=/home/scrail/changsha/vadd/vadd/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e 2> /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 139 Compile/Link (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 84 Unroll/Inline (step 1) (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 64 Unroll/Inline (step 2) (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 73 Unroll/Inline (step 3) (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 73 Unroll/Inline (step 4) (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 69 Array/Struct (step 1) (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 69 Array/Struct (step 2) (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 69 Array/Struct (step 3) (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 69 Array/Struct (step 4) (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 76 Array/Struct (step 5) (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 76 Performance (step 1) (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 76 Performance (step 2) (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 75 Performance (step 3) (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 75 Performance (step 4) (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 89 HW Transforms (step 1) (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 112 HW Transforms (step 2) (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 112 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_1' is marked as complete unroll implied by the pipeline pragma (vadd.cpp:60:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_1' is marked as complete unroll implied by the pipeline pragma (vadd.cpp:49:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_1' is marked as complete unroll implied by the pipeline pragma (vadd.cpp:41:19)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'in1'. (vadd.cpp:5:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'in2'. (vadd.cpp:5:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'out'. (vadd.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_41_1'(vadd.cpp:41:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vadd.cpp:41:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_41_1'(vadd.cpp:41:19) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vadd.cpp:41:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_60_1'(vadd.cpp:60:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vadd.cpp:60:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_60_1' (vadd.cpp:60:19) in function 'store_data' as it has a variable trip count (vadd.cpp:60:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_49_1' (vadd.cpp:49:19) in function 'compute_add' as it has a variable trip count (vadd.cpp:49:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_41_1' (vadd.cpp:41:19) in function 'load_data' as it has a variable trip count (vadd.cpp:41:19)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/../../kernel.xml -> /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.17 seconds. CPU system time: 0.5 seconds. Elapsed time: 6.41 seconds; current allocated memory: 461.191 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.191 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top vadd -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.0.bc -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.328 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.1.bc -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.2.prechk.bc -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 461.328 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.g.1.bc to /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/scrail/changsha/vadd/vadd/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.o.1.bc -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [HLS 200-805] An internal stream 'in1_stream' (vadd.cpp:25) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'in2_stream' (vadd.cpp:26) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'out_stream' (vadd.cpp:27) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'vadd' (vadd.cpp:5), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'load_data'
	 'load_data.1'
	 'compute_add'
	 'store_data'.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.o.1.tmp.bc -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 483.035 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.o.2.bc -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.o.3.bc -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 521.309 MB.
INFO-FLOW: Finish building internal data model.
Command     elaborate done; 6.92 sec.
Execute     ap_eval exec zip -j /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'vadd' ...
Execute       ap_set_top_model vadd 
WARNING: [SYN 201-103] Legalizing function name 'load_data.1' to 'load_data_1'.
Execute       get_model_list vadd -filter all-wo-channel -topdown 
Execute       preproc_iomode -model vadd 
Execute       preproc_iomode -model store_data 
Execute       preproc_iomode -model compute_add 
Execute       preproc_iomode -model load_data.1 
Execute       preproc_iomode -model load_data 
Execute       preproc_iomode -model entry_proc 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list vadd -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc load_data load_data.1 compute_add store_data vadd
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : load_data ...
Execute       set_default_model load_data 
Execute       apply_spec_resource_limit load_data 
INFO-FLOW: Configuring Module : load_data.1 ...
Execute       set_default_model load_data.1 
Execute       apply_spec_resource_limit load_data.1 
INFO-FLOW: Configuring Module : compute_add ...
Execute       set_default_model compute_add 
Execute       apply_spec_resource_limit compute_add 
INFO-FLOW: Configuring Module : store_data ...
Execute       set_default_model store_data 
Execute       apply_spec_resource_limit store_data 
INFO-FLOW: Configuring Module : vadd ...
Execute       set_default_model vadd 
Execute       apply_spec_resource_limit vadd 
INFO-FLOW: Model list for preprocess: entry_proc load_data load_data.1 compute_add store_data vadd
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: load_data ...
Execute       set_default_model load_data 
Execute       cdfg_preprocess -model load_data 
Execute       rtl_gen_preprocess load_data 
INFO-FLOW: Preprocessing Module: load_data.1 ...
Execute       set_default_model load_data.1 
Execute       cdfg_preprocess -model load_data.1 
Execute       rtl_gen_preprocess load_data.1 
INFO-FLOW: Preprocessing Module: compute_add ...
Execute       set_default_model compute_add 
Execute       cdfg_preprocess -model compute_add 
Execute       rtl_gen_preprocess compute_add 
INFO-FLOW: Preprocessing Module: store_data ...
Execute       set_default_model store_data 
Execute       cdfg_preprocess -model store_data 
Execute       rtl_gen_preprocess store_data 
INFO-FLOW: Preprocessing Module: vadd ...
Execute       set_default_model vadd 
Execute       cdfg_preprocess -model vadd 
Execute       rtl_gen_preprocess vadd 
INFO-FLOW: Model list for synthesis: entry_proc load_data load_data.1 compute_add store_data vadd
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 521.309 MB.
Execute       syn_report -verbosereport -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 521.309 MB.
Execute       syn_report -verbosereport -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data 
Execute       schedule -model load_data 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_data': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_data': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 522.246 MB.
Execute       syn_report -verbosereport -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data.verbose.sched.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data.sched.adb -f 
INFO-FLOW: Finish scheduling load_data.
Execute       set_default_model load_data 
Execute       bind -model load_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 522.246 MB.
Execute       syn_report -verbosereport -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data.verbose.bind.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data.bind.adb -f 
INFO-FLOW: Finish binding load_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data.1 
Execute       schedule -model load_data.1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_data.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_data.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 522.246 MB.
Execute       syn_report -verbosereport -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data_1.verbose.sched.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data_1.sched.adb -f 
INFO-FLOW: Finish scheduling load_data.1.
Execute       set_default_model load_data.1 
Execute       bind -model load_data.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 522.246 MB.
Execute       syn_report -verbosereport -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data_1.verbose.bind.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data_1.bind.adb -f 
INFO-FLOW: Finish binding load_data.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_add 
Execute       schedule -model compute_add 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_add': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_add': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 522.246 MB.
Execute       syn_report -verbosereport -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/compute_add.verbose.sched.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/compute_add.sched.adb -f 
INFO-FLOW: Finish scheduling compute_add.
Execute       set_default_model compute_add 
Execute       bind -model compute_add 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 522.246 MB.
Execute       syn_report -verbosereport -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/compute_add.verbose.bind.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/compute_add.bind.adb -f 
INFO-FLOW: Finish binding compute_add.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_data 
Execute       schedule -model store_data 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'store_data': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'store_data': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 522.254 MB.
Execute       syn_report -verbosereport -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/store_data.verbose.sched.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/store_data.sched.adb -f 
INFO-FLOW: Finish scheduling store_data.
Execute       set_default_model store_data 
Execute       bind -model store_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 522.254 MB.
Execute       syn_report -verbosereport -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/store_data.verbose.bind.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/store_data.bind.adb -f 
INFO-FLOW: Finish binding store_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vadd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model vadd 
Execute       schedule -model vadd 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_store_data_U0 (from entry_proc_U0 to store_data_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 522.512 MB.
Execute       syn_report -verbosereport -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.verbose.sched.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.sched.adb -f 
INFO-FLOW: Finish scheduling vadd.
Execute       set_default_model vadd 
Execute       bind -model vadd 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 522.512 MB.
Execute       syn_report -verbosereport -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.verbose.bind.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.bind.adb -f 
INFO-FLOW: Finish binding vadd.
Execute       get_model_list vadd -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess load_data 
Execute       rtl_gen_preprocess load_data.1 
Execute       rtl_gen_preprocess compute_add 
Execute       rtl_gen_preprocess store_data 
Execute       rtl_gen_preprocess vadd 
INFO-FLOW: Model list for RTL generation: entry_proc load_data load_data.1 compute_add store_data vadd
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix vadd_ -sub_prefix vadd_ -mg_file /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 522.512 MB.
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/scrail/changsha/vadd/vadd/hls/syn/vhdl/vadd_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/scrail/changsha/vadd/vadd/hls/syn/verilog/vadd_entry_proc 
Execute       syn_report -csynth -model entry_proc -o /home/scrail/changsha/vadd/vadd/hls/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -rtlxml -model entry_proc -o /home/scrail/changsha/vadd/vadd/hls/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -verbosereport -model entry_proc -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -model entry_proc -f -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p /home/scrail/changsha/vadd/vadd/hls/.autopilot/db -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_data -top_prefix vadd_ -sub_prefix vadd_ -mg_file /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 523.223 MB.
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data -style xilinx -f -lang vhdl -o /home/scrail/changsha/vadd/vadd/hls/syn/vhdl/vadd_load_data 
Execute       gen_rtl load_data -style xilinx -f -lang vlog -o /home/scrail/changsha/vadd/vadd/hls/syn/verilog/vadd_load_data 
Execute       syn_report -csynth -model load_data -o /home/scrail/changsha/vadd/vadd/hls/syn/report/load_data_csynth.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -rtlxml -model load_data -o /home/scrail/changsha/vadd/vadd/hls/syn/report/load_data_csynth.xml 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -verbosereport -model load_data -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data.verbose.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -model load_data -f -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data.adb 
Execute       db_write -model load_data -bindview -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_data -p /home/scrail/changsha/vadd/vadd/hls/.autopilot/db -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_data.1 -top_prefix vadd_ -sub_prefix vadd_ -mg_file /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 524.953 MB.
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data.1 -style xilinx -f -lang vhdl -o /home/scrail/changsha/vadd/vadd/hls/syn/vhdl/vadd_load_data_1 
Execute       gen_rtl load_data.1 -style xilinx -f -lang vlog -o /home/scrail/changsha/vadd/vadd/hls/syn/verilog/vadd_load_data_1 
Execute       syn_report -csynth -model load_data.1 -o /home/scrail/changsha/vadd/vadd/hls/syn/report/load_data_1_csynth.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -rtlxml -model load_data.1 -o /home/scrail/changsha/vadd/vadd/hls/syn/report/load_data_1_csynth.xml 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -verbosereport -model load_data.1 -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data_1.verbose.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -model load_data.1 -f -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data_1.adb 
Execute       db_write -model load_data.1 -bindview -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_data.1 -p /home/scrail/changsha/vadd/vadd/hls/.autopilot/db -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_add -top_prefix vadd_ -sub_prefix vadd_ -mg_file /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/compute_add.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 526.055 MB.
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_add -style xilinx -f -lang vhdl -o /home/scrail/changsha/vadd/vadd/hls/syn/vhdl/vadd_compute_add 
Execute       gen_rtl compute_add -style xilinx -f -lang vlog -o /home/scrail/changsha/vadd/vadd/hls/syn/verilog/vadd_compute_add 
Execute       syn_report -csynth -model compute_add -o /home/scrail/changsha/vadd/vadd/hls/syn/report/compute_add_csynth.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -rtlxml -model compute_add -o /home/scrail/changsha/vadd/vadd/hls/syn/report/compute_add_csynth.xml 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -verbosereport -model compute_add -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/compute_add.verbose.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -model compute_add -f -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/compute_add.adb 
Execute       db_write -model compute_add -bindview -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_add -p /home/scrail/changsha/vadd/vadd/hls/.autopilot/db -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/compute_add 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model store_data -top_prefix vadd_ -sub_prefix vadd_ -mg_file /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/store_data.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 527.348 MB.
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_data -style xilinx -f -lang vhdl -o /home/scrail/changsha/vadd/vadd/hls/syn/vhdl/vadd_store_data 
Execute       gen_rtl store_data -style xilinx -f -lang vlog -o /home/scrail/changsha/vadd/vadd/hls/syn/verilog/vadd_store_data 
Execute       syn_report -csynth -model store_data -o /home/scrail/changsha/vadd/vadd/hls/syn/report/store_data_csynth.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -rtlxml -model store_data -o /home/scrail/changsha/vadd/vadd/hls/syn/report/store_data_csynth.xml 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -verbosereport -model store_data -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/store_data.verbose.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -model store_data -f -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/store_data.adb 
Execute       db_write -model store_data -bindview -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store_data -p /home/scrail/changsha/vadd/vadd/hls/.autopilot/db -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/store_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vadd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model vadd -top_prefix  -sub_prefix vadd_ -mg_file /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/in2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vadd' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in1', 'in2', 'out_r', 'size' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vadd'.
INFO: [RTMG 210-285] Implementing FIFO 'out_r_c_U(vadd_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in1_stream_U(vadd_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_c1_U(vadd_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in2_stream_U(vadd_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_U(vadd_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_c_U(vadd_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_data_U0_U(vadd_start_for_store_data_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_add_U0_U(vadd_start_for_compute_add_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 530.602 MB.
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.rtl_wrap.cfg.tcl 
Execute       gen_rtl vadd -istop -style xilinx -f -lang vhdl -o /home/scrail/changsha/vadd/vadd/hls/syn/vhdl/vadd 
Execute       gen_rtl vadd -istop -style xilinx -f -lang vlog -o /home/scrail/changsha/vadd/vadd/hls/syn/verilog/vadd 
Execute       syn_report -csynth -model vadd -o /home/scrail/changsha/vadd/vadd/hls/syn/report/vadd_csynth.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -rtlxml -model vadd -o /home/scrail/changsha/vadd/vadd/hls/syn/report/vadd_csynth.xml 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -verbosereport -model vadd -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.verbose.rpt 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       db_write -model vadd -f -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.adb 
Execute       db_write -model vadd -bindview -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info vadd -p /home/scrail/changsha/vadd/vadd/hls/.autopilot/db -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd 
Execute       export_constraint_db -f -tool general -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.constraint.tcl 
Execute       syn_report -designview -model vadd -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.design.xml 
Execute       syn_report -csynthDesign -model vadd -o /home/scrail/changsha/vadd/vadd/hls/syn/report/csynth.rpt -MHOut /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcu50-fsvh2104-2-e 
Execute           ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute       syn_report -wcfg -model vadd -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model vadd -o /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.protoinst 
Execute       sc_get_clocks vadd 
Execute       sc_get_portdomain vadd 
INFO-FLOW: Model list for RTL component generation: entry_proc load_data load_data.1 compute_add store_data vadd
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [load_data] ... 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data.compgen.tcl 
INFO-FLOW: Handling components in module [load_data_1] ... 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data_1.compgen.tcl 
INFO-FLOW: Handling components in module [compute_add] ... 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/compute_add.compgen.tcl 
INFO-FLOW: Handling components in module [store_data] ... 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/store_data.compgen.tcl 
INFO-FLOW: Handling components in module [vadd] ... 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.compgen.tcl 
INFO-FLOW: Found component vadd_fifo_w64_d4_S.
INFO-FLOW: Append model vadd_fifo_w64_d4_S
INFO-FLOW: Found component vadd_fifo_w32_d2_S.
INFO-FLOW: Append model vadd_fifo_w32_d2_S
INFO-FLOW: Found component vadd_fifo_w32_d2_S.
INFO-FLOW: Append model vadd_fifo_w32_d2_S
INFO-FLOW: Found component vadd_fifo_w32_d2_S.
INFO-FLOW: Append model vadd_fifo_w32_d2_S
INFO-FLOW: Found component vadd_fifo_w32_d2_S.
INFO-FLOW: Append model vadd_fifo_w32_d2_S
INFO-FLOW: Found component vadd_fifo_w32_d2_S.
INFO-FLOW: Append model vadd_fifo_w32_d2_S
INFO-FLOW: Found component vadd_start_for_store_data_U0.
INFO-FLOW: Append model vadd_start_for_store_data_U0
INFO-FLOW: Found component vadd_start_for_compute_add_U0.
INFO-FLOW: Append model vadd_start_for_compute_add_U0
INFO-FLOW: Found component vadd_gmem0_m_axi.
INFO-FLOW: Append model vadd_gmem0_m_axi
INFO-FLOW: Found component vadd_gmem1_m_axi.
INFO-FLOW: Append model vadd_gmem1_m_axi
INFO-FLOW: Found component vadd_control_s_axi.
INFO-FLOW: Append model vadd_control_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model load_data
INFO-FLOW: Append model load_data_1
INFO-FLOW: Append model compute_add
INFO-FLOW: Append model store_data
INFO-FLOW: Append model vadd
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: vadd_fifo_w64_d4_S vadd_fifo_w32_d2_S vadd_fifo_w32_d2_S vadd_fifo_w32_d2_S vadd_fifo_w32_d2_S vadd_fifo_w32_d2_S vadd_start_for_store_data_U0 vadd_start_for_compute_add_U0 vadd_gmem0_m_axi vadd_gmem1_m_axi vadd_control_s_axi entry_proc load_data load_data_1 compute_add store_data vadd
INFO-FLOW: Generating /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model vadd_fifo_w64_d4_S
INFO-FLOW: To file: write model vadd_fifo_w32_d2_S
INFO-FLOW: To file: write model vadd_fifo_w32_d2_S
INFO-FLOW: To file: write model vadd_fifo_w32_d2_S
INFO-FLOW: To file: write model vadd_fifo_w32_d2_S
INFO-FLOW: To file: write model vadd_fifo_w32_d2_S
INFO-FLOW: To file: write model vadd_start_for_store_data_U0
INFO-FLOW: To file: write model vadd_start_for_compute_add_U0
INFO-FLOW: To file: write model vadd_gmem0_m_axi
INFO-FLOW: To file: write model vadd_gmem1_m_axi
INFO-FLOW: To file: write model vadd_control_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model load_data
INFO-FLOW: To file: write model load_data_1
INFO-FLOW: To file: write model compute_add
INFO-FLOW: To file: write model store_data
INFO-FLOW: To file: write model vadd
INFO-FLOW: Generating /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vhdl' dstVlogDir='/home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vlog' tclDir='/home/scrail/changsha/vadd/vadd/hls/.autopilot/db' modelList='vadd_fifo_w64_d4_S
vadd_fifo_w32_d2_S
vadd_fifo_w32_d2_S
vadd_fifo_w32_d2_S
vadd_fifo_w32_d2_S
vadd_fifo_w32_d2_S
vadd_start_for_store_data_U0
vadd_start_for_compute_add_U0
vadd_gmem0_m_axi
vadd_gmem1_m_axi
vadd_control_s_axi
entry_proc
load_data
load_data_1
compute_add
store_data
vadd
' expOnly='0'
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/entry_proc.compgen.tcl 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data.compgen.tcl 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data_1.compgen.tcl 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/compute_add.compgen.tcl 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/store_data.compgen.tcl 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 533.309 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='vadd_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/scrail/changsha/vadd/vadd/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='vadd_fifo_w64_d4_S
vadd_fifo_w32_d2_S
vadd_fifo_w32_d2_S
vadd_fifo_w32_d2_S
vadd_fifo_w32_d2_S
vadd_fifo_w32_d2_S
vadd_start_for_store_data_U0
vadd_start_for_compute_add_U0
vadd_gmem0_m_axi
vadd_gmem1_m_axi
vadd_control_s_axi
entry_proc
load_data
load_data_1
compute_add
store_data
vadd
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.tbgen.tcl 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.compgen.dataonly.tcl 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.compgen.dataonly.tcl 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.rtl_wrap.cfg.tcl 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.compgen.dataonly.tcl 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data.tbgen.tcl 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data_1.tbgen.tcl 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/compute_add.tbgen.tcl 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/store_data.tbgen.tcl 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.tbgen.tcl 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.constraint.tcl 
Execute       sc_get_clocks vadd 
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST vadd MODULE2INSTS {vadd vadd entry_proc entry_proc_U0 load_data load_data_U0 load_data_1 load_data_1_U0 compute_add compute_add_U0 store_data store_data_U0} INST2MODULE {vadd vadd entry_proc_U0 entry_proc load_data_U0 load_data load_data_1_U0 load_data_1 compute_add_U0 compute_add store_data_U0 store_data} INSTDATA {vadd {DEPTH 1 CHILDREN {entry_proc_U0 load_data_U0 load_data_1_U0 compute_add_U0 store_data_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} load_data_U0 {DEPTH 2 CHILDREN {}} load_data_1_U0 {DEPTH 2 CHILDREN {}} compute_add_U0 {DEPTH 2 CHILDREN {}} store_data_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {load_data {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln41_fu_108_p2 SOURCE vadd.cpp:41 VARIABLE icmp_ln41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_fu_118_p3 SOURCE vadd.cpp:41 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln41_2_fu_163_p2 SOURCE vadd.cpp:41 VARIABLE icmp_ln41_2 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_168_p2 SOURCE vadd.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} load_data_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln41_fu_90_p2 SOURCE vadd.cpp:41 VARIABLE icmp_ln41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_fu_100_p3 SOURCE vadd.cpp:41 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln41_1_fu_145_p2 SOURCE vadd.cpp:41 VARIABLE icmp_ln41_1 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_150_p2 SOURCE vadd.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_add {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln49_fu_99_p2 SOURCE vadd.cpp:49 VARIABLE icmp_ln49 LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_104_p2 SOURCE vadd.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_stream_din SOURCE vadd.cpp:52 VARIABLE sum LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} store_data {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln60_fu_107_p2 SOURCE vadd.cpp:60 VARIABLE icmp_ln60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_fu_137_p3 SOURCE vadd.cpp:60 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln60_1_fu_161_p2 SOURCE vadd.cpp:60 VARIABLE icmp_ln60_1 LOOP VITIS_LOOP_60_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_166_p2 SOURCE vadd.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} vadd {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_r_c_U SOURCE vadd.cpp:22 VARIABLE out_r_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME in1_stream_U SOURCE vadd.cpp:25 VARIABLE in1_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME size_c1_U SOURCE vadd.cpp:22 VARIABLE size_c1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME in2_stream_U SOURCE vadd.cpp:26 VARIABLE in2_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_U SOURCE vadd.cpp:27 VARIABLE out_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME size_c_U SOURCE vadd.cpp:22 VARIABLE size_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 0 BRAM 2 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 539.480 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for vadd.
INFO: [VLOG 209-307] Generating Verilog RTL for vadd.
Execute       syn_report -model vadd -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 0.66 sec.
Command   csynth_design done; 7.67 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 /tools/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /tools/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/scrail/changsha/vadd/vadd/hls opened at Wed Jul 30 20:30:05 CST 2025
Execute       source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl 
Execute       set_part xcu50-fsvh2104-2-e 
Execute         create_platform xcu50-fsvh2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
Command         create_platform done; 0.59 sec.
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.64 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/scrail/changsha/vadd/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/scrail/changsha/vadd/hls_config.cfg
Execute       apply_ini /home/scrail/changsha/vadd/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=vadd.cpp' from /home/scrail/changsha/vadd/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=vadd.cpp' from /home/scrail/changsha/vadd/hls_config.cfg(7)
Execute         add_files /home/scrail/changsha/vadd/vadd.cpp 
INFO: [HLS 200-10] Adding design file '/home/scrail/changsha/vadd/vadd.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=vadd.h' from /home/scrail/changsha/vadd/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=vadd.h' from /home/scrail/changsha/vadd/hls_config.cfg(8)
Execute         add_files /home/scrail/changsha/vadd/vadd.h 
INFO: [HLS 200-10] Adding design file '/home/scrail/changsha/vadd/vadd.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=vadd' from /home/scrail/changsha/vadd/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=vadd' from /home/scrail/changsha/vadd/hls_config.cfg(9)
Execute         set_top vadd 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from /home/scrail/changsha/vadd/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vitis' from /home/scrail/changsha/vadd/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute         send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute         config_interface -m_axi_latency=64 
Execute         send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute         config_interface -m_axi_alignment_byte_size=64 
Execute         send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute         config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute         config_interface -default_interface=kernel 
Execute         send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute         config_rtl -register_reset_num=3 
Execute         send_msg_by_id INFO @200-1465@%s 'part=xcu50-fsvh2104-2-e' from /home/scrail/changsha/vadd/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xcu50-fsvh2104-2-e' from /home/scrail/changsha/vadd/hls_config.cfg(1)
Execute         set_part xcu50-fsvh2104-2-e 
Execute           create_platform xcu50-fsvh2104-2-e -board  
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.11 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from /home/scrail/changsha/vadd/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=xo' from /home/scrail/changsha/vadd/hls_config.cfg(5)
Execute         config_export -format=xo 
Command       apply_ini done; 0.12 sec.
Execute       write_component -config /home/scrail/changsha/vadd/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/scrail/changsha/vadd/vadd/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/scrail/changsha/vadd/vadd/vitis-comp.json
Command     open_solution done; 0.78 sec.
Command   open_component done; 0.78 sec.
Execute   apply_ini /home/scrail/changsha/vadd/vadd/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file package-xo 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   export_design -flow none 
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=vadd xml_exists=0
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.rtl_wrap.cfg.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.rtl_wrap.cfg.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.rtl_wrap.cfg.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.tbgen.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.tbgen.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.tbgen.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.tbgen.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to vadd
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/home/scrail/changsha/vadd/vadd/hls/.autopilot/db/kernel.internal.xml top=vadd
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/home/scrail/changsha/vadd/vadd/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {} name vadd vlnv xilinx.com:hls:vadd:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=17 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='vadd_fifo_w64_d4_S
vadd_fifo_w32_d2_S
vadd_fifo_w32_d2_S
vadd_fifo_w32_d2_S
vadd_fifo_w32_d2_S
vadd_fifo_w32_d2_S
vadd_start_for_store_data_U0
vadd_start_for_compute_add_U0
vadd_gmem0_m_axi
vadd_gmem1_m_axi
vadd_control_s_axi
entry_proc
load_data
load_data_1
compute_add
store_data
vadd
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.tbgen.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.compgen.dataonly.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.compgen.dataonly.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.rtl_wrap.cfg.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.compgen.dataonly.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data.tbgen.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/load_data_1.tbgen.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/compute_add.tbgen.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/store_data.tbgen.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.tbgen.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.constraint.tcl 
Execute     sc_get_clocks vadd 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.constraint.tcl 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/vadd.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/home/scrail/changsha/vadd/vadd/hls
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source /home/scrail/changsha/vadd/vadd/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/scrail/changsha/vadd/vadd/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/scrail/changsha/vadd/vadd/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s vadd/vadd.xo 
INFO: [HLS 200-802] Generated output file vadd/vadd.xo
Command   export_design done; 3.98 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
