
cc.elf:     file format elf32-littleriscv
cc.elf
architecture: riscv:rv32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x080001d0

Program Header:
    LOAD off    0x00001000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x00003666 memsz 0x00003668 flags rwx
    LOAD off    0x00005000 vaddr 0x20000000 paddr 0x08003668 align 2**12
         filesz 0x000000bc memsz 0x000000bc flags rw-
    LOAD off    0x000000bc vaddr 0x200000bc paddr 0x200000bc align 2**12
         filesz 0x00000000 memsz 0x000000e0 flags rw-
    LOAD off    0x00000800 vaddr 0x20047800 paddr 0x2000019c align 2**12
         filesz 0x00000000 memsz 0x00000800 flags rw-

Sections:
Idx Name              Size      VMA       LMA       File off  Algn  Flags
  0 .init             0000028e  08000000  08000000  00001000  2**2  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ilalign          00000002  0800028e  0800028e  0000128e  2**0  ALLOC
  2 .text             000033a6  080002c0  080002c0  000012c0  2**6  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .lalign           00000002  08003666  08003666  00004666  2**0  ALLOC
  4 .dalign           00000000  20000000  20000000  000050bc  2**0  CONTENTS
  5 .data             000000bc  20000000  08003668  00005000  2**2  CONTENTS, ALLOC, LOAD, DATA
  6 .bss              000000e0  200000bc  200000bc  000050bc  2**2  ALLOC
  7 .stack            00000800  20047800  2000019c  00005800  2**0  ALLOC
  8 .debug_info       00005b3e  00000000  00000000  000050bc  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_abbrev     000016dc  00000000  00000000  0000abfa  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_aranges    00000890  00000000  00000000  0000c2d8  2**3  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_ranges     00000728  00000000  00000000  0000cb68  2**3  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_macro      0000ffe7  00000000  00000000  0000d290  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line       0000bd52  00000000  00000000  0001d277  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str        00031b50  00000000  00000000  00028fc9  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .comment          00000012  00000000  00000000  0005ab19  2**0  CONTENTS, READONLY
 16 .riscv.attributes 0000002f  00000000  00000000  0005ab2b  2**0  CONTENTS, READONLY
 17 .debug_frame      00001e64  00000000  00000000  0005ab5c  2**2  CONTENTS, READONLY, DEBUGGING, OCTETS
SYMBOL TABLE:
08000000 l    d  .init	00000000 .init
0800028e l    d  .ilalign	00000000 .ilalign
080002c0 l    d  .text	00000000 .text
08003666 l    d  .lalign	00000000 .lalign
20000000 l    d  .dalign	00000000 .dalign
20000000 l    d  .data	00000000 .data
200000bc l    d  .bss	00000000 .bss
20047800 l    d  .stack	00000000 .stack
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .riscv.attributes	00000000 .riscv.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 start.o
08000000 l       .init	00000000 vector_base
00000000 l    df *ABS*	00000000 main.c
200000c4 l     O .bss	00000004 timingdelaylocal.0
00000000 l    df *ABS*	00000000 gd32vw55x_rcu.c
00000000 l    df *ABS*	00000000 findfp.c
0800256c l     F .text	00000068 std
00000000 l    df *ABS*	00000000 nano-vfprintf.c
08002908 l     F .text	00000028 __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 gd32vw553h_eval.c
20000000 l     O .data	0000000c GPIO_PORT
2000000c l     O .data	0000000c GPIO_PIN
20000088 l     O .data	00000004 COM_CLK
2000008c l     O .data	00000004 COM_TX_PIN
20000090 l     O .data	00000004 COM_RX_PIN
20000018 l     O .data	0000000c GPIO_CLK
20000094 l     O .data	00000004 KEY_PORT
20000098 l     O .data	00000004 KEY_PIN
2000009c l     O .data	00000004 KEY_CLK
200000a0 l     O .data	00000004 KEY_EXTI_LINE
200000bc l     O .bss	00000001 KEY_PORT_SOURCE
200000c0 l     O .bss	00000001 KEY_PIN_SOURCE
200000a4 l     O .data	00000004 KEY_IRQn
00000000 l    df *ABS*	00000000 gd32vw55x_it.c
00000000 l    df *ABS*	00000000 systick.c
200000c8 l     O .bss	00000004 delay
00000000 l    df *ABS*	00000000 close.c
08000b20 l     F .text	00000014 _stub
00000000 l    df *ABS*	00000000 fstat.c
08000b50 l     F .text	00000014 _stub
00000000 l    df *ABS*	00000000 isatty.c
00000000 l    df *ABS*	00000000 lseek.c
08000bc8 l     F .text	00000014 _stub
00000000 l    df *ABS*	00000000 read.c
08000c10 l     F .text	00000014 _stub
00000000 l    df *ABS*	00000000 sbrk.c
200000a8 l     O .data	00000004 curbrk.0
00000000 l    df *ABS*	00000000 write.c
00000000 l    df *ABS*	00000000 entry.o
08000e6e l       .text	00000000 Undef_Handler
00000000 l    df *ABS*	00000000 handlers.c
200000dc l     O .bss	00000034 SystemExceptionHandlers
08000e72 l     F .text	00000018 system_default_exception_handler
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 gd32vw55x_eclic.c
00000000 l    df *ABS*	00000000 gd32vw55x_exti.c
00000000 l    df *ABS*	00000000 gd32vw55x_gpio.c
00000000 l    df *ABS*	00000000 gd32vw55x_syscfg.c
00000000 l    df *ABS*	00000000 gd32vw55x_usart.c
00000000 l    df *ABS*	00000000 system_gd32vw55x.c
08002024 l     F .text	0000003a _soft_delay_
080021e0 l     F .text	00000014 system_clock_config
080021f4 l     F .text	000001ec system_clock_160m_hxtal
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 fini.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 sysisatty.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 __atexit.c
20000110 l     O .bss	0000008c _global_atexit0
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 impure.c
20000024 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
08003666 l       .text	00000000 __fini_array_end
08003666 l       .text	00000000 __fini_array_start
08003666 l       .text	00000000 __init_array_end
08003666 l       .text	00000000 __preinit_array_end
08003666 l       .text	00000000 __init_array_start
08003666 l       .text	00000000 __preinit_array_start
0800363e g     F .text	00000028 _isatty_r
08001f52 g     F .text	00000036 usart_transmit_config
08003408 g     F .text	0000002c _lseek_r
0800154e g     F .text	000000dc gpio_mode_set
080006f8 g     F .text	00000148 gd_eval_com_init
08002490 g     F .text	00000038 printf
20000888 g       .data	00000000 __global_pointer$
0800302e g     F .text	00000036 __sseek
08002622 g     F .text	00000066 __sinit
0800306a g     F .text	000000c2 __swbuf_r
080025de g     F .text	00000044 __sfmoreglue
08003548 g     F .text	00000002 __malloc_unlock
08000aee g     F .text	00000032 delay_decrement
08001090 g     F .text	00000076 eclic_priority_group_set
08003614 g     F .text	0000002a _fstat_r
0800059c g     F .text	0000003e gd_eval_led_toggle
200000d8 g     O .bss	00000004 errno
08001920 g     F .text	00000312 rcu_clock_freq_get
00000800 g       *ABS*	00000000 __stack_size
08000ee6 g     F .text	00000052 Exception_Register_EXC
08000840 g     F .text	00000050 eclic_mtip_handler
08001f30 g     F .text	00000022 usart_enable
080025d4 g     F .text	0000000a _cleanup_r
200000ac g     O .data	00000004 SystemCoreClock
08000ea2 g     F .text	00000044 Exception_Init
080024c8 g     F .text	00000004 isatty
080018d4 g     F .text	0000004c rcu_periph_reset_disable
08000b64 g     F .text	00000038 _fstat
08000d80  w      .text	00000000 exc_entry
08000dfc  w      .text	00000000 irq_entry
08002f86 g     F .text	00000028 _sbrk_r
08000e6e  w      .text	00000000 default_intexc_handler
080035e8 g     F .text	0000002c _read_r
080005da g     F .text	000000de gd_eval_key_init
08001380 g     F .text	000001ae exti_init
20047800 g       .stack	00000000 _heap_end
08000b9c g     F .text	0000002c _isatty
200000b8 g     O .data	00000004 _global_impure_ptr
08002432 g     F .text	0000005e __libc_init_array
08000c48 g     F .text	00000064 _sbrk
0800162a g     F .text	000000d6 gpio_output_options_set
08001030 g     F .text	0000000e _init
08000890 g     F .text	0000006a led_spark
080023fc g     F .text	00000036 __libc_fini_array
08000fda g     F .text	00000044 _premain_init
0800046c g     F .text	000000b6 gd_eval_led_init
08000abe g     F .text	00000030 delay_1ms
08001f88 g     F .text	00000036 usart_receive_config
08000378 g     O .text	00000020 __sf_fake_stderr
08002930 g     F .text	00000042 __sfputs_r
0800352c g     F .text	0000001a memchr
0800354a g     F .text	0000009e _free_r
200000cc g     O .bss	00000004 _global_atexit
20048000 g       .stack	00000000 _sp
08000f38 g     F .text	00000088 core_exception_handler
080001d0 g     F .init	00000000 _start
08001844 g     F .text	00000048 rcu_periph_clock_enable
08000bdc g     F .text	00000034 _lseek
080024f8 g     F .text	00000074 __register_exitproc
08000522 g     F .text	0000003c gd_eval_led_on
08003234 g     F .text	00000028 _close_r
0800312c g     F .text	00000108 __swsetup_r
08002688 g     F .text	00000098 __sfp
08001e04 g     F .text	0000012c usart_baudrate_set
080009de g     F .text	000000e0 systick_config
08002fae g     F .text	00000030 __sread
08003546 g     F .text	00000002 __malloc_lock
080033a2 g     F .text	00000066 _fflush_r
08000398 g     O .text	00000020 __sf_fake_stdin
200000bc g       .bss	00000000 __bss_start
0800278a g     F .text	000000a8 memset
08001fbe g     F .text	0000002a usart_data_transmit
080008fa g     F .text	000000e4 main
08003064 g     F .text	00000006 __sclose
08002832 g     F .text	000000d6 _malloc_r
08001c32 g     F .text	0000014c syscfg_exti_line_config
0800205e g     F .text	00000182 SystemInit
0800103e g     F .text	0000000e _fini
08002490 g     F .text	00000038 iprintf
08001d7e g     F .text	00000086 usart_deinit
080023e0 g     F .text	00000012 gd32vw55x_firmware_version_get
0800055e g     F .text	0000003e gd_eval_led_off
080023f2 g     F .text	0000000a atexit
080024cc g     F .text	0000002c _write_r
08002c0a g     F .text	0000010c _printf_common
200000b0 g     O .data	00000004 _impure_ptr
0800188c g     F .text	00000048 rcu_periph_reset_enable
0800325c g     F .text	00000146 __sflush_r
20000000 g       .dalign	00000000 _data
08001700 g     F .text	0000002c gpio_input_bit_get
08000fc0 g     F .text	0000001a Exception_DumpFrame
08001106 g     F .text	0000027a eclic_irq_enable
08003434 g     F .text	0000005a __swhatbuf_r
08000cac g     F .text	00000070 _write
200000bc g       .bss	00000000 _edata
0800101e g     F .text	00000012 _postmain_fini
200001a0 g       .bss	00000000 _end
08000d1c  w    F .text	0000004a _put_char
0800104c g     F .text	0000001a eclic_global_interrupt_enable
08003668 g       .lalign	00000000 _data_lma
08000e8a g     F .text	00000018 nmi_handler
0800152e g     F .text	00000020 exti_interrupt_flag_clear
08002fde g     F .text	00000050 __swrite
08002972 g     F .text	00000298 _vfiprintf_r
08002720 g     F .text	0000006a _fwalk_reent
080003b8 g     O .text	00000020 __sf_fake_stdout
08000c24 g     F .text	00000024 _read
0800348e g     F .text	0000009e __smakebuf_r
08001fe8 g     F .text	0000003c usart_flag_get
080006b8 g     F .text	00000040 gd_eval_key_state_get
08002d16 g     F .text	00000270 _printf_i
0800172c g     F .text	00000118 gpio_af_set
08001066 g     F .text	0000002a eclic_level_threshold_set
200000d4 g     O .bss	00000004 __malloc_sbrk_start
200000d0 g     O .bss	00000004 __malloc_free_list
08002972 g     F .text	00000298 _vfprintf_r
08000b34 g     F .text	0000001c _close



Disassembly of section .init:

08000000 <vector_base>:
vector_base():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:105
    .weak     EFUSE_IRQHandler                  # EFUSE
    .weak     QSPI_IRQHandler                   # QUADSPI
    .weak     PKCAU_IRQHandler                  # PKCAU

vector_base:
    j _start                                    /* 0: Reserved, Jump to _start when reset for vector table not remapped cases.*/
 8000000:	aac1                	j	80001d0 <_start>
 8000002:	0001                	nop
	...
 800001c:	0840                	addi	s0,sp,20
 800001e:	0800                	addi	s0,sp,16
	...

080001d0 <_start>:
_start():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:228
    .type _start,@function

_start:

    /* Disable Global Interrupt */
    csrc CSR_MSTATUS, MSTATUS_MIE
 80001d0:	30047073          	csrci	mstatus,8
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:232
    /* Initialize GP and Stack Pointer SP */
.option push
.option norelax
    la gp, __global_pointer$
 80001d4:	18000197          	auipc	gp,0x18000
 80001d8:	6b418193          	addi	gp,gp,1716 # 20000888 <__global_pointer$>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:234
.option pop
    la sp, _sp
 80001dc:	18048117          	auipc	sp,0x18048
 80001e0:	e2410113          	addi	sp,sp,-476 # 20048000 <_sp>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:237

    /* Set the the NMI base to share with mtvec by setting CSR_MMISC_CTL */
    li t0, MMISC_CTL_NMI_CAUSE_FFF
 80001e4:	20000293          	li	t0,512
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:238
    csrs CSR_MMISC_CTL, t0
 80001e8:	7d02a073          	csrs	mmisc_ctl,t0
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:240
    /* Intial the mtvt*/
    la t0, vector_base
 80001ec:	00000297          	auipc	t0,0x0
 80001f0:	e1428293          	addi	t0,t0,-492 # 8000000 <vector_base>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:241
    csrw CSR_MTVT, t0
 80001f4:	30729073          	csrw	mtvt,t0
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:244

    /* Intial the mtvt2 and enable it*/
    la t0, irq_entry
 80001f8:	00001297          	auipc	t0,0x1
 80001fc:	c0428293          	addi	t0,t0,-1020 # 8000dfc <irq_entry>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:245
    csrw CSR_MTVT2, t0
 8000200:	7ec29073          	csrw	mtvt2,t0
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:246
    csrs CSR_MTVT2, 0x1
 8000204:	7ec0e073          	csrsi	mtvt2,1
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:249

    /* Intial the CSR MTVEC for the Trap and NMI base addr*/
    la t0, exc_entry
 8000208:	00001297          	auipc	t0,0x1
 800020c:	b7828293          	addi	t0,t0,-1160 # 8000d80 <exc_entry>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:250
    csrw CSR_MTVEC, t0
 8000210:	30529073          	csrw	mtvec,t0
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:253

    /* Set the interrupt processing mode to ECLIC mode */
    li t0, 0x3f
 8000214:	03f00293          	li	t0,63
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:254
    csrc CSR_MTVEC, t0
 8000218:	3052b073          	csrc	mtvec,t0
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:255
    csrs CSR_MTVEC, 0x3
 800021c:	3051e073          	csrsi	mtvec,3
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:265
    csrs mstatus, t0
    csrw fcsr, x0
#endif

    /* Enable mcycle and minstret counter */
    csrci CSR_MCOUNTINHIBIT, 0x5
 8000220:	3202f073          	csrci	mcountinhibit,5
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:269

    /* ===== Startup Stage 3 ===== */
    /* Load data section */
    la a0, _data_lma
 8000224:	00003517          	auipc	a0,0x3
 8000228:	44450513          	addi	a0,a0,1092 # 8003668 <_data_lma>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:270
    la a1, _data
 800022c:	18000597          	auipc	a1,0x18000
 8000230:	dd458593          	addi	a1,a1,-556 # 20000000 <GPIO_PORT>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:271
    la a2, _edata
 8000234:	18000617          	auipc	a2,0x18000
 8000238:	e8860613          	addi	a2,a2,-376 # 200000bc <KEY_PORT_SOURCE>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:272
    bgeu a1, a2, 2f
 800023c:	00c5fa63          	bgeu	a1,a2,8000250 <_start+0x80>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:274
1:
    lw t0, (a0)
 8000240:	00052283          	lw	t0,0(a0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:275
    sw t0, (a1)
 8000244:	0055a023          	sw	t0,0(a1)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:276
    addi a0, a0, 4
 8000248:	0511                	addi	a0,a0,4
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:277
    addi a1, a1, 4
 800024a:	0591                	addi	a1,a1,4
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:278
    bltu a1, a2, 1b
 800024c:	fec5eae3          	bltu	a1,a2,8000240 <_start+0x70>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:281
2:
    /* Clear bss section */
    la a0, __bss_start
 8000250:	18000517          	auipc	a0,0x18000
 8000254:	e6c50513          	addi	a0,a0,-404 # 200000bc <KEY_PORT_SOURCE>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:282
    la a1, _end
 8000258:	91818593          	addi	a1,gp,-1768 # 200001a0 <_end>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:283
    bgeu a0, a1, 2f
 800025c:	00b57763          	bgeu	a0,a1,800026a <_start+0x9a>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:285
1:
    sw zero, (a0)
 8000260:	00052023          	sw	zero,0(a0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:286
    addi a0, a0, 4
 8000264:	0511                	addi	a0,a0,4
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:287
    bltu a0, a1, 1b
 8000266:	feb56de3          	bltu	a0,a1,8000260 <_start+0x90>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:294

    /*
     * Call vendor defined SystemInit to
     * initialize the micro-controller system
     */
    call SystemInit
 800026a:	5f5010ef          	jal	ra,800205e <SystemInit>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:297

    /* Call global constructors */
    la a0, __libc_fini_array
 800026e:	00002517          	auipc	a0,0x2
 8000272:	18e50513          	addi	a0,a0,398 # 80023fc <__libc_fini_array>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:298
    call atexit
 8000276:	17c020ef          	jal	ra,80023f2 <atexit>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:300
    /* Call C/C++ constructor start up code */
    call __libc_init_array
 800027a:	1b8020ef          	jal	ra,8002432 <__libc_init_array>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:303

    /* do pre-init steps before main */
    call _premain_init
 800027e:	55d000ef          	jal	ra,8000fda <_premain_init>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:306
    /* ===== Call Main Function  ===== */
    /* argc = argv = 0 */
    li a0, 0
 8000282:	4501                	li	a0,0
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:307
    li a1, 0
 8000284:	4581                	li	a1,0
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:308
    call main
 8000286:	2d95                	jal	80008fa <main>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:310
    /* do post-main steps after main */
    call _postmain_fini
 8000288:	597000ef          	jal	ra,800101e <_postmain_fini>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/start.S:313

1:
    j 1b
 800028c:	a001                	j	800028c <_start+0xbc>

Disassembly of section .text:

080002c0 <__sf_fake_stderr-0xb8>:
 80002c0:	0a0d                	addi	s4,s4,3
 80002c2:	32334447          	fmsub.d	fs0,ft6,ft3,ft6,rmm
 80002c6:	5756                	lw	a4,116(sp)
 80002c8:	3535                	jal	80000f4 <vector_base+0xf4>
 80002ca:	2058                	fld	fa4,128(s0)
 80002cc:	69726573          	csrrsi	a0,0x697,4
 80002d0:	7365                	lui	t1,0xffff9
 80002d2:	6620                	flw	fs0,72(a2)
 80002d4:	7269                	lui	tp,0xffffa
 80002d6:	776d                	lui	a4,0xffffb
 80002d8:	7261                	lui	tp,0xffff8
 80002da:	2065                	jal	8000382 <__sf_fake_stderr+0xa>
 80002dc:	6576                	flw	fa0,92(sp)
 80002de:	7372                	flw	ft6,60(sp)
 80002e0:	6f69                	lui	t5,0x1a
 80002e2:	3a6e                	fld	fs4,248(sp)
 80002e4:	5620                	lw	s0,104(a2)
 80002e6:	6425                	lui	s0,0x9
 80002e8:	252e                	fld	fa0,200(sp)
 80002ea:	2e64                	fld	fs1,216(a2)
 80002ec:	6425                	lui	s0,0x9
 80002ee:	0000                	unimp
 80002f0:	0a0d                	addi	s4,s4,3
 80002f2:	535f4b43          	fmadd.d	fs6,ft10,fs5,fa0,rmm
 80002f6:	5359                	li	t1,-10
 80002f8:	6920                	flw	fs0,80(a0)
 80002fa:	64252073          	csrs	0x642,a0
 80002fe:	0a0d                	addi	s4,s4,3
 8000300:	0000                	unimp
 8000302:	0000                	unimp
 8000304:	0a0d                	addi	s4,s4,3
 8000306:	415f4b43          	fmadd.s	fs6,ft10,fs5,fs0,rmm
 800030a:	4248                	lw	a0,4(a2)
 800030c:	6920                	flw	fs0,80(a0)
 800030e:	64252073          	csrs	0x642,a0
 8000312:	0a0d                	addi	s4,s4,3
 8000314:	0000                	unimp
 8000316:	0000                	unimp
 8000318:	0a0d                	addi	s4,s4,3
 800031a:	415f4b43          	fmadd.s	fs6,ft10,fs5,fs0,rmm
 800031e:	4250                	lw	a2,4(a2)
 8000320:	2031                	jal	800032c <_start+0x15c>
 8000322:	7369                	lui	t1,0xffffa
 8000324:	2520                	fld	fs0,72(a0)
 8000326:	0d64                	addi	s1,sp,668
 8000328:	000a                	c.slli	zero,0x2
 800032a:	0000                	unimp
 800032c:	0a0d                	addi	s4,s4,3
 800032e:	415f4b43          	fmadd.s	fs6,ft10,fs5,fs0,rmm
 8000332:	4250                	lw	a2,4(a2)
 8000334:	2032                	fld	ft0,264(sp)
 8000336:	7369                	lui	t1,0xffffa
 8000338:	2520                	fld	fs0,72(a0)
 800033a:	0d64                	addi	s1,sp,668
 800033c:	000a                	c.slli	zero,0x2
	...
 8000346:	0000                	unimp
 8000348:	0201                	addi	tp,tp,0
 800034a:	07060403          	lb	s0,112(a2)
 800034e:	0908                	addi	a0,sp,144
 8000350:	b000                	fsd	fs0,32(s0)
 8000352:	0b71                	addi	s6,s6,28
 8000354:	1c00                	addi	s0,sp,560
 8000356:	0e4e                	slli	t3,t3,0x13
 8000358:	d000                	sw	s0,32(s0)
 800035a:	1312                	slli	t1,t1,0x24
 800035c:	3800                	fld	fs0,48(s0)
 800035e:	1c9c                	addi	a5,sp,624
 8000360:	17a4                	addi	s1,sp,1000
 8000362:	0000                	unimp
 8000364:	17ae                	slli	a5,a5,0x2b
 8000366:	0000                	unimp
 8000368:	17b8                	addi	a4,sp,1000
 800036a:	0000                	unimp
 800036c:	17c2                	slli	a5,a5,0x30
 800036e:	0000                	unimp
 8000370:	17cc                	addi	a1,sp,996
 8000372:	0000                	unimp
 8000374:	1858                	addi	a4,sp,52
	...

08000378 <__sf_fake_stderr>:
	...

08000398 <__sf_fake_stdin>:
	...

080003b8 <__sf_fake_stdout>:
	...
 80003d8:	2d23 2b30 0020 0000 6c68 004c 6665 4567     #-0+ ...hlL.efgE
 80003e8:	4746 0000 3130 3332 3534 3736 3938 4241     FG..0123456789AB
 80003f8:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
 8000408:	3938 6261 6463 6665 0000 0000 296a 0000     89abcdef....j)..
 8000418:	2980 0000 2940 0000 2940 0000 2940 0000     .)..@)..@)..@)..
 8000428:	2940 0000 2980 0000 2940 0000 2940 0000     @)...)..@)..@)..
 8000438:	2940 0000 2940 0000 2ad6 0000 29be 0000     @)..@)...*...)..
 8000448:	2aa8 0000 2940 0000 2940 0000 2b06 0000     .*..@)..@)...+..
 8000458:	2940 0000 29be 0000 2940 0000 2940 0000     @)...)..@)..@)..
 8000468:	2ab0 0000                                   .*..

0800046c <gd_eval_led_init>:
gd_eval_led_init():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:67
      \arg        LED3
    \param[out] none
    \retval     none
*/
void  gd_eval_led_init (led_typedef_enum lednum)
{
 800046c:	1101                	addi	sp,sp,-32
 800046e:	ce06                	sw	ra,28(sp)
 8000470:	cc22                	sw	s0,24(sp)
 8000472:	1000                	addi	s0,sp,32
 8000474:	fea42623          	sw	a0,-20(s0) # 8fec <__stack_size+0x87ec>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:69
    /* enable the led clock */
    rcu_periph_clock_enable(GPIO_CLK[lednum]);
 8000478:	18000717          	auipc	a4,0x18000
 800047c:	ba070713          	addi	a4,a4,-1120 # 20000018 <GPIO_CLK>
 8000480:	fec42783          	lw	a5,-20(s0)
 8000484:	078a                	slli	a5,a5,0x2
 8000486:	97ba                	add	a5,a5,a4
 8000488:	439c                	lw	a5,0(a5)
 800048a:	853e                	mv	a0,a5
 800048c:	3b8010ef          	jal	ra,8001844 <rcu_periph_clock_enable>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:71
    /* configure led GPIO port */
    gpio_mode_set(GPIO_PORT[lednum], GPIO_MODE_OUTPUT, GPIO_PUPD_NONE,GPIO_PIN[lednum]);
 8000490:	18000717          	auipc	a4,0x18000
 8000494:	b7070713          	addi	a4,a4,-1168 # 20000000 <GPIO_PORT>
 8000498:	fec42783          	lw	a5,-20(s0)
 800049c:	078a                	slli	a5,a5,0x2
 800049e:	97ba                	add	a5,a5,a4
 80004a0:	4388                	lw	a0,0(a5)
 80004a2:	18000717          	auipc	a4,0x18000
 80004a6:	b6a70713          	addi	a4,a4,-1174 # 2000000c <GPIO_PIN>
 80004aa:	fec42783          	lw	a5,-20(s0)
 80004ae:	078a                	slli	a5,a5,0x2
 80004b0:	97ba                	add	a5,a5,a4
 80004b2:	439c                	lw	a5,0(a5)
 80004b4:	86be                	mv	a3,a5
 80004b6:	4601                	li	a2,0
 80004b8:	4585                	li	a1,1
 80004ba:	094010ef          	jal	ra,800154e <gpio_mode_set>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:72
    gpio_output_options_set(GPIO_PORT[lednum], GPIO_OTYPE_PP, GPIO_OSPEED_25MHZ,GPIO_PIN[lednum]);
 80004be:	18000717          	auipc	a4,0x18000
 80004c2:	b4270713          	addi	a4,a4,-1214 # 20000000 <GPIO_PORT>
 80004c6:	fec42783          	lw	a5,-20(s0)
 80004ca:	078a                	slli	a5,a5,0x2
 80004cc:	97ba                	add	a5,a5,a4
 80004ce:	4388                	lw	a0,0(a5)
 80004d0:	18000717          	auipc	a4,0x18000
 80004d4:	b3c70713          	addi	a4,a4,-1220 # 2000000c <GPIO_PIN>
 80004d8:	fec42783          	lw	a5,-20(s0)
 80004dc:	078a                	slli	a5,a5,0x2
 80004de:	97ba                	add	a5,a5,a4
 80004e0:	439c                	lw	a5,0(a5)
 80004e2:	86be                	mv	a3,a5
 80004e4:	4609                	li	a2,2
 80004e6:	4581                	li	a1,0
 80004e8:	142010ef          	jal	ra,800162a <gpio_output_options_set>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:74

    GPIO_BC(GPIO_PORT[lednum]) = GPIO_PIN[lednum];
 80004ec:	18000717          	auipc	a4,0x18000
 80004f0:	b1470713          	addi	a4,a4,-1260 # 20000000 <GPIO_PORT>
 80004f4:	fec42783          	lw	a5,-20(s0)
 80004f8:	078a                	slli	a5,a5,0x2
 80004fa:	97ba                	add	a5,a5,a4
 80004fc:	439c                	lw	a5,0(a5)
 80004fe:	02878793          	addi	a5,a5,40
 8000502:	86be                	mv	a3,a5
 8000504:	18000717          	auipc	a4,0x18000
 8000508:	b0870713          	addi	a4,a4,-1272 # 2000000c <GPIO_PIN>
 800050c:	fec42783          	lw	a5,-20(s0)
 8000510:	078a                	slli	a5,a5,0x2
 8000512:	97ba                	add	a5,a5,a4
 8000514:	439c                	lw	a5,0(a5)
 8000516:	c29c                	sw	a5,0(a3)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:75
}
 8000518:	0001                	nop
 800051a:	40f2                	lw	ra,28(sp)
 800051c:	4462                	lw	s0,24(sp)
 800051e:	6105                	addi	sp,sp,32
 8000520:	8082                	ret

08000522 <gd_eval_led_on>:
gd_eval_led_on():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:87
      \arg        LED3
    \param[out] none
    \retval     none
*/
void gd_eval_led_on(led_typedef_enum lednum)
{
 8000522:	1101                	addi	sp,sp,-32
 8000524:	ce22                	sw	s0,28(sp)
 8000526:	1000                	addi	s0,sp,32
 8000528:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:88
    GPIO_BOP(GPIO_PORT[lednum]) = GPIO_PIN[lednum];
 800052c:	18000717          	auipc	a4,0x18000
 8000530:	ad470713          	addi	a4,a4,-1324 # 20000000 <GPIO_PORT>
 8000534:	fec42783          	lw	a5,-20(s0)
 8000538:	078a                	slli	a5,a5,0x2
 800053a:	97ba                	add	a5,a5,a4
 800053c:	439c                	lw	a5,0(a5)
 800053e:	07e1                	addi	a5,a5,24
 8000540:	86be                	mv	a3,a5
 8000542:	18000717          	auipc	a4,0x18000
 8000546:	aca70713          	addi	a4,a4,-1334 # 2000000c <GPIO_PIN>
 800054a:	fec42783          	lw	a5,-20(s0)
 800054e:	078a                	slli	a5,a5,0x2
 8000550:	97ba                	add	a5,a5,a4
 8000552:	439c                	lw	a5,0(a5)
 8000554:	c29c                	sw	a5,0(a3)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:89
}
 8000556:	0001                	nop
 8000558:	4472                	lw	s0,28(sp)
 800055a:	6105                	addi	sp,sp,32
 800055c:	8082                	ret

0800055e <gd_eval_led_off>:
gd_eval_led_off():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:101
      \arg        LED3
    \param[out] none
    \retval     none
*/
void gd_eval_led_off(led_typedef_enum lednum)
{
 800055e:	1101                	addi	sp,sp,-32
 8000560:	ce22                	sw	s0,28(sp)
 8000562:	1000                	addi	s0,sp,32
 8000564:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:102
    GPIO_BC(GPIO_PORT[lednum]) = GPIO_PIN[lednum];
 8000568:	18000717          	auipc	a4,0x18000
 800056c:	a9870713          	addi	a4,a4,-1384 # 20000000 <GPIO_PORT>
 8000570:	fec42783          	lw	a5,-20(s0)
 8000574:	078a                	slli	a5,a5,0x2
 8000576:	97ba                	add	a5,a5,a4
 8000578:	439c                	lw	a5,0(a5)
 800057a:	02878793          	addi	a5,a5,40
 800057e:	86be                	mv	a3,a5
 8000580:	18000717          	auipc	a4,0x18000
 8000584:	a8c70713          	addi	a4,a4,-1396 # 2000000c <GPIO_PIN>
 8000588:	fec42783          	lw	a5,-20(s0)
 800058c:	078a                	slli	a5,a5,0x2
 800058e:	97ba                	add	a5,a5,a4
 8000590:	439c                	lw	a5,0(a5)
 8000592:	c29c                	sw	a5,0(a3)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:103
}
 8000594:	0001                	nop
 8000596:	4472                	lw	s0,28(sp)
 8000598:	6105                	addi	sp,sp,32
 800059a:	8082                	ret

0800059c <gd_eval_led_toggle>:
gd_eval_led_toggle():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:115
      \arg        LED3
    \param[out] none
    \retval     none
*/
void gd_eval_led_toggle(led_typedef_enum lednum)
{
 800059c:	1101                	addi	sp,sp,-32
 800059e:	ce22                	sw	s0,28(sp)
 80005a0:	1000                	addi	s0,sp,32
 80005a2:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:116
    GPIO_TG(GPIO_PORT[lednum]) = GPIO_PIN[lednum];
 80005a6:	18000717          	auipc	a4,0x18000
 80005aa:	a5a70713          	addi	a4,a4,-1446 # 20000000 <GPIO_PORT>
 80005ae:	fec42783          	lw	a5,-20(s0)
 80005b2:	078a                	slli	a5,a5,0x2
 80005b4:	97ba                	add	a5,a5,a4
 80005b6:	439c                	lw	a5,0(a5)
 80005b8:	02c78793          	addi	a5,a5,44
 80005bc:	86be                	mv	a3,a5
 80005be:	18000717          	auipc	a4,0x18000
 80005c2:	a4e70713          	addi	a4,a4,-1458 # 2000000c <GPIO_PIN>
 80005c6:	fec42783          	lw	a5,-20(s0)
 80005ca:	078a                	slli	a5,a5,0x2
 80005cc:	97ba                	add	a5,a5,a4
 80005ce:	439c                	lw	a5,0(a5)
 80005d0:	c29c                	sw	a5,0(a3)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:117
}
 80005d2:	0001                	nop
 80005d4:	4472                	lw	s0,28(sp)
 80005d6:	6105                	addi	sp,sp,32
 80005d8:	8082                	ret

080005da <gd_eval_key_init>:
gd_eval_key_init():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:130
      \arg        KEY_MODE_EXTI: key will be connected to EXTI line with interrupt
    \param[out] none
    \retval     none
*/
void gd_eval_key_init(key_typedef_enum key_num, keymode_typedef_enum key_mode)
{
 80005da:	1101                	addi	sp,sp,-32
 80005dc:	ce06                	sw	ra,28(sp)
 80005de:	cc22                	sw	s0,24(sp)
 80005e0:	1000                	addi	s0,sp,32
 80005e2:	fea42623          	sw	a0,-20(s0)
 80005e6:	feb42423          	sw	a1,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:132
    /* enable the key clock */
    rcu_periph_clock_enable(KEY_CLK[key_num]);
 80005ea:	81418713          	addi	a4,gp,-2028 # 2000009c <KEY_CLK>
 80005ee:	fec42783          	lw	a5,-20(s0)
 80005f2:	078a                	slli	a5,a5,0x2
 80005f4:	97ba                	add	a5,a5,a4
 80005f6:	439c                	lw	a5,0(a5)
 80005f8:	853e                	mv	a0,a5
 80005fa:	24a010ef          	jal	ra,8001844 <rcu_periph_clock_enable>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:133
    rcu_periph_clock_enable(RCU_SYSCFG);
 80005fe:	6785                	lui	a5,0x1
 8000600:	10e78513          	addi	a0,a5,270 # 110e <__stack_size+0x90e>
 8000604:	240010ef          	jal	ra,8001844 <rcu_periph_clock_enable>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:136

    /* configure button pin as input */
    gpio_mode_set(KEY_PORT[key_num], GPIO_MODE_INPUT, GPIO_PUPD_NONE, KEY_PIN[key_num]);
 8000608:	80c18713          	addi	a4,gp,-2036 # 20000094 <KEY_PORT>
 800060c:	fec42783          	lw	a5,-20(s0)
 8000610:	078a                	slli	a5,a5,0x2
 8000612:	97ba                	add	a5,a5,a4
 8000614:	4388                	lw	a0,0(a5)
 8000616:	81018713          	addi	a4,gp,-2032 # 20000098 <KEY_PIN>
 800061a:	fec42783          	lw	a5,-20(s0)
 800061e:	078a                	slli	a5,a5,0x2
 8000620:	97ba                	add	a5,a5,a4
 8000622:	439c                	lw	a5,0(a5)
 8000624:	86be                	mv	a3,a5
 8000626:	4601                	li	a2,0
 8000628:	4581                	li	a1,0
 800062a:	725000ef          	jal	ra,800154e <gpio_mode_set>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:138

    if(key_mode == KEY_MODE_EXTI){
 800062e:	fe842703          	lw	a4,-24(s0)
 8000632:	4785                	li	a5,1
 8000634:	06f71d63          	bne	a4,a5,80006ae <gd_eval_key_init+0xd4>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:140
        /* enable and set key EXTI interrupt to the lowest priority */
        eclic_priority_group_set(ECLIC_PRIGROUP_LEVEL3_PRIO1);
 8000638:	450d                	li	a0,3
 800063a:	257000ef          	jal	ra,8001090 <eclic_priority_group_set>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:141
        eclic_irq_enable(KEY_IRQn[key_num],1, 1);
 800063e:	81c18713          	addi	a4,gp,-2020 # 200000a4 <KEY_IRQn>
 8000642:	fec42783          	lw	a5,-20(s0)
 8000646:	078a                	slli	a5,a5,0x2
 8000648:	97ba                	add	a5,a5,a4
 800064a:	439c                	lw	a5,0(a5)
 800064c:	4605                	li	a2,1
 800064e:	4585                	li	a1,1
 8000650:	853e                	mv	a0,a5
 8000652:	2b5000ef          	jal	ra,8001106 <eclic_irq_enable>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:144

        /* connect key EXTI line to key GPIO pin */
        syscfg_exti_line_config(KEY_PORT_SOURCE[key_num], KEY_PIN_SOURCE[key_num]);
 8000656:	18000717          	auipc	a4,0x18000
 800065a:	a6670713          	addi	a4,a4,-1434 # 200000bc <KEY_PORT_SOURCE>
 800065e:	fec42783          	lw	a5,-20(s0)
 8000662:	97ba                	add	a5,a5,a4
 8000664:	0007c683          	lbu	a3,0(a5)
 8000668:	18000717          	auipc	a4,0x18000
 800066c:	a5870713          	addi	a4,a4,-1448 # 200000c0 <KEY_PIN_SOURCE>
 8000670:	fec42783          	lw	a5,-20(s0)
 8000674:	97ba                	add	a5,a5,a4
 8000676:	0007c783          	lbu	a5,0(a5)
 800067a:	85be                	mv	a1,a5
 800067c:	8536                	mv	a0,a3
 800067e:	5b4010ef          	jal	ra,8001c32 <syscfg_exti_line_config>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:147

        /* configure key EXTI line */
        exti_init(KEY_EXTI_LINE[key_num], EXTI_INTERRUPT, EXTI_TRIG_FALLING);
 8000682:	81818713          	addi	a4,gp,-2024 # 200000a0 <KEY_EXTI_LINE>
 8000686:	fec42783          	lw	a5,-20(s0)
 800068a:	078a                	slli	a5,a5,0x2
 800068c:	97ba                	add	a5,a5,a4
 800068e:	439c                	lw	a5,0(a5)
 8000690:	4605                	li	a2,1
 8000692:	4581                	li	a1,0
 8000694:	853e                	mv	a0,a5
 8000696:	4eb000ef          	jal	ra,8001380 <exti_init>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:148
        exti_interrupt_flag_clear(KEY_EXTI_LINE[key_num]);
 800069a:	81818713          	addi	a4,gp,-2024 # 200000a0 <KEY_EXTI_LINE>
 800069e:	fec42783          	lw	a5,-20(s0)
 80006a2:	078a                	slli	a5,a5,0x2
 80006a4:	97ba                	add	a5,a5,a4
 80006a6:	439c                	lw	a5,0(a5)
 80006a8:	853e                	mv	a0,a5
 80006aa:	685000ef          	jal	ra,800152e <exti_interrupt_flag_clear>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:150
    }
}
 80006ae:	0001                	nop
 80006b0:	40f2                	lw	ra,28(sp)
 80006b2:	4462                	lw	s0,24(sp)
 80006b4:	6105                	addi	sp,sp,32
 80006b6:	8082                	ret

080006b8 <gd_eval_key_state_get>:
gd_eval_key_state_get():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:160
      \arg        KEY_TAMPER_WAKEUP: tamper_wakeup key
    \param[out] none
    \retval     the button GPIO pin value
*/
uint8_t gd_eval_key_state_get(key_typedef_enum button)
{
 80006b8:	1101                	addi	sp,sp,-32
 80006ba:	ce06                	sw	ra,28(sp)
 80006bc:	cc22                	sw	s0,24(sp)
 80006be:	1000                	addi	s0,sp,32
 80006c0:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:161
    return gpio_input_bit_get(KEY_PORT[button], KEY_PIN[button]);
 80006c4:	80c18713          	addi	a4,gp,-2036 # 20000094 <KEY_PORT>
 80006c8:	fec42783          	lw	a5,-20(s0)
 80006cc:	078a                	slli	a5,a5,0x2
 80006ce:	97ba                	add	a5,a5,a4
 80006d0:	4394                	lw	a3,0(a5)
 80006d2:	81018713          	addi	a4,gp,-2032 # 20000098 <KEY_PIN>
 80006d6:	fec42783          	lw	a5,-20(s0)
 80006da:	078a                	slli	a5,a5,0x2
 80006dc:	97ba                	add	a5,a5,a4
 80006de:	439c                	lw	a5,0(a5)
 80006e0:	85be                	mv	a1,a5
 80006e2:	8536                	mv	a0,a3
 80006e4:	01c010ef          	jal	ra,8001700 <gpio_input_bit_get>
 80006e8:	87aa                	mv	a5,a0
 80006ea:	0ff7f793          	zext.b	a5,a5
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:162
}
 80006ee:	853e                	mv	a0,a5
 80006f0:	40f2                	lw	ra,28(sp)
 80006f2:	4462                	lw	s0,24(sp)
 80006f4:	6105                	addi	sp,sp,32
 80006f6:	8082                	ret

080006f8 <gd_eval_com_init>:
gd_eval_com_init():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:172
      \arg        EVAL_COM0: COM on the board
    \param[out] none
    \retval     none
*/
void gd_eval_com_init(uint32_t com)
{
 80006f8:	7179                	addi	sp,sp,-48
 80006fa:	d606                	sw	ra,44(sp)
 80006fc:	d422                	sw	s0,40(sp)
 80006fe:	1800                	addi	s0,sp,48
 8000700:	fca42e23          	sw	a0,-36(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:174
    /* enable GPIO clock */
    uint32_t COM_ID = 0U;
 8000704:	fe042623          	sw	zero,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:175
    if(EVAL_COM0 == com)
 8000708:	fdc42703          	lw	a4,-36(s0)
 800070c:	400057b7          	lui	a5,0x40005
 8000710:	80078793          	addi	a5,a5,-2048 # 40004800 <_sp+0x1ffbc800>
 8000714:	00f71463          	bne	a4,a5,800071c <gd_eval_com_init+0x24>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:177
    {
        COM_ID = 0U;
 8000718:	fe042623          	sw	zero,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:180
    }

    rcu_periph_clock_enable(EVAL_COM0_TX_GPIO_CLK);
 800071c:	6785                	lui	a5,0x1
 800071e:	c0178513          	addi	a0,a5,-1023 # c01 <__stack_size+0x401>
 8000722:	122010ef          	jal	ra,8001844 <rcu_periph_clock_enable>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:181
    rcu_periph_clock_enable(EVAL_COM0_RX_GPIO_CLK);
 8000726:	6785                	lui	a5,0x1
 8000728:	c0078513          	addi	a0,a5,-1024 # c00 <__stack_size+0x400>
 800072c:	118010ef          	jal	ra,8001844 <rcu_periph_clock_enable>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:184

    /* enable USART clock */
    rcu_periph_clock_enable(COM_CLK[COM_ID]);
 8000730:	18000717          	auipc	a4,0x18000
 8000734:	95870713          	addi	a4,a4,-1704 # 20000088 <COM_CLK>
 8000738:	fec42783          	lw	a5,-20(s0)
 800073c:	078a                	slli	a5,a5,0x2
 800073e:	97ba                	add	a5,a5,a4
 8000740:	439c                	lw	a5,0(a5)
 8000742:	853e                	mv	a0,a5
 8000744:	100010ef          	jal	ra,8001844 <rcu_periph_clock_enable>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:187

    /* connect port to USARTx_Tx */
    gpio_af_set(EVAL_COM0_TX_GPIO_PORT, EVAL_COM0_TX_AF, COM_TX_PIN[COM_ID]);
 8000748:	18000717          	auipc	a4,0x18000
 800074c:	94470713          	addi	a4,a4,-1724 # 2000008c <COM_TX_PIN>
 8000750:	fec42783          	lw	a5,-20(s0)
 8000754:	078a                	slli	a5,a5,0x2
 8000756:	97ba                	add	a5,a5,a4
 8000758:	439c                	lw	a5,0(a5)
 800075a:	863e                	mv	a2,a5
 800075c:	45a1                	li	a1,8
 800075e:	400207b7          	lui	a5,0x40020
 8000762:	40078513          	addi	a0,a5,1024 # 40020400 <_sp+0x1ffd8400>
 8000766:	7c7000ef          	jal	ra,800172c <gpio_af_set>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:190

    /* connect port to USARTx_Rx */
    gpio_af_set(EVAL_COM0_RX_GPIO_PORT, EVAL_COM0_RX_AF, COM_RX_PIN[COM_ID]);
 800076a:	80818713          	addi	a4,gp,-2040 # 20000090 <COM_RX_PIN>
 800076e:	fec42783          	lw	a5,-20(s0)
 8000772:	078a                	slli	a5,a5,0x2
 8000774:	97ba                	add	a5,a5,a4
 8000776:	439c                	lw	a5,0(a5)
 8000778:	863e                	mv	a2,a5
 800077a:	4589                	li	a1,2
 800077c:	40020537          	lui	a0,0x40020
 8000780:	7ad000ef          	jal	ra,800172c <gpio_af_set>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:193

    /* configure USART Tx as alternate function push-pull */
    gpio_mode_set(EVAL_COM0_TX_GPIO_PORT, GPIO_MODE_AF, GPIO_PUPD_PULLUP, COM_TX_PIN[COM_ID]);
 8000784:	18000717          	auipc	a4,0x18000
 8000788:	90870713          	addi	a4,a4,-1784 # 2000008c <COM_TX_PIN>
 800078c:	fec42783          	lw	a5,-20(s0)
 8000790:	078a                	slli	a5,a5,0x2
 8000792:	97ba                	add	a5,a5,a4
 8000794:	439c                	lw	a5,0(a5)
 8000796:	86be                	mv	a3,a5
 8000798:	4605                	li	a2,1
 800079a:	4589                	li	a1,2
 800079c:	400207b7          	lui	a5,0x40020
 80007a0:	40078513          	addi	a0,a5,1024 # 40020400 <_sp+0x1ffd8400>
 80007a4:	5ab000ef          	jal	ra,800154e <gpio_mode_set>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:194
    gpio_output_options_set(EVAL_COM0_TX_GPIO_PORT, GPIO_OTYPE_PP, GPIO_OSPEED_25MHZ, COM_TX_PIN[COM_ID]);
 80007a8:	18000717          	auipc	a4,0x18000
 80007ac:	8e470713          	addi	a4,a4,-1820 # 2000008c <COM_TX_PIN>
 80007b0:	fec42783          	lw	a5,-20(s0)
 80007b4:	078a                	slli	a5,a5,0x2
 80007b6:	97ba                	add	a5,a5,a4
 80007b8:	439c                	lw	a5,0(a5)
 80007ba:	86be                	mv	a3,a5
 80007bc:	4609                	li	a2,2
 80007be:	4581                	li	a1,0
 80007c0:	400207b7          	lui	a5,0x40020
 80007c4:	40078513          	addi	a0,a5,1024 # 40020400 <_sp+0x1ffd8400>
 80007c8:	663000ef          	jal	ra,800162a <gpio_output_options_set>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:197

    /* configure USART Rx as alternate function push-pull */
    gpio_mode_set(EVAL_COM0_RX_GPIO_PORT, GPIO_MODE_AF, GPIO_PUPD_PULLUP, COM_RX_PIN[COM_ID]);
 80007cc:	80818713          	addi	a4,gp,-2040 # 20000090 <COM_RX_PIN>
 80007d0:	fec42783          	lw	a5,-20(s0)
 80007d4:	078a                	slli	a5,a5,0x2
 80007d6:	97ba                	add	a5,a5,a4
 80007d8:	439c                	lw	a5,0(a5)
 80007da:	86be                	mv	a3,a5
 80007dc:	4605                	li	a2,1
 80007de:	4589                	li	a1,2
 80007e0:	40020537          	lui	a0,0x40020
 80007e4:	56b000ef          	jal	ra,800154e <gpio_mode_set>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:198
    gpio_output_options_set(EVAL_COM0_RX_GPIO_PORT, GPIO_OTYPE_PP, GPIO_OSPEED_25MHZ, COM_RX_PIN[COM_ID]);
 80007e8:	80818713          	addi	a4,gp,-2040 # 20000090 <COM_RX_PIN>
 80007ec:	fec42783          	lw	a5,-20(s0)
 80007f0:	078a                	slli	a5,a5,0x2
 80007f2:	97ba                	add	a5,a5,a4
 80007f4:	439c                	lw	a5,0(a5)
 80007f6:	86be                	mv	a3,a5
 80007f8:	4609                	li	a2,2
 80007fa:	4581                	li	a1,0
 80007fc:	40020537          	lui	a0,0x40020
 8000800:	62b000ef          	jal	ra,800162a <gpio_output_options_set>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:201

    /* USART configure */
    usart_deinit(com);
 8000804:	fdc42503          	lw	a0,-36(s0)
 8000808:	576010ef          	jal	ra,8001d7e <usart_deinit>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:202
    usart_baudrate_set(com, 115200U);
 800080c:	67f1                	lui	a5,0x1c
 800080e:	20078593          	addi	a1,a5,512 # 1c200 <__stack_size+0x1ba00>
 8000812:	fdc42503          	lw	a0,-36(s0)
 8000816:	5ee010ef          	jal	ra,8001e04 <usart_baudrate_set>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:203
    usart_receive_config(com, USART_RECEIVE_ENABLE);
 800081a:	4591                	li	a1,4
 800081c:	fdc42503          	lw	a0,-36(s0)
 8000820:	768010ef          	jal	ra,8001f88 <usart_receive_config>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:204
    usart_transmit_config(com, USART_TRANSMIT_ENABLE);
 8000824:	45a1                	li	a1,8
 8000826:	fdc42503          	lw	a0,-36(s0)
 800082a:	728010ef          	jal	ra,8001f52 <usart_transmit_config>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:205
    usart_enable(com);
 800082e:	fdc42503          	lw	a0,-36(s0)
 8000832:	6fe010ef          	jal	ra,8001f30 <usart_enable>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw553h_eval.c:206
}
 8000836:	0001                	nop
 8000838:	50b2                	lw	ra,44(sp)
 800083a:	5422                	lw	s0,40(sp)
 800083c:	6145                	addi	sp,sp,48
 800083e:	8082                	ret

08000840 <eclic_mtip_handler>:
eclic_mtip_handler():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw55x_it.c:46
    \param[in]  none
    \param[out] none
    \retval     none
*/
void eclic_mtip_handler(void)
{
 8000840:	1101                	addi	sp,sp,-32
 8000842:	ce06                	sw	ra,28(sp)
 8000844:	cc22                	sw	s0,24(sp)
 8000846:	1000                	addi	s0,sp,32
 8000848:	479d                	li	a5,7
 800084a:	fef42623          	sw	a5,-20(s0)
__ECLIC_ClearPendingIRQ():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:453
 * - \ref ECLIC_SetPendingIRQ
 * - \ref ECLIC_GetPendingIRQ
 */
__STATIC_FORCEINLINE void __ECLIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    ECLIC->CTRL[IRQn].INTIP &= ~ CLIC_INTIP_IP_Msk;
 800084e:	d2000737          	lui	a4,0xd2000
 8000852:	fec42783          	lw	a5,-20(s0)
 8000856:	40078793          	addi	a5,a5,1024
 800085a:	078a                	slli	a5,a5,0x2
 800085c:	97ba                	add	a5,a5,a4
 800085e:	0007c783          	lbu	a5,0(a5)
 8000862:	0ff7f793          	zext.b	a5,a5
 8000866:	d20006b7          	lui	a3,0xd2000
 800086a:	9bf9                	andi	a5,a5,-2
 800086c:	0ff7f713          	zext.b	a4,a5
 8000870:	fec42783          	lw	a5,-20(s0)
 8000874:	40078793          	addi	a5,a5,1024
 8000878:	078a                	slli	a5,a5,0x2
 800087a:	97b6                	add	a5,a5,a3
 800087c:	00e78023          	sb	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:454
}
 8000880:	0001                	nop
eclic_mtip_handler():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw55x_it.c:48
    ECLIC_ClearPendingIRQ(CLIC_INT_TMR);
    led_spark();
 8000882:	2039                	jal	8000890 <led_spark>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw55x_it.c:49
    delay_decrement();
 8000884:	24ad                	jal	8000aee <delay_decrement>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/gd32vw55x_it.c:50
}
 8000886:	0001                	nop
 8000888:	40f2                	lw	ra,28(sp)
 800088a:	4462                	lw	s0,24(sp)
 800088c:	6105                	addi	sp,sp,32
 800088e:	8082                	ret

08000890 <led_spark>:
led_spark():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:48
    \param[in]  none
    \param[out] none
    \retval     none
*/
void led_spark(void)
{
 8000890:	1141                	addi	sp,sp,-16
 8000892:	c606                	sw	ra,12(sp)
 8000894:	c422                	sw	s0,8(sp)
 8000896:	0800                	addi	s0,sp,16
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:51
    static __IO uint32_t timingdelaylocal = 0U;

    if(timingdelaylocal) {
 8000898:	18000797          	auipc	a5,0x18000
 800089c:	82c78793          	addi	a5,a5,-2004 # 200000c4 <timingdelaylocal.0>
 80008a0:	439c                	lw	a5,0(a5)
 80008a2:	c3a1                	beqz	a5,80008e2 <led_spark+0x52>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:53

        if(timingdelaylocal < 500U) {
 80008a4:	18000797          	auipc	a5,0x18000
 80008a8:	82078793          	addi	a5,a5,-2016 # 200000c4 <timingdelaylocal.0>
 80008ac:	4398                	lw	a4,0(a5)
 80008ae:	1f300793          	li	a5,499
 80008b2:	00e7e763          	bltu	a5,a4,80008c0 <led_spark+0x30>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:54
            gd_eval_led_on(LED2);
 80008b6:	4505                	li	a0,1
 80008b8:	31ad                	jal	8000522 <gd_eval_led_on>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:55
            gd_eval_led_on(LED3);
 80008ba:	4509                	li	a0,2
 80008bc:	319d                	jal	8000522 <gd_eval_led_on>
 80008be:	a029                	j	80008c8 <led_spark+0x38>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:57
        } else {
            gd_eval_led_off(LED2);
 80008c0:	4505                	li	a0,1
 80008c2:	3971                	jal	800055e <gd_eval_led_off>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:58
            gd_eval_led_off(LED3);
 80008c4:	4509                	li	a0,2
 80008c6:	3961                	jal	800055e <gd_eval_led_off>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:61
        }

        timingdelaylocal--;
 80008c8:	17fff797          	auipc	a5,0x17fff
 80008cc:	7fc78793          	addi	a5,a5,2044 # 200000c4 <timingdelaylocal.0>
 80008d0:	439c                	lw	a5,0(a5)
 80008d2:	fff78713          	addi	a4,a5,-1
 80008d6:	17fff797          	auipc	a5,0x17fff
 80008da:	7ee78793          	addi	a5,a5,2030 # 200000c4 <timingdelaylocal.0>
 80008de:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:65
    } else {
        timingdelaylocal = 1000U;
    }
}
 80008e0:	a801                	j	80008f0 <led_spark+0x60>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:63
        timingdelaylocal = 1000U;
 80008e2:	17fff797          	auipc	a5,0x17fff
 80008e6:	7e278793          	addi	a5,a5,2018 # 200000c4 <timingdelaylocal.0>
 80008ea:	3e800713          	li	a4,1000
 80008ee:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:65
}
 80008f0:	0001                	nop
 80008f2:	40b2                	lw	ra,12(sp)
 80008f4:	4422                	lw	s0,8(sp)
 80008f6:	0141                	addi	sp,sp,16
 80008f8:	8082                	ret

080008fa <main>:
main():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:74
    \param[in]  none
    \param[out] none
    \retval     none
*/
int main(void)
{
 80008fa:	1101                	addi	sp,sp,-32
 80008fc:	ce06                	sw	ra,28(sp)
 80008fe:	cc22                	sw	s0,24(sp)
 8000900:	1000                	addi	s0,sp,32
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:76
#ifdef __FIRMWARE_VERSION_DEFINE
    uint32_t fw_ver = 0;
 8000902:	fe042623          	sw	zero,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:80
#endif /* __FIRMWARE_VERSION_DEFINE */

    /* configure systick */
    systick_config();
 8000906:	28e1                	jal	80009de <systick_config>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:81
    eclic_priority_group_set(ECLIC_PRIGROUP_LEVEL3_PRIO1);
 8000908:	450d                	li	a0,3
 800090a:	786000ef          	jal	ra,8001090 <eclic_priority_group_set>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:83
    /* initilize the LEDs, USART and key */
    gd_eval_led_init(LED1);
 800090e:	4501                	li	a0,0
 8000910:	3eb1                	jal	800046c <gd_eval_led_init>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:84
    gd_eval_led_init(LED2);
 8000912:	4505                	li	a0,1
 8000914:	3ea1                	jal	800046c <gd_eval_led_init>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:85
    gd_eval_led_init(LED3);
 8000916:	4509                	li	a0,2
 8000918:	3e91                	jal	800046c <gd_eval_led_init>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:86
    gd_eval_com_init(EVAL_COM0);
 800091a:	400057b7          	lui	a5,0x40005
 800091e:	80078513          	addi	a0,a5,-2048 # 40004800 <_sp+0x1ffbc800>
 8000922:	3bd9                	jal	80006f8 <gd_eval_com_init>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:87
    gd_eval_key_init(KEY_TAMPER_WAKEUP, KEY_MODE_GPIO);
 8000924:	4581                	li	a1,0
 8000926:	4501                	li	a0,0
 8000928:	394d                	jal	80005da <gd_eval_key_init>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:90

#ifdef __FIRMWARE_VERSION_DEFINE
    fw_ver = gd32vw55x_firmware_version_get();
 800092a:	2b7010ef          	jal	ra,80023e0 <gd32vw55x_firmware_version_get>
 800092e:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:92
    /* print firmware version */
    printf("\r\nGD32VW55X series firmware version: V%d.%d.%d", (uint8_t)(fw_ver >> 24), (uint8_t)(fw_ver >> 16), (uint8_t)(fw_ver >> 8));
 8000932:	fec42783          	lw	a5,-20(s0)
 8000936:	83e1                	srli	a5,a5,0x18
 8000938:	0ff7f793          	zext.b	a5,a5
 800093c:	873e                	mv	a4,a5
 800093e:	fec42783          	lw	a5,-20(s0)
 8000942:	83c1                	srli	a5,a5,0x10
 8000944:	0ff7f793          	zext.b	a5,a5
 8000948:	863e                	mv	a2,a5
 800094a:	fec42783          	lw	a5,-20(s0)
 800094e:	83a1                	srli	a5,a5,0x8
 8000950:	0ff7f793          	zext.b	a5,a5
 8000954:	86be                	mv	a3,a5
 8000956:	85ba                	mv	a1,a4
 8000958:	00000517          	auipc	a0,0x0
 800095c:	96850513          	addi	a0,a0,-1688 # 80002c0 <_start+0xf0>
 8000960:	331010ef          	jal	ra,8002490 <iprintf>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:96
#endif /* __FIRMWARE_VERSION_DEFINE */

    /* print out the clock frequency of system, AHB, APB1 and APB2 */
    printf("\r\nCK_SYS is %d\r\n", rcu_clock_freq_get(CK_SYS));
 8000964:	4501                	li	a0,0
 8000966:	7bb000ef          	jal	ra,8001920 <rcu_clock_freq_get>
 800096a:	87aa                	mv	a5,a0
 800096c:	85be                	mv	a1,a5
 800096e:	00000517          	auipc	a0,0x0
 8000972:	98250513          	addi	a0,a0,-1662 # 80002f0 <_start+0x120>
 8000976:	31b010ef          	jal	ra,8002490 <iprintf>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:97
    printf("\r\nCK_AHB is %d\r\n", rcu_clock_freq_get(CK_AHB));
 800097a:	4505                	li	a0,1
 800097c:	7a5000ef          	jal	ra,8001920 <rcu_clock_freq_get>
 8000980:	87aa                	mv	a5,a0
 8000982:	85be                	mv	a1,a5
 8000984:	00000517          	auipc	a0,0x0
 8000988:	98050513          	addi	a0,a0,-1664 # 8000304 <_start+0x134>
 800098c:	305010ef          	jal	ra,8002490 <iprintf>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:98
    printf("\r\nCK_APB1 is %d\r\n", rcu_clock_freq_get(CK_APB1));
 8000990:	4509                	li	a0,2
 8000992:	78f000ef          	jal	ra,8001920 <rcu_clock_freq_get>
 8000996:	87aa                	mv	a5,a0
 8000998:	85be                	mv	a1,a5
 800099a:	00000517          	auipc	a0,0x0
 800099e:	97e50513          	addi	a0,a0,-1666 # 8000318 <_start+0x148>
 80009a2:	2ef010ef          	jal	ra,8002490 <iprintf>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:99
    printf("\r\nCK_APB2 is %d\r\n", rcu_clock_freq_get(CK_APB2));
 80009a6:	450d                	li	a0,3
 80009a8:	779000ef          	jal	ra,8001920 <rcu_clock_freq_get>
 80009ac:	87aa                	mv	a5,a0
 80009ae:	85be                	mv	a1,a5
 80009b0:	00000517          	auipc	a0,0x0
 80009b4:	97c50513          	addi	a0,a0,-1668 # 800032c <_start+0x15c>
 80009b8:	2d9010ef          	jal	ra,8002490 <iprintf>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:102

    while(1) {
        if(RESET == gd_eval_key_state_get(KEY_TAMPER_WAKEUP)) {
 80009bc:	4501                	li	a0,0
 80009be:	39ed                	jal	80006b8 <gd_eval_key_state_get>
 80009c0:	87aa                	mv	a5,a0
 80009c2:	ffed                	bnez	a5,80009bc <main+0xc2>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:103
            delay_1ms(50);
 80009c4:	03200513          	li	a0,50
 80009c8:	28dd                	jal	8000abe <delay_1ms>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:104
            if(SET == gd_eval_key_state_get(KEY_TAMPER_WAKEUP)) {
 80009ca:	4501                	li	a0,0
 80009cc:	31f5                	jal	80006b8 <gd_eval_key_state_get>
 80009ce:	87aa                	mv	a5,a0
 80009d0:	873e                	mv	a4,a5
 80009d2:	4785                	li	a5,1
 80009d4:	fef714e3          	bne	a4,a5,80009bc <main+0xc2>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:105
                gd_eval_led_toggle(LED1);
 80009d8:	4501                	li	a0,0
 80009da:	36c9                	jal	800059c <gd_eval_led_toggle>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/main.c:102
        if(RESET == gd_eval_key_state_get(KEY_TAMPER_WAKEUP)) {
 80009dc:	b7c5                	j	80009bc <main+0xc2>

080009de <systick_config>:
systick_config():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/systick.c:47
    \param[in]  none
    \param[out] none
    \retval     none
*/
void systick_config(void)
{
 80009de:	7179                	addi	sp,sp,-48
 80009e0:	d606                	sw	ra,44(sp)
 80009e2:	d422                	sw	s0,40(sp)
 80009e4:	1800                	addi	s0,sp,48
 80009e6:	4689                	li	a3,2
 80009e8:	fcd42e23          	sw	a3,-36(s0)
SysTimer_SetControlValue():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_timer.h:192
 *   Clear CLKSRC bit to 0 to use *mtime_toggle_a*, otherwise use *core_clk_aon*
 * - \ref SysTimer_GetControlValue
 */
__STATIC_FORCEINLINE void SysTimer_SetControlValue(uint32_t mctl)
{
    SysTimer->MTIMECTL = (mctl & SysTimer_MTIMECTL_Msk);
 80009ec:	d1000637          	lui	a2,0xd1000
 80009f0:	6685                	lui	a3,0x1
 80009f2:	96b2                	add	a3,a3,a2
 80009f4:	fdc42603          	lw	a2,-36(s0)
 80009f8:	fec6ac23          	sw	a2,-8(a3) # ff8 <__stack_size+0x7f8>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_timer.h:193
}
 80009fc:	0001                	nop
systick_config():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/systick.c:49
    SysTimer_SetControlValue(SysTimer_MTIMECTL_CMPCLREN_Msk);
    SysTimer_SetCompareValue(SystemCoreClock / 4000);
 80009fe:	82418693          	addi	a3,gp,-2012 # 200000ac <SystemCoreClock>
 8000a02:	4290                	lw	a2,0(a3)
 8000a04:	6685                	lui	a3,0x1
 8000a06:	fa068693          	addi	a3,a3,-96 # fa0 <__stack_size+0x7a0>
 8000a0a:	02d656b3          	divu	a3,a2,a3
 8000a0e:	8736                	mv	a4,a3
 8000a10:	4781                	li	a5,0
 8000a12:	fee42023          	sw	a4,-32(s0)
 8000a16:	fef42223          	sw	a5,-28(s0)
SysTimer_SetCompareValue():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_timer.h:137
    SysTimer->MTIMERCMP = value;
 8000a1a:	d10006b7          	lui	a3,0xd1000
 8000a1e:	fe042703          	lw	a4,-32(s0)
 8000a22:	fe442783          	lw	a5,-28(s0)
 8000a26:	c698                	sw	a4,8(a3)
 8000a28:	c6dc                	sw	a5,12(a3)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_timer.h:138
}
 8000a2a:	0001                	nop
 8000a2c:	479d                	li	a5,7
 8000a2e:	fef42623          	sw	a5,-20(s0)
 8000a32:	4785                	li	a5,1
 8000a34:	fef42423          	sw	a5,-24(s0)
__ECLIC_SetTrigIRQ():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:474
 * \sa
 * - \ref ECLIC_GetTrigIRQ
 */
__STATIC_FORCEINLINE void __ECLIC_SetTrigIRQ(IRQn_Type IRQn, uint32_t trig)
{
    ECLIC->CTRL[IRQn].INTATTR &= ~CLIC_INTATTR_TRIG_Msk;
 8000a38:	d2000737          	lui	a4,0xd2000
 8000a3c:	fec42783          	lw	a5,-20(s0)
 8000a40:	40078793          	addi	a5,a5,1024
 8000a44:	078a                	slli	a5,a5,0x2
 8000a46:	97ba                	add	a5,a5,a4
 8000a48:	0027c783          	lbu	a5,2(a5)
 8000a4c:	0ff7f793          	zext.b	a5,a5
 8000a50:	d20006b7          	lui	a3,0xd2000
 8000a54:	9be5                	andi	a5,a5,-7
 8000a56:	0ff7f713          	zext.b	a4,a5
 8000a5a:	fec42783          	lw	a5,-20(s0)
 8000a5e:	40078793          	addi	a5,a5,1024
 8000a62:	078a                	slli	a5,a5,0x2
 8000a64:	97b6                	add	a5,a5,a3
 8000a66:	00e78123          	sb	a4,2(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:475
    ECLIC->CTRL[IRQn].INTATTR |= (uint8_t)(trig<<CLIC_INTATTR_TRIG_Pos);
 8000a6a:	d2000737          	lui	a4,0xd2000
 8000a6e:	fec42783          	lw	a5,-20(s0)
 8000a72:	40078793          	addi	a5,a5,1024
 8000a76:	078a                	slli	a5,a5,0x2
 8000a78:	97ba                	add	a5,a5,a4
 8000a7a:	0027c783          	lbu	a5,2(a5)
 8000a7e:	0ff7f713          	zext.b	a4,a5
 8000a82:	fe842783          	lw	a5,-24(s0)
 8000a86:	0ff7f793          	zext.b	a5,a5
 8000a8a:	0786                	slli	a5,a5,0x1
 8000a8c:	0ff7f793          	zext.b	a5,a5
 8000a90:	d20006b7          	lui	a3,0xd2000
 8000a94:	8fd9                	or	a5,a5,a4
 8000a96:	0ff7f713          	zext.b	a4,a5
 8000a9a:	fec42783          	lw	a5,-20(s0)
 8000a9e:	40078793          	addi	a5,a5,1024
 8000aa2:	078a                	slli	a5,a5,0x2
 8000aa4:	97b6                	add	a5,a5,a3
 8000aa6:	00e78123          	sb	a4,2(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:476
}
 8000aaa:	0001                	nop
systick_config():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/systick.c:51
    __ECLIC_SetTrigIRQ(CLIC_INT_TMR, ECLIC_POSTIVE_EDGE_TRIGGER);
    eclic_irq_enable(CLIC_INT_TMR, 0, 0);
 8000aac:	4601                	li	a2,0
 8000aae:	4581                	li	a1,0
 8000ab0:	451d                	li	a0,7
 8000ab2:	2d91                	jal	8001106 <eclic_irq_enable>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/systick.c:52
}
 8000ab4:	0001                	nop
 8000ab6:	50b2                	lw	ra,44(sp)
 8000ab8:	5422                	lw	s0,40(sp)
 8000aba:	6145                	addi	sp,sp,48
 8000abc:	8082                	ret

08000abe <delay_1ms>:
delay_1ms():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/systick.c:61
    \param[in]  count: count in milliseconds
    \param[out] none
    \retval     none
*/
void delay_1ms(uint32_t count)
{
 8000abe:	1101                	addi	sp,sp,-32
 8000ac0:	ce22                	sw	s0,28(sp)
 8000ac2:	1000                	addi	s0,sp,32
 8000ac4:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/systick.c:62
    delay = count;
 8000ac8:	17fff797          	auipc	a5,0x17fff
 8000acc:	60078793          	addi	a5,a5,1536 # 200000c8 <delay>
 8000ad0:	fec42703          	lw	a4,-20(s0)
 8000ad4:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/systick.c:63
    while(0U != delay) {
 8000ad6:	0001                	nop
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/systick.c:63 (discriminator 1)
 8000ad8:	17fff797          	auipc	a5,0x17fff
 8000adc:	5f078793          	addi	a5,a5,1520 # 200000c8 <delay>
 8000ae0:	439c                	lw	a5,0(a5)
 8000ae2:	fbfd                	bnez	a5,8000ad8 <delay_1ms+0x1a>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/systick.c:65
    }
}
 8000ae4:	0001                	nop
 8000ae6:	0001                	nop
 8000ae8:	4472                	lw	s0,28(sp)
 8000aea:	6105                	addi	sp,sp,32
 8000aec:	8082                	ret

08000aee <delay_decrement>:
delay_decrement():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/systick.c:74
    \param[in]  none
    \param[out] none
    \retval     none
*/
void delay_decrement(void)
{
 8000aee:	1141                	addi	sp,sp,-16
 8000af0:	c622                	sw	s0,12(sp)
 8000af2:	0800                	addi	s0,sp,16
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/systick.c:75
    if(0U != delay) {
 8000af4:	17fff797          	auipc	a5,0x17fff
 8000af8:	5d478793          	addi	a5,a5,1492 # 200000c8 <delay>
 8000afc:	439c                	lw	a5,0(a5)
 8000afe:	cf89                	beqz	a5,8000b18 <delay_decrement+0x2a>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/systick.c:76
        delay--;
 8000b00:	17fff797          	auipc	a5,0x17fff
 8000b04:	5c878793          	addi	a5,a5,1480 # 200000c8 <delay>
 8000b08:	439c                	lw	a5,0(a5)
 8000b0a:	fff78713          	addi	a4,a5,-1
 8000b0e:	17fff797          	auipc	a5,0x17fff
 8000b12:	5ba78793          	addi	a5,a5,1466 # 200000c8 <delay>
 8000b16:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../src/systick.c:78
    }
}
 8000b18:	0001                	nop
 8000b1a:	4432                	lw	s0,12(sp)
 8000b1c:	0141                	addi	sp,sp,16
 8000b1e:	8082                	ret

08000b20 <_stub>:
_stub():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/stub.h:13
#endif

void write_hex(int fd, unsigned long int hex);

static inline int _stub(int err)
{
 8000b20:	1101                	addi	sp,sp,-32
 8000b22:	ce22                	sw	s0,28(sp)
 8000b24:	1000                	addi	s0,sp,32
 8000b26:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/stub.h:14
  return -1;
 8000b2a:	57fd                	li	a5,-1
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/stub.h:15
}
 8000b2c:	853e                	mv	a0,a5
 8000b2e:	4472                	lw	s0,28(sp)
 8000b30:	6105                	addi	sp,sp,32
 8000b32:	8082                	ret

08000b34 <_close>:
_close():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/close.c:7

#include <errno.h>
#include "stub.h"

int _close(int fd)
{
 8000b34:	1101                	addi	sp,sp,-32
 8000b36:	ce06                	sw	ra,28(sp)
 8000b38:	cc22                	sw	s0,24(sp)
 8000b3a:	1000                	addi	s0,sp,32
 8000b3c:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/close.c:8
  return _stub(EBADF);
 8000b40:	4525                	li	a0,9
 8000b42:	3ff9                	jal	8000b20 <_stub>
 8000b44:	87aa                	mv	a5,a0
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/close.c:9
}
 8000b46:	853e                	mv	a0,a5
 8000b48:	40f2                	lw	ra,28(sp)
 8000b4a:	4462                	lw	s0,24(sp)
 8000b4c:	6105                	addi	sp,sp,32
 8000b4e:	8082                	ret

08000b50 <_stub>:
_stub():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/stub.h:13
{
 8000b50:	1101                	addi	sp,sp,-32
 8000b52:	ce22                	sw	s0,28(sp)
 8000b54:	1000                	addi	s0,sp,32
 8000b56:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/stub.h:14
  return -1;
 8000b5a:	57fd                	li	a5,-1
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/stub.h:15
}
 8000b5c:	853e                	mv	a0,a5
 8000b5e:	4472                	lw	s0,28(sp)
 8000b60:	6105                	addi	sp,sp,32
 8000b62:	8082                	ret

08000b64 <_fstat>:
_fstat():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/fstat.c:9
#include <unistd.h>
#include <sys/stat.h>
#include "stub.h"

int _fstat(int fd, struct stat* st)
{
 8000b64:	1101                	addi	sp,sp,-32
 8000b66:	ce06                	sw	ra,28(sp)
 8000b68:	cc22                	sw	s0,24(sp)
 8000b6a:	1000                	addi	s0,sp,32
 8000b6c:	fea42623          	sw	a0,-20(s0)
 8000b70:	feb42423          	sw	a1,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/fstat.c:10
  if (isatty(fd)) {
 8000b74:	fec42503          	lw	a0,-20(s0)
 8000b78:	151010ef          	jal	ra,80024c8 <isatty>
 8000b7c:	87aa                	mv	a5,a0
 8000b7e:	c799                	beqz	a5,8000b8c <_fstat+0x28>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/fstat.c:11
    st->st_mode = S_IFCHR;
 8000b80:	fe842783          	lw	a5,-24(s0)
 8000b84:	6709                	lui	a4,0x2
 8000b86:	c3d8                	sw	a4,4(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/fstat.c:12
    return 0;
 8000b88:	4781                	li	a5,0
 8000b8a:	a021                	j	8000b92 <_fstat+0x2e>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/fstat.c:15
  }

  return _stub(EBADF);
 8000b8c:	4525                	li	a0,9
 8000b8e:	37c9                	jal	8000b50 <_stub>
 8000b90:	87aa                	mv	a5,a0
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/fstat.c:16
}
 8000b92:	853e                	mv	a0,a5
 8000b94:	40f2                	lw	ra,28(sp)
 8000b96:	4462                	lw	s0,24(sp)
 8000b98:	6105                	addi	sp,sp,32
 8000b9a:	8082                	ret

08000b9c <_isatty>:
_isatty():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/isatty.c:6
/* See LICENSE of license details. */

#include <unistd.h>

int _isatty(int fd)
{
 8000b9c:	1101                	addi	sp,sp,-32
 8000b9e:	ce22                	sw	s0,28(sp)
 8000ba0:	1000                	addi	s0,sp,32
 8000ba2:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/isatty.c:7
  if (fd == STDOUT_FILENO || fd == STDERR_FILENO)
 8000ba6:	fec42703          	lw	a4,-20(s0)
 8000baa:	4785                	li	a5,1
 8000bac:	00f70763          	beq	a4,a5,8000bba <_isatty+0x1e>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/isatty.c:7 (discriminator 1)
 8000bb0:	fec42703          	lw	a4,-20(s0)
 8000bb4:	4789                	li	a5,2
 8000bb6:	00f71463          	bne	a4,a5,8000bbe <_isatty+0x22>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/isatty.c:8
    return 1;
 8000bba:	4785                	li	a5,1
 8000bbc:	a011                	j	8000bc0 <_isatty+0x24>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/isatty.c:10

  return 0;
 8000bbe:	4781                	li	a5,0
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/isatty.c:11
}
 8000bc0:	853e                	mv	a0,a5
 8000bc2:	4472                	lw	s0,28(sp)
 8000bc4:	6105                	addi	sp,sp,32
 8000bc6:	8082                	ret

08000bc8 <_stub>:
_stub():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/stub.h:13
{
 8000bc8:	1101                	addi	sp,sp,-32
 8000bca:	ce22                	sw	s0,28(sp)
 8000bcc:	1000                	addi	s0,sp,32
 8000bce:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/stub.h:14
  return -1;
 8000bd2:	57fd                	li	a5,-1
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/stub.h:15
}
 8000bd4:	853e                	mv	a0,a5
 8000bd6:	4472                	lw	s0,28(sp)
 8000bd8:	6105                	addi	sp,sp,32
 8000bda:	8082                	ret

08000bdc <_lseek>:
_lseek():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/lseek.c:9
#include <unistd.h>
#include <sys/types.h>
#include "stub.h"

off_t _lseek(int fd, off_t ptr, int dir)
{
 8000bdc:	1101                	addi	sp,sp,-32
 8000bde:	ce06                	sw	ra,28(sp)
 8000be0:	cc22                	sw	s0,24(sp)
 8000be2:	1000                	addi	s0,sp,32
 8000be4:	fea42623          	sw	a0,-20(s0)
 8000be8:	feb42423          	sw	a1,-24(s0)
 8000bec:	fec42223          	sw	a2,-28(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/lseek.c:10
  if (isatty(fd))
 8000bf0:	fec42503          	lw	a0,-20(s0)
 8000bf4:	0d5010ef          	jal	ra,80024c8 <isatty>
 8000bf8:	87aa                	mv	a5,a0
 8000bfa:	c399                	beqz	a5,8000c00 <_lseek+0x24>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/lseek.c:11
    return 0;
 8000bfc:	4781                	li	a5,0
 8000bfe:	a021                	j	8000c06 <_lseek+0x2a>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/lseek.c:13

  return _stub(EBADF);
 8000c00:	4525                	li	a0,9
 8000c02:	37d9                	jal	8000bc8 <_stub>
 8000c04:	87aa                	mv	a5,a0
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/lseek.c:14
}
 8000c06:	853e                	mv	a0,a5
 8000c08:	40f2                	lw	ra,28(sp)
 8000c0a:	4462                	lw	s0,24(sp)
 8000c0c:	6105                	addi	sp,sp,32
 8000c0e:	8082                	ret

08000c10 <_stub>:
_stub():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/stub.h:13
{
 8000c10:	1101                	addi	sp,sp,-32
 8000c12:	ce22                	sw	s0,28(sp)
 8000c14:	1000                	addi	s0,sp,32
 8000c16:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/stub.h:14
  return -1;
 8000c1a:	57fd                	li	a5,-1
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/stub.h:15
}
 8000c1c:	853e                	mv	a0,a5
 8000c1e:	4472                	lw	s0,28(sp)
 8000c20:	6105                	addi	sp,sp,32
 8000c22:	8082                	ret

08000c24 <_read>:
_read():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/read.c:11
#include <sys/types.h>

#include "stub.h"

ssize_t _read(int fd, void* ptr, size_t len)
{
 8000c24:	1101                	addi	sp,sp,-32
 8000c26:	ce06                	sw	ra,28(sp)
 8000c28:	cc22                	sw	s0,24(sp)
 8000c2a:	1000                	addi	s0,sp,32
 8000c2c:	fea42623          	sw	a0,-20(s0)
 8000c30:	feb42423          	sw	a1,-24(s0)
 8000c34:	fec42223          	sw	a2,-28(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/read.c:12
  return _stub(EBADF);
 8000c38:	4525                	li	a0,9
 8000c3a:	3fd9                	jal	8000c10 <_stub>
 8000c3c:	87aa                	mv	a5,a0
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/read.c:13
}
 8000c3e:	853e                	mv	a0,a5
 8000c40:	40f2                	lw	ra,28(sp)
 8000c42:	4462                	lw	s0,24(sp)
 8000c44:	6105                	addi	sp,sp,32
 8000c46:	8082                	ret

08000c48 <_sbrk>:
_sbrk():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/sbrk.c:6
/* See LICENSE of license details. */

#include <stddef.h>

void *_sbrk(ptrdiff_t incr)
{
 8000c48:	1101                	addi	sp,sp,-32
 8000c4a:	ce22                	sw	s0,28(sp)
 8000c4c:	1000                	addi	s0,sp,32
 8000c4e:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/sbrk.c:11
  extern char _end[];
  extern char _heap_end[];
  static char *curbrk = _end;

  if ((curbrk + incr < _end) || (curbrk + incr > _heap_end))
 8000c52:	82018793          	addi	a5,gp,-2016 # 200000a8 <curbrk.0>
 8000c56:	4398                	lw	a4,0(a5)
 8000c58:	fec42783          	lw	a5,-20(s0)
 8000c5c:	973e                	add	a4,a4,a5
 8000c5e:	91818793          	addi	a5,gp,-1768 # 200001a0 <_end>
 8000c62:	00f76e63          	bltu	a4,a5,8000c7e <_sbrk+0x36>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/sbrk.c:11 (discriminator 1)
 8000c66:	82018793          	addi	a5,gp,-2016 # 200000a8 <curbrk.0>
 8000c6a:	4398                	lw	a4,0(a5)
 8000c6c:	fec42783          	lw	a5,-20(s0)
 8000c70:	973e                	add	a4,a4,a5
 8000c72:	18047797          	auipc	a5,0x18047
 8000c76:	b8e78793          	addi	a5,a5,-1138 # 20047800 <_heap_end>
 8000c7a:	00e7f463          	bgeu	a5,a4,8000c82 <_sbrk+0x3a>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/sbrk.c:12
    return NULL - 1;
 8000c7e:	57fd                	li	a5,-1
 8000c80:	a015                	j	8000ca4 <_sbrk+0x5c>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/sbrk.c:14

  curbrk += incr;
 8000c82:	82018793          	addi	a5,gp,-2016 # 200000a8 <curbrk.0>
 8000c86:	4398                	lw	a4,0(a5)
 8000c88:	fec42783          	lw	a5,-20(s0)
 8000c8c:	973e                	add	a4,a4,a5
 8000c8e:	82018793          	addi	a5,gp,-2016 # 200000a8 <curbrk.0>
 8000c92:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/sbrk.c:15
  return curbrk - incr;
 8000c94:	82018793          	addi	a5,gp,-2016 # 200000a8 <curbrk.0>
 8000c98:	4398                	lw	a4,0(a5)
 8000c9a:	fec42783          	lw	a5,-20(s0)
 8000c9e:	40f007b3          	neg	a5,a5
 8000ca2:	97ba                	add	a5,a5,a4
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/sbrk.c:16
 8000ca4:	853e                	mv	a0,a5
 8000ca6:	4472                	lw	s0,28(sp)
 8000ca8:	6105                	addi	sp,sp,32
 8000caa:	8082                	ret

08000cac <_write>:
_write():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/write.c:46
int puts(const char* string) {
    return __write(0, (const void *) string, strlen(string));
}
 
#elif defined ( __GNUC__ )
ssize_t _write(int fd, const void* ptr, size_t len) {
 8000cac:	7179                	addi	sp,sp,-48
 8000cae:	d606                	sw	ra,44(sp)
 8000cb0:	d422                	sw	s0,40(sp)
 8000cb2:	1800                	addi	s0,sp,48
 8000cb4:	fca42e23          	sw	a0,-36(s0)
 8000cb8:	fcb42c23          	sw	a1,-40(s0)
 8000cbc:	fcc42a23          	sw	a2,-44(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/write.c:47
    const uint8_t * current = (const uint8_t *) ptr;
 8000cc0:	fd842783          	lw	a5,-40(s0)
 8000cc4:	fef42423          	sw	a5,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/write.c:49
    {
        for (size_t jj = 0; jj < len; jj++) {
 8000cc8:	fe042623          	sw	zero,-20(s0)
 8000ccc:	a81d                	j	8000d02 <_write+0x56>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/write.c:50
            _put_char(current[jj]);
 8000cce:	fe842703          	lw	a4,-24(s0)
 8000cd2:	fec42783          	lw	a5,-20(s0)
 8000cd6:	97ba                	add	a5,a5,a4
 8000cd8:	0007c783          	lbu	a5,0(a5)
 8000cdc:	853e                	mv	a0,a5
 8000cde:	283d                	jal	8000d1c <_put_char>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/write.c:52

            if (current[jj] == '\n') {
 8000ce0:	fe842703          	lw	a4,-24(s0)
 8000ce4:	fec42783          	lw	a5,-20(s0)
 8000ce8:	97ba                	add	a5,a5,a4
 8000cea:	0007c703          	lbu	a4,0(a5)
 8000cee:	47a9                	li	a5,10
 8000cf0:	00f71463          	bne	a4,a5,8000cf8 <_write+0x4c>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/write.c:53
                _put_char('\r');
 8000cf4:	4535                	li	a0,13
 8000cf6:	201d                	jal	8000d1c <_put_char>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/write.c:49 (discriminator 2)
        for (size_t jj = 0; jj < len; jj++) {
 8000cf8:	fec42783          	lw	a5,-20(s0)
 8000cfc:	0785                	addi	a5,a5,1
 8000cfe:	fef42623          	sw	a5,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/write.c:49 (discriminator 1)
 8000d02:	fec42703          	lw	a4,-20(s0)
 8000d06:	fd442783          	lw	a5,-44(s0)
 8000d0a:	fcf762e3          	bltu	a4,a5,8000cce <_write+0x22>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/write.c:56
            }
        }
        return len;
 8000d0e:	fd442783          	lw	a5,-44(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/write.c:60
    }

    return _stub(EBADF);
}
 8000d12:	853e                	mv	a0,a5
 8000d14:	50b2                	lw	ra,44(sp)
 8000d16:	5422                	lw	s0,40(sp)
 8000d18:	6145                	addi	sp,sp,48
 8000d1a:	8082                	ret

08000d1c <_put_char>:
_put_char():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/write.c:68
    return _write(0, (const void *) string, strlen(string));
}
#endif

int _put_char(int ch)
{
 8000d1c:	1101                	addi	sp,sp,-32
 8000d1e:	ce06                	sw	ra,28(sp)
 8000d20:	cc22                	sw	s0,24(sp)
 8000d22:	1000                	addi	s0,sp,32
 8000d24:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/write.c:69
    usart_data_transmit(EVAL_COM0, (uint8_t) ch );
 8000d28:	fec42783          	lw	a5,-20(s0)
 8000d2c:	0ff7f793          	zext.b	a5,a5
 8000d30:	07c2                	slli	a5,a5,0x10
 8000d32:	83c1                	srli	a5,a5,0x10
 8000d34:	85be                	mv	a1,a5
 8000d36:	400057b7          	lui	a5,0x40005
 8000d3a:	80078513          	addi	a0,a5,-2048 # 40004800 <_sp+0x1ffbc800>
 8000d3e:	280010ef          	jal	ra,8001fbe <usart_data_transmit>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/write.c:70
    while (usart_flag_get(EVAL_COM0, USART_FLAG_TBE)== RESET){
 8000d42:	0001                	nop
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/write.c:70 (discriminator 1)
 8000d44:	70700593          	li	a1,1799
 8000d48:	400057b7          	lui	a5,0x40005
 8000d4c:	80078513          	addi	a0,a5,-2048 # 40004800 <_sp+0x1ffbc800>
 8000d50:	298010ef          	jal	ra,8001fe8 <usart_flag_get>
 8000d54:	87aa                	mv	a5,a0
 8000d56:	d7fd                	beqz	a5,8000d44 <_put_char+0x28>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/write.c:73
    }

    return ch;
 8000d58:	fec42783          	lw	a5,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/stubs/write.c:74
}
 8000d5c:	853e                	mv	a0,a5
 8000d5e:	40f2                	lw	ra,28(sp)
 8000d60:	4462                	lw	s0,24(sp)
 8000d62:	6105                	addi	sp,sp,32
 8000d64:	8082                	ret
	...

08000d80 <exc_entry>:
exc_entry():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/entry.S:155
.align 6
.global exc_entry
.weak exc_entry
exc_entry:
    /* Save the caller saving registers (context) */
    SAVE_CONTEXT
 8000d80:	715d                	addi	sp,sp,-80
 8000d82:	c006                	sw	ra,0(sp)
 8000d84:	c212                	sw	tp,4(sp)
 8000d86:	c416                	sw	t0,8(sp)
 8000d88:	c61a                	sw	t1,12(sp)
 8000d8a:	c81e                	sw	t2,16(sp)
 8000d8c:	ca2a                	sw	a0,20(sp)
 8000d8e:	cc2e                	sw	a1,24(sp)
 8000d90:	ce32                	sw	a2,28(sp)
 8000d92:	d036                	sw	a3,32(sp)
 8000d94:	d23a                	sw	a4,36(sp)
 8000d96:	d43e                	sw	a5,40(sp)
 8000d98:	dc42                	sw	a6,56(sp)
 8000d9a:	de46                	sw	a7,60(sp)
 8000d9c:	c0f2                	sw	t3,64(sp)
 8000d9e:	c2f6                	sw	t4,68(sp)
 8000da0:	c4fa                	sw	t5,72(sp)
 8000da2:	c6fe                	sw	t6,76(sp)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/entry.S:157
    /* Save the necessary CSR registers */
    SAVE_CSR_CONTEXT
 8000da4:	7ee5d073          	csrwi	pushmcause,11
 8000da8:	7ef65073          	csrwi	pushmepc,12
 8000dac:	7eb6d073          	csrwi	pushmsubm,13
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/entry.S:164
    /*
     * Set the exception handler function arguments
     * argument 1: mcause value
     * argument 2: current stack point(SP) value
     */
    csrr a0, mcause
 8000db0:	34202573          	csrr	a0,mcause
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/entry.S:165
    mv a1, sp
 8000db4:	858a                	mv	a1,sp
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/entry.S:171
    /*
     * TODO: Call the exception handler function
     * By default, the function template is provided in
     * handlers.c, you can adjust it as you want
     */
    call core_exception_handler
 8000db6:	2249                	jal	8000f38 <core_exception_handler>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/entry.S:174

    /* Restore the necessary CSR registers */
    RESTORE_CSR_CONTEXT
 8000db8:	52d2                	lw	t0,52(sp)
 8000dba:	7c429073          	csrw	msubm,t0
 8000dbe:	52c2                	lw	t0,48(sp)
 8000dc0:	34129073          	csrw	mepc,t0
 8000dc4:	52b2                	lw	t0,44(sp)
 8000dc6:	34229073          	csrw	mcause,t0
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/entry.S:176
    /* Restore the caller saving registers (context) */
    RESTORE_CONTEXT
 8000dca:	4082                	lw	ra,0(sp)
 8000dcc:	4212                	lw	tp,4(sp)
 8000dce:	42a2                	lw	t0,8(sp)
 8000dd0:	4332                	lw	t1,12(sp)
 8000dd2:	43c2                	lw	t2,16(sp)
 8000dd4:	4552                	lw	a0,20(sp)
 8000dd6:	45e2                	lw	a1,24(sp)
 8000dd8:	4672                	lw	a2,28(sp)
 8000dda:	5682                	lw	a3,32(sp)
 8000ddc:	5712                	lw	a4,36(sp)
 8000dde:	57a2                	lw	a5,40(sp)
 8000de0:	5862                	lw	a6,56(sp)
 8000de2:	58f2                	lw	a7,60(sp)
 8000de4:	4e06                	lw	t3,64(sp)
 8000de6:	4e96                	lw	t4,68(sp)
 8000de8:	4f26                	lw	t5,72(sp)
 8000dea:	4fb6                	lw	t6,76(sp)
 8000dec:	6161                	addi	sp,sp,80
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/entry.S:179

    /* Return to regular code */
    mret
 8000dee:	30200073          	mret
	...

08000dfc <irq_entry>:
irq_entry():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/entry.S:199
.global irq_entry
.weak irq_entry
/* This label will be set to MTVT2 register */
irq_entry:
    /* Save the caller saving registers (context) */
    SAVE_CONTEXT
 8000dfc:	715d                	addi	sp,sp,-80
 8000dfe:	c006                	sw	ra,0(sp)
 8000e00:	c212                	sw	tp,4(sp)
 8000e02:	c416                	sw	t0,8(sp)
 8000e04:	c61a                	sw	t1,12(sp)
 8000e06:	c81e                	sw	t2,16(sp)
 8000e08:	ca2a                	sw	a0,20(sp)
 8000e0a:	cc2e                	sw	a1,24(sp)
 8000e0c:	ce32                	sw	a2,28(sp)
 8000e0e:	d036                	sw	a3,32(sp)
 8000e10:	d23a                	sw	a4,36(sp)
 8000e12:	d43e                	sw	a5,40(sp)
 8000e14:	dc42                	sw	a6,56(sp)
 8000e16:	de46                	sw	a7,60(sp)
 8000e18:	c0f2                	sw	t3,64(sp)
 8000e1a:	c2f6                	sw	t4,68(sp)
 8000e1c:	c4fa                	sw	t5,72(sp)
 8000e1e:	c6fe                	sw	t6,76(sp)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/entry.S:201
    /* Save the necessary CSR registers */
    SAVE_CSR_CONTEXT
 8000e20:	7ee5d073          	csrwi	pushmcause,11
 8000e24:	7ef65073          	csrwi	pushmepc,12
 8000e28:	7eb6d073          	csrwi	pushmsubm,13
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/entry.S:208
    /* This special CSR read/write operation, which is actually
     * claim the CLIC to find its pending highest ID, if the ID
     * is not 0, then automatically enable the mstatus.MIE, and
     * jump to its vector-entry-label, and update the link register
     */
    csrrw ra, CSR_JALMNXTI, ra
 8000e2c:	7ed090f3          	csrrw	ra,jalmnxti,ra
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/entry.S:211

    /* Critical section with interrupts disabled */
    DISABLE_MIE
 8000e30:	30047073          	csrci	mstatus,8
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/entry.S:214

    /* Restore the necessary CSR registers */
    RESTORE_CSR_CONTEXT
 8000e34:	52d2                	lw	t0,52(sp)
 8000e36:	7c429073          	csrw	msubm,t0
 8000e3a:	52c2                	lw	t0,48(sp)
 8000e3c:	34129073          	csrw	mepc,t0
 8000e40:	52b2                	lw	t0,44(sp)
 8000e42:	34229073          	csrw	mcause,t0
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/entry.S:216
    /* Restore the caller saving registers (context) */
    RESTORE_CONTEXT
 8000e46:	4082                	lw	ra,0(sp)
 8000e48:	4212                	lw	tp,4(sp)
 8000e4a:	42a2                	lw	t0,8(sp)
 8000e4c:	4332                	lw	t1,12(sp)
 8000e4e:	43c2                	lw	t2,16(sp)
 8000e50:	4552                	lw	a0,20(sp)
 8000e52:	45e2                	lw	a1,24(sp)
 8000e54:	4672                	lw	a2,28(sp)
 8000e56:	5682                	lw	a3,32(sp)
 8000e58:	5712                	lw	a4,36(sp)
 8000e5a:	57a2                	lw	a5,40(sp)
 8000e5c:	5862                	lw	a6,56(sp)
 8000e5e:	58f2                	lw	a7,60(sp)
 8000e60:	4e06                	lw	t3,64(sp)
 8000e62:	4e96                	lw	t4,68(sp)
 8000e64:	4f26                	lw	t5,72(sp)
 8000e66:	4fb6                	lw	t6,76(sp)
 8000e68:	6161                	addi	sp,sp,80
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/entry.S:219

    /* Return to regular code */
    mret
 8000e6a:	30200073          	mret

08000e6e <default_intexc_handler>:
Undef_Handler():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/entry.S:227
.global default_intexc_handler
.weak default_intexc_handler
Undef_Handler:
default_intexc_handler:
1:
    j 1b
 8000e6e:	a001                	j	8000e6e <default_intexc_handler>
	...

08000e72 <system_default_exception_handler>:
system_default_exception_handler():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:88
 * \details
 * This function provided a default exception and NMI handling code for all exception ids.
 * By default, It will just print some information for debug, Vendor can customize it according to its requirements.
 */
static void system_default_exception_handler(unsigned long mcause, unsigned long sp)
{
 8000e72:	1101                	addi	sp,sp,-32
 8000e74:	ce06                	sw	ra,28(sp)
 8000e76:	cc22                	sw	s0,24(sp)
 8000e78:	1000                	addi	s0,sp,32
 8000e7a:	fea42623          	sw	a0,-20(s0)
 8000e7e:	feb42423          	sw	a1,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:94
    /* TODO: Uncomment this if you have implement printf function */
//    printf("MCAUSE : 0x%lx\r\n", mcause);
//    printf("MDCAUSE: 0x%lx\r\n", __RV_CSR_READ(CSR_MDCAUSE));
//    printf("MEPC   : 0x%lx\r\n", __RV_CSR_READ(CSR_MEPC));
//    printf("MTVAL  : 0x%lx\r\n", __RV_CSR_READ(CSR_MTVAL));
    Exception_DumpFrame(sp);
 8000e82:	fe842503          	lw	a0,-24(s0)
 8000e86:	2a2d                	jal	8000fc0 <Exception_DumpFrame>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:95 (discriminator 1)
    while (1);
 8000e88:	a001                	j	8000e88 <system_default_exception_handler+0x16>

08000e8a <nmi_handler>:
nmi_handler():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:105
 * \details
 * This function provided a NMI handling code for NMI_EXCn.
 * By default, It will just print some information for debug, Vendor can customize it according to its requirements.
 */
void nmi_handler(unsigned long mcause, unsigned long sp)
{
 8000e8a:	1101                	addi	sp,sp,-32
 8000e8c:	ce06                	sw	ra,28(sp)
 8000e8e:	cc22                	sw	s0,24(sp)
 8000e90:	1000                	addi	s0,sp,32
 8000e92:	fea42623          	sw	a0,-20(s0)
 8000e96:	feb42423          	sw	a1,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:112
//    printf("NMI \r\n");
//    printf("MCAUSE : 0x%lx\r\n", mcause);
//    printf("MDCAUSE: 0x%lx\r\n", __RV_CSR_READ(CSR_MDCAUSE));
//    printf("MEPC   : 0x%lx\r\n", __RV_CSR_READ(CSR_MEPC));
//    printf("MTVAL  : 0x%lx\r\n", __RV_CSR_READ(CSR_MTVAL));
    Exception_DumpFrame(sp);
 8000e9a:	fe842503          	lw	a0,-24(s0)
 8000e9e:	220d                	jal	8000fc0 <Exception_DumpFrame>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:113 (discriminator 1)
    while (1);
 8000ea0:	a001                	j	8000ea0 <nmi_handler+0x16>

08000ea2 <Exception_Init>:
Exception_Init():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:124
 * The core exception handler for each exception id will be initialized to \ref system_default_exception_handler.
 * \note
 * Called in \ref _init function, used to initialize default exception handlers for all exception IDs
 */
void Exception_Init(void)
{
 8000ea2:	1101                	addi	sp,sp,-32
 8000ea4:	ce22                	sw	s0,28(sp)
 8000ea6:	1000                	addi	s0,sp,32
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:125
    for (int i = 0; i < MAX_SYSTEM_EXCEPTION_NUM + 1; i++) {
 8000ea8:	fe042623          	sw	zero,-20(s0)
 8000eac:	a01d                	j	8000ed2 <Exception_Init+0x30>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:126 (discriminator 3)
        SystemExceptionHandlers[i] = (unsigned long)system_default_exception_handler;
 8000eae:	00000717          	auipc	a4,0x0
 8000eb2:	fc470713          	addi	a4,a4,-60 # 8000e72 <system_default_exception_handler>
 8000eb6:	17fff697          	auipc	a3,0x17fff
 8000eba:	22668693          	addi	a3,a3,550 # 200000dc <SystemExceptionHandlers>
 8000ebe:	fec42783          	lw	a5,-20(s0)
 8000ec2:	078a                	slli	a5,a5,0x2
 8000ec4:	97b6                	add	a5,a5,a3
 8000ec6:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:125 (discriminator 3)
    for (int i = 0; i < MAX_SYSTEM_EXCEPTION_NUM + 1; i++) {
 8000ec8:	fec42783          	lw	a5,-20(s0)
 8000ecc:	0785                	addi	a5,a5,1
 8000ece:	fef42623          	sw	a5,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:125 (discriminator 1)
 8000ed2:	fec42703          	lw	a4,-20(s0)
 8000ed6:	47b1                	li	a5,12
 8000ed8:	fce7dbe3          	bge	a5,a4,8000eae <Exception_Init+0xc>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:128
    }
}
 8000edc:	0001                	nop
 8000ede:	0001                	nop
 8000ee0:	4472                	lw	s0,28(sp)
 8000ee2:	6105                	addi	sp,sp,32
 8000ee4:	8082                	ret

08000ee6 <Exception_Register_EXC>:
Exception_Register_EXC():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:139
 * * For EXCn == NMI_EXCn, it will be registered into SystemExceptionHandlers[MAX_SYSTEM_EXCEPTION_NUM].
 * \param   EXCn    See \ref EXCn_Type
 * \param   exc_handler     The exception handler for this exception code EXCn
 */
void Exception_Register_EXC(uint32_t EXCn, unsigned long exc_handler)
{
 8000ee6:	1101                	addi	sp,sp,-32
 8000ee8:	ce22                	sw	s0,28(sp)
 8000eea:	1000                	addi	s0,sp,32
 8000eec:	fea42623          	sw	a0,-20(s0)
 8000ef0:	feb42423          	sw	a1,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:140
    if ((EXCn < MAX_SYSTEM_EXCEPTION_NUM) && (EXCn >= 0)) {
 8000ef4:	fec42703          	lw	a4,-20(s0)
 8000ef8:	47ad                	li	a5,11
 8000efa:	00e7ee63          	bltu	a5,a4,8000f16 <Exception_Register_EXC+0x30>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:141
        SystemExceptionHandlers[EXCn] = exc_handler;
 8000efe:	17fff717          	auipc	a4,0x17fff
 8000f02:	1de70713          	addi	a4,a4,478 # 200000dc <SystemExceptionHandlers>
 8000f06:	fec42783          	lw	a5,-20(s0)
 8000f0a:	078a                	slli	a5,a5,0x2
 8000f0c:	97ba                	add	a5,a5,a4
 8000f0e:	fe842703          	lw	a4,-24(s0)
 8000f12:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:145
    } else if (EXCn == NMI_EXCn) {
        SystemExceptionHandlers[MAX_SYSTEM_EXCEPTION_NUM] = exc_handler;
    }
}
 8000f14:	a831                	j	8000f30 <Exception_Register_EXC+0x4a>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:142
    } else if (EXCn == NMI_EXCn) {
 8000f16:	fec42703          	lw	a4,-20(s0)
 8000f1a:	6785                	lui	a5,0x1
 8000f1c:	17fd                	addi	a5,a5,-1
 8000f1e:	00f71963          	bne	a4,a5,8000f30 <Exception_Register_EXC+0x4a>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:143
        SystemExceptionHandlers[MAX_SYSTEM_EXCEPTION_NUM] = exc_handler;
 8000f22:	17fff797          	auipc	a5,0x17fff
 8000f26:	1ba78793          	addi	a5,a5,442 # 200000dc <SystemExceptionHandlers>
 8000f2a:	fe842703          	lw	a4,-24(s0)
 8000f2e:	db98                	sw	a4,48(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:145
}
 8000f30:	0001                	nop
 8000f32:	4472                	lw	s0,28(sp)
 8000f34:	6105                	addi	sp,sp,32
 8000f36:	8082                	ret

08000f38 <core_exception_handler>:
core_exception_handler():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:178
 *   for exception entry function, Silicon Vendor could modify the implementation.
 * - For the core_exception_handler template, we provided exception register function \ref Exception_Register_EXC
 *   which can help developer to register your exception handler for specific exception number.
 */
uint32_t core_exception_handler(unsigned long mcause, unsigned long sp)
{
 8000f38:	7179                	addi	sp,sp,-48
 8000f3a:	d606                	sw	ra,44(sp)
 8000f3c:	d422                	sw	s0,40(sp)
 8000f3e:	1800                	addi	s0,sp,48
 8000f40:	fca42e23          	sw	a0,-36(s0)
 8000f44:	fcb42c23          	sw	a1,-40(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:179
    uint32_t EXCn = (uint32_t)(mcause & 0X00000fff);
 8000f48:	fdc42703          	lw	a4,-36(s0)
 8000f4c:	6785                	lui	a5,0x1
 8000f4e:	17fd                	addi	a5,a5,-1
 8000f50:	8ff9                	and	a5,a5,a4
 8000f52:	fef42423          	sw	a5,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:182
    EXC_HANDLER exc_handler;

    if ((EXCn < MAX_SYSTEM_EXCEPTION_NUM) && (EXCn >= 0)) {
 8000f56:	fe842703          	lw	a4,-24(s0)
 8000f5a:	47ad                	li	a5,11
 8000f5c:	00e7ee63          	bltu	a5,a4,8000f78 <core_exception_handler+0x40>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:183
        exc_handler = (EXC_HANDLER)SystemExceptionHandlers[EXCn];
 8000f60:	17fff717          	auipc	a4,0x17fff
 8000f64:	17c70713          	addi	a4,a4,380 # 200000dc <SystemExceptionHandlers>
 8000f68:	fe842783          	lw	a5,-24(s0)
 8000f6c:	078a                	slli	a5,a5,0x2
 8000f6e:	97ba                	add	a5,a5,a4
 8000f70:	439c                	lw	a5,0(a5)
 8000f72:	fef42623          	sw	a5,-20(s0)
 8000f76:	a02d                	j	8000fa0 <core_exception_handler+0x68>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:184
    } else if (EXCn == NMI_EXCn) {
 8000f78:	fe842703          	lw	a4,-24(s0)
 8000f7c:	6785                	lui	a5,0x1
 8000f7e:	17fd                	addi	a5,a5,-1
 8000f80:	00f71a63          	bne	a4,a5,8000f94 <core_exception_handler+0x5c>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:185
        exc_handler = (EXC_HANDLER)SystemExceptionHandlers[MAX_SYSTEM_EXCEPTION_NUM];
 8000f84:	17fff797          	auipc	a5,0x17fff
 8000f88:	15878793          	addi	a5,a5,344 # 200000dc <SystemExceptionHandlers>
 8000f8c:	5b9c                	lw	a5,48(a5)
 8000f8e:	fef42623          	sw	a5,-20(s0)
 8000f92:	a039                	j	8000fa0 <core_exception_handler+0x68>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:187
    } else {
        exc_handler = (EXC_HANDLER)system_default_exception_handler;
 8000f94:	00000797          	auipc	a5,0x0
 8000f98:	ede78793          	addi	a5,a5,-290 # 8000e72 <system_default_exception_handler>
 8000f9c:	fef42623          	sw	a5,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:189
    }
    if (exc_handler != NULL) {
 8000fa0:	fec42783          	lw	a5,-20(s0)
 8000fa4:	cb81                	beqz	a5,8000fb4 <core_exception_handler+0x7c>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:190
        exc_handler(mcause, sp);
 8000fa6:	fec42783          	lw	a5,-20(s0)
 8000faa:	fd842583          	lw	a1,-40(s0)
 8000fae:	fdc42503          	lw	a0,-36(s0)
 8000fb2:	9782                	jalr	a5
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:192
    }
    return 0;
 8000fb4:	4781                	li	a5,0
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:193
}
 8000fb6:	853e                	mv	a0,a5
 8000fb8:	50b2                	lw	ra,44(sp)
 8000fba:	5422                	lw	s0,40(sp)
 8000fbc:	6145                	addi	sp,sp,48
 8000fbe:	8082                	ret

08000fc0 <Exception_DumpFrame>:
Exception_DumpFrame():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:202
 * \brief      Dump Exception Frame
 * \details
 * This function provided feature to dump exception frame stored in stack.
 */
void Exception_DumpFrame(unsigned long sp)
{
 8000fc0:	7179                	addi	sp,sp,-48
 8000fc2:	d622                	sw	s0,44(sp)
 8000fc4:	1800                	addi	s0,sp,48
 8000fc6:	fca42e23          	sw	a0,-36(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:203
    EXC_Frame_Type *exc_frame = (EXC_Frame_Type *)sp;
 8000fca:	fdc42783          	lw	a5,-36(s0)
 8000fce:	fef42623          	sw	a5,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/handlers.c:221
//           "a0: 0x%x, a1: 0x%x, a2: 0x%x, a3: 0x%x, a4: 0x%x, a5: 0x%x\n" \
//           "mcause: 0x%x, mepc: 0x%x, msubm: 0x%x\n", exc_frame->ra, exc_frame->tp, exc_frame->t0, \
//           exc_frame->t1, exc_frame->t2, exc_frame->a0, exc_frame->a1, exc_frame->a2, exc_frame->a3, \
//           exc_frame->a4, exc_frame->a5, exc_frame->mcause, exc_frame->mepc, exc_frame->msubm);
#endif
}
 8000fd2:	0001                	nop
 8000fd4:	5432                	lw	s0,44(sp)
 8000fd6:	6145                	addi	sp,sp,48
 8000fd8:	8082                	ret

08000fda <_premain_init>:
_premain_init():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/init.c:37
 * For RISC-V gnu toolchain, _init function might not be called
 * by __libc_init_array function, so we defined a new function
 * to do initialization
 */
void _premain_init(void)
{
 8000fda:	1141                	addi	sp,sp,-16
 8000fdc:	c606                	sw	ra,12(sp)
 8000fde:	c422                	sw	s0,8(sp)
 8000fe0:	c226                	sw	s1,4(sp)
 8000fe2:	0800                	addi	s0,sp,16
EnableICache():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_cache.h:195
 * \sa
 * - \ref DisableICache
*/
__STATIC_FORCEINLINE void EnableICache(void)
{
    __RV_CSR_SET(CSR_MCACHE_CTL, MCACHE_CTL_IC_EN);
 8000fe4:	4085                	li	ra,1
 8000fe6:	7ca0a073          	csrs	mcache_ctl,ra
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_cache.h:196
}
 8000fea:	0001                	nop
_premain_init():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/init.c:43
    /* TODO: Add your own initialization code here, called before main */
    /* __ICACHE_PRESENT and __DCACHE_PRESENT are defined in demosoc.h */
    EnableICache();

    /* Initialize exception default handlers */
    Exception_Init();
 8000fec:	3d5d                	jal	8000ea2 <Exception_Init>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/init.c:45
    /* Initialize NMI handlers */
    Exception_Register_EXC(NMI_EXCn, (unsigned long)nmi_handler);
 8000fee:	00000797          	auipc	a5,0x0
 8000ff2:	e9c78793          	addi	a5,a5,-356 # 8000e8a <nmi_handler>
 8000ff6:	85be                	mv	a1,a5
 8000ff8:	6785                	lui	a5,0x1
 8000ffa:	fff78513          	addi	a0,a5,-1 # fff <__stack_size+0x7ff>
 8000ffe:	35e5                	jal	8000ee6 <Exception_Register_EXC>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/init.c:47
    /* ECLIC initialization, mainly MTH and NLBIT */
    eclic_level_threshold_set(0);
 8001000:	4501                	li	a0,0
 8001002:	2095                	jal	8001066 <eclic_level_threshold_set>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/init.c:48
    eclic_priority_group_set(ECLIC_PRIGROUP_LEVEL2_PRIO2);
 8001004:	4509                	li	a0,2
 8001006:	2069                	jal	8001090 <eclic_priority_group_set>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/init.c:49
    eclic_global_interrupt_enable();
 8001008:	2091                	jal	800104c <eclic_global_interrupt_enable>
__disable_all_counter():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_base.h:847
 * \details
 * Set the IR and CY bit of MCOUNTINHIBIT to 1 to disable MINSTRET & MCYCLE Counter
 */
__STATIC_FORCEINLINE void __disable_all_counter(void)
{
    __RV_CSR_SET(CSR_MCOUNTINHIBIT, MCOUNTINHIBIT_IR|MCOUNTINHIBIT_CY);
 800100a:	4495                	li	s1,5
 800100c:	3204a073          	csrs	mcountinhibit,s1
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_base.h:848
}
 8001010:	0001                	nop
_premain_init():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/init.c:53

    /* Before enter into main, disable mcycle and minstret counter by default to save power */
    __disable_all_counter();
}
 8001012:	0001                	nop
 8001014:	40b2                	lw	ra,12(sp)
 8001016:	4422                	lw	s0,8(sp)
 8001018:	4492                	lw	s1,4(sp)
 800101a:	0141                	addi	sp,sp,16
 800101c:	8082                	ret

0800101e <_postmain_fini>:
_postmain_fini():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/init.c:65
 * For RISC-V gnu toolchain, _fini function might not be called
 * by __libc_fini_array function, so we defined a new function
 * to do initialization
 */
void _postmain_fini(int status)
{
 800101e:	1101                	addi	sp,sp,-32
 8001020:	ce22                	sw	s0,28(sp)
 8001022:	1000                	addi	s0,sp,32
 8001024:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/init.c:67
    /* TODO: Add your own finishing code here, called after main */
}
 8001028:	0001                	nop
 800102a:	4472                	lw	s0,28(sp)
 800102c:	6105                	addi	sp,sp,32
 800102e:	8082                	ret

08001030 <_init>:
_init():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/init.c:79
 * error init.c:(.text.__libc_init_array+0x26): undefined reference to `_init'
 * \note
 * Please use \ref _premain_init function now
 */
void _init(void)
{
 8001030:	1141                	addi	sp,sp,-16
 8001032:	c622                	sw	s0,12(sp)
 8001034:	0800                	addi	s0,sp,16
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/init.c:81
    /* Don't put any code here, please use _premain_init now */
}
 8001036:	0001                	nop
 8001038:	4432                	lw	s0,12(sp)
 800103a:	0141                	addi	sp,sp,16
 800103c:	8082                	ret

0800103e <_fini>:
_fini():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/init.c:93
 * error fini.c:(.text.__libc_fini_array+0x28): undefined reference to `_fini'
 * \note
 * Please use \ref _postmain_fini function now
 */
void _fini(void)
{
 800103e:	1141                	addi	sp,sp,-16
 8001040:	c622                	sw	s0,12(sp)
 8001042:	0800                	addi	s0,sp,16
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/env_Eclipse/init.c:95
    /* Don't put any code here, please use _postmain_fini now */
}
 8001044:	0001                	nop
 8001046:	4432                	lw	s0,12(sp)
 8001048:	0141                	addi	sp,sp,16
 800104a:	8082                	ret

0800104c <eclic_global_interrupt_enable>:
eclic_global_interrupt_enable():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_eclic.c:45
    \param[in]  none
    \param[out] none
    \retval     none
*/
void eclic_global_interrupt_enable(void)
{
 800104c:	1141                	addi	sp,sp,-16
 800104e:	c622                	sw	s0,12(sp)
 8001050:	c426                	sw	s1,8(sp)
 8001052:	0800                	addi	s0,sp,16
__enable_irq():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_base.h:587
    __RV_CSR_SET(CSR_MSTATUS, MSTATUS_MIE);
 8001054:	44a1                	li	s1,8
 8001056:	3004a073          	csrs	mstatus,s1
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_base.h:588
}
 800105a:	0001                	nop
eclic_global_interrupt_enable():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_eclic.c:47
    __enable_irq();
}
 800105c:	0001                	nop
 800105e:	4432                	lw	s0,12(sp)
 8001060:	44a2                	lw	s1,8(sp)
 8001062:	0141                	addi	sp,sp,16
 8001064:	8082                	ret

08001066 <eclic_level_threshold_set>:
eclic_level_threshold_set():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_eclic.c:67
    \param[in]  threshold: the level threshold needed to set (0 ~ 15)
    \param[out] none
    \retval     none
*/
void eclic_level_threshold_set(uint8_t threshold)
{
 8001066:	7179                	addi	sp,sp,-48
 8001068:	d622                	sw	s0,44(sp)
 800106a:	1800                	addi	s0,sp,48
 800106c:	87aa                	mv	a5,a0
 800106e:	fcf40fa3          	sb	a5,-33(s0)
 8001072:	fdf44783          	lbu	a5,-33(s0)
 8001076:	fef407a3          	sb	a5,-17(s0)
__ECLIC_SetMth():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:338
    ECLIC->MTH = mth;
 800107a:	d20007b7          	lui	a5,0xd2000
 800107e:	fef44703          	lbu	a4,-17(s0)
 8001082:	00e785a3          	sb	a4,11(a5) # d200000b <_sp+0xb1fb800b>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:339
}
 8001086:	0001                	nop
eclic_level_threshold_set():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_eclic.c:69
    ECLIC_SetMth(threshold);
}
 8001088:	0001                	nop
 800108a:	5432                	lw	s0,44(sp)
 800108c:	6145                	addi	sp,sp,48
 800108e:	8082                	ret

08001090 <eclic_priority_group_set>:
eclic_priority_group_set():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_eclic.c:83
      \arg        ECLIC_PRIGROUP_LEVEL4_PRIO0
    \param[out] none
    \retval     none
*/
void eclic_priority_group_set(uint8_t prigroup)
{
 8001090:	7179                	addi	sp,sp,-48
 8001092:	d622                	sw	s0,44(sp)
 8001094:	1800                	addi	s0,sp,48
 8001096:	87aa                	mv	a5,a0
 8001098:	fcf40fa3          	sb	a5,-33(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_eclic.c:84
    ECLIC_SetCfgNlbits(prigroup);
 800109c:	fdf44783          	lbu	a5,-33(s0)
 80010a0:	fef42623          	sw	a5,-20(s0)
__ECLIC_SetCfgNlbits():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:260
    ECLIC->CFG &= ~CLIC_CLICCFG_NLBIT_Msk;
 80010a4:	d20007b7          	lui	a5,0xd2000
 80010a8:	0007c783          	lbu	a5,0(a5) # d2000000 <_sp+0xb1fb8000>
 80010ac:	0ff7f713          	zext.b	a4,a5
 80010b0:	d20007b7          	lui	a5,0xd2000
 80010b4:	9b05                	andi	a4,a4,-31
 80010b6:	0ff77713          	zext.b	a4,a4
 80010ba:	00e78023          	sb	a4,0(a5) # d2000000 <_sp+0xb1fb8000>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:261
    ECLIC->CFG |= (uint8_t)((nlbits <<CLIC_CLICCFG_NLBIT_Pos) & CLIC_CLICCFG_NLBIT_Msk);
 80010be:	d20007b7          	lui	a5,0xd2000
 80010c2:	0007c783          	lbu	a5,0(a5) # d2000000 <_sp+0xb1fb8000>
 80010c6:	0ff7f793          	zext.b	a5,a5
 80010ca:	01879713          	slli	a4,a5,0x18
 80010ce:	8761                	srai	a4,a4,0x18
 80010d0:	fec42783          	lw	a5,-20(s0)
 80010d4:	0ff7f793          	zext.b	a5,a5
 80010d8:	0786                	slli	a5,a5,0x1
 80010da:	0ff7f793          	zext.b	a5,a5
 80010de:	07e2                	slli	a5,a5,0x18
 80010e0:	87e1                	srai	a5,a5,0x18
 80010e2:	8bf9                	andi	a5,a5,30
 80010e4:	07e2                	slli	a5,a5,0x18
 80010e6:	87e1                	srai	a5,a5,0x18
 80010e8:	8fd9                	or	a5,a5,a4
 80010ea:	01879713          	slli	a4,a5,0x18
 80010ee:	8761                	srai	a4,a4,0x18
 80010f0:	d20007b7          	lui	a5,0xd2000
 80010f4:	0ff77713          	zext.b	a4,a4
 80010f8:	00e78023          	sb	a4,0(a5) # d2000000 <_sp+0xb1fb8000>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:262
}
 80010fc:	0001                	nop
eclic_priority_group_set():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_eclic.c:85
}
 80010fe:	0001                	nop
 8001100:	5432                	lw	s0,44(sp)
 8001102:	6145                	addi	sp,sp,48
 8001104:	8082                	ret

08001106 <eclic_irq_enable>:
eclic_irq_enable():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_eclic.c:96
    \param[in]  priority: the priority needed to set (maximum is 15, refer to the priority group)
    \param[out] none
    \retval     none
*/
void eclic_irq_enable(IRQn_Type source, uint8_t level, uint8_t priority)
{
 8001106:	711d                	addi	sp,sp,-96
 8001108:	cea2                	sw	s0,92(sp)
 800110a:	1080                	addi	s0,sp,96
 800110c:	faa42623          	sw	a0,-84(s0)
 8001110:	87ae                	mv	a5,a1
 8001112:	8732                	mv	a4,a2
 8001114:	faf405a3          	sb	a5,-85(s0)
 8001118:	87ba                	mv	a5,a4
 800111a:	faf40523          	sb	a5,-86(s0)
 800111e:	fac42783          	lw	a5,-84(s0)
 8001122:	fcf42623          	sw	a5,-52(s0)
 8001126:	fab44783          	lbu	a5,-85(s0)
 800112a:	fcf405a3          	sb	a5,-53(s0)
__ECLIC_GetCfgNlbits():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:276
    return ((uint32_t)((ECLIC->CFG & CLIC_CLICCFG_NLBIT_Msk) >> CLIC_CLICCFG_NLBIT_Pos));
 800112e:	d20007b7          	lui	a5,0xd2000
 8001132:	0007c783          	lbu	a5,0(a5) # d2000000 <_sp+0xb1fb8000>
 8001136:	0ff7f793          	zext.b	a5,a5
 800113a:	8385                	srli	a5,a5,0x1
 800113c:	8bbd                	andi	a5,a5,15
__ECLIC_SetLevelIRQ():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:584
 * \sa
 * - \ref ECLIC_GetLevelIRQ
 */
__STATIC_FORCEINLINE void __ECLIC_SetLevelIRQ(IRQn_Type IRQn, uint8_t lvl_abs)
{
    uint8_t nlbits = __ECLIC_GetCfgNlbits();
 800113e:	fcf40523          	sb	a5,-54(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:585
    uint8_t intctlbits = (uint8_t)__ECLIC_INTCTLBITS;
 8001142:	4791                	li	a5,4
 8001144:	fcf404a3          	sb	a5,-55(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:587

    if (nlbits == 0) {
 8001148:	fca44783          	lbu	a5,-54(s0)
 800114c:	c7f1                	beqz	a5,8001218 <eclic_irq_enable+0x112>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:591
        return;
    }

    if (nlbits > intctlbits) {
 800114e:	fca44703          	lbu	a4,-54(s0)
 8001152:	fc944783          	lbu	a5,-55(s0)
 8001156:	00e7f663          	bgeu	a5,a4,8001162 <eclic_irq_enable+0x5c>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:592
        nlbits = intctlbits;
 800115a:	fc944783          	lbu	a5,-55(s0)
 800115e:	fcf40523          	sb	a5,-54(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:594
    }
    uint8_t maxlvl = ((1 << nlbits) - 1);
 8001162:	fca44783          	lbu	a5,-54(s0)
 8001166:	4705                	li	a4,1
 8001168:	00f717b3          	sll	a5,a4,a5
 800116c:	0ff7f793          	zext.b	a5,a5
 8001170:	17fd                	addi	a5,a5,-1
 8001172:	fcf40423          	sb	a5,-56(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:595
    if (lvl_abs > maxlvl) {
 8001176:	fcb44703          	lbu	a4,-53(s0)
 800117a:	fc844783          	lbu	a5,-56(s0)
 800117e:	00e7f663          	bgeu	a5,a4,800118a <eclic_irq_enable+0x84>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:596
        lvl_abs = maxlvl;
 8001182:	fc844783          	lbu	a5,-56(s0)
 8001186:	fcf405a3          	sb	a5,-53(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:598
    }
    uint8_t lvl = lvl_abs << (ECLIC_MAX_NLBITS - nlbits);
 800118a:	fcb44703          	lbu	a4,-53(s0)
 800118e:	fca44783          	lbu	a5,-54(s0)
 8001192:	46a1                	li	a3,8
 8001194:	40f687b3          	sub	a5,a3,a5
 8001198:	00f717b3          	sll	a5,a4,a5
 800119c:	fcf403a3          	sb	a5,-57(s0)
 80011a0:	fcc42783          	lw	a5,-52(s0)
 80011a4:	fcf42023          	sw	a5,-64(s0)
__ECLIC_GetCtrlIRQ():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:564
    return (ECLIC->CTRL[IRQn].INTCTRL);
 80011a8:	d2000737          	lui	a4,0xd2000
 80011ac:	fc042783          	lw	a5,-64(s0)
 80011b0:	40078793          	addi	a5,a5,1024
 80011b4:	078a                	slli	a5,a5,0x2
 80011b6:	97ba                	add	a5,a5,a4
 80011b8:	0037c783          	lbu	a5,3(a5)
 80011bc:	0ff7f793          	zext.b	a5,a5
__ECLIC_SetLevelIRQ():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:599
    uint8_t cur_ctrl = __ECLIC_GetCtrlIRQ(IRQn);
 80011c0:	faf40fa3          	sb	a5,-65(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:600
    cur_ctrl = cur_ctrl << nlbits;
 80011c4:	fbf44703          	lbu	a4,-65(s0)
 80011c8:	fca44783          	lbu	a5,-54(s0)
 80011cc:	00f717b3          	sll	a5,a4,a5
 80011d0:	faf40fa3          	sb	a5,-65(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:601
    cur_ctrl = cur_ctrl >> nlbits;
 80011d4:	fbf44703          	lbu	a4,-65(s0)
 80011d8:	fca44783          	lbu	a5,-54(s0)
 80011dc:	40f757b3          	sra	a5,a4,a5
 80011e0:	faf40fa3          	sb	a5,-65(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:602
    __ECLIC_SetCtrlIRQ(IRQn, (cur_ctrl | lvl));
 80011e4:	fc744703          	lbu	a4,-57(s0)
 80011e8:	fbf44783          	lbu	a5,-65(s0)
 80011ec:	8fd9                	or	a5,a5,a4
 80011ee:	0ff7f793          	zext.b	a5,a5
 80011f2:	fcc42703          	lw	a4,-52(s0)
 80011f6:	fae42c23          	sw	a4,-72(s0)
 80011fa:	faf40ba3          	sb	a5,-73(s0)
__ECLIC_SetCtrlIRQ():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:548
    ECLIC->CTRL[IRQn].INTCTRL = intctrl;
 80011fe:	d2000737          	lui	a4,0xd2000
 8001202:	fb842783          	lw	a5,-72(s0)
 8001206:	40078793          	addi	a5,a5,1024
 800120a:	078a                	slli	a5,a5,0x2
 800120c:	97ba                	add	a5,a5,a4
 800120e:	fb744703          	lbu	a4,-73(s0)
 8001212:	00e781a3          	sb	a4,3(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:549
}
 8001216:	a011                	j	800121a <eclic_irq_enable+0x114>
__ECLIC_SetLevelIRQ():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:588
        return;
 8001218:	0001                	nop
 800121a:	fac42783          	lw	a5,-84(s0)
 800121e:	fef42423          	sw	a5,-24(s0)
 8001222:	faa44783          	lbu	a5,-86(s0)
 8001226:	fef403a3          	sb	a5,-25(s0)
__ECLIC_GetCfgNlbits():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:276
    return ((uint32_t)((ECLIC->CFG & CLIC_CLICCFG_NLBIT_Msk) >> CLIC_CLICCFG_NLBIT_Pos));
 800122a:	d20007b7          	lui	a5,0xd2000
 800122e:	0007c783          	lbu	a5,0(a5) # d2000000 <_sp+0xb1fb8000>
 8001232:	0ff7f793          	zext.b	a5,a5
 8001236:	8385                	srli	a5,a5,0x1
 8001238:	8bbd                	andi	a5,a5,15
__ECLIC_SetPriorityIRQ():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:649
 * \sa
 * - \ref ECLIC_GetPriorityIRQ
 */
__STATIC_FORCEINLINE void __ECLIC_SetPriorityIRQ(IRQn_Type IRQn, uint8_t pri)
{
    uint8_t nlbits = __ECLIC_GetCfgNlbits();
 800123a:	fef40323          	sb	a5,-26(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:650
    uint8_t intctlbits = (uint8_t)__ECLIC_INTCTLBITS;
 800123e:	4791                	li	a5,4
 8001240:	fef402a3          	sb	a5,-27(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:651
    if (nlbits < intctlbits) {
 8001244:	fe644703          	lbu	a4,-26(s0)
 8001248:	fe544783          	lbu	a5,-27(s0)
 800124c:	0ef77663          	bgeu	a4,a5,8001338 <eclic_irq_enable+0x232>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:652
        uint8_t maxpri = ((1 << (intctlbits - nlbits)) - 1);
 8001250:	fe544703          	lbu	a4,-27(s0)
 8001254:	fe644783          	lbu	a5,-26(s0)
 8001258:	40f707b3          	sub	a5,a4,a5
 800125c:	4705                	li	a4,1
 800125e:	00f717b3          	sll	a5,a4,a5
 8001262:	0ff7f793          	zext.b	a5,a5
 8001266:	17fd                	addi	a5,a5,-1
 8001268:	fef40223          	sb	a5,-28(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:653
        if (pri > maxpri) {
 800126c:	fe744703          	lbu	a4,-25(s0)
 8001270:	fe444783          	lbu	a5,-28(s0)
 8001274:	00e7f663          	bgeu	a5,a4,8001280 <eclic_irq_enable+0x17a>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:654
            pri = maxpri;
 8001278:	fe444783          	lbu	a5,-28(s0)
 800127c:	fef403a3          	sb	a5,-25(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:656
        }
        pri = pri << (ECLIC_MAX_NLBITS - intctlbits);
 8001280:	fe744703          	lbu	a4,-25(s0)
 8001284:	fe544783          	lbu	a5,-27(s0)
 8001288:	46a1                	li	a3,8
 800128a:	40f687b3          	sub	a5,a3,a5
 800128e:	00f717b3          	sll	a5,a4,a5
 8001292:	fef403a3          	sb	a5,-25(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:657
        uint8_t mask = ((uint8_t)(-1)) >> intctlbits;
 8001296:	fe544783          	lbu	a5,-27(s0)
 800129a:	0ff00713          	li	a4,255
 800129e:	40f757b3          	sra	a5,a4,a5
 80012a2:	fef401a3          	sb	a5,-29(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:658
        pri = pri | mask;
 80012a6:	fe744703          	lbu	a4,-25(s0)
 80012aa:	fe344783          	lbu	a5,-29(s0)
 80012ae:	8fd9                	or	a5,a5,a4
 80012b0:	fef403a3          	sb	a5,-25(s0)
 80012b4:	fe842783          	lw	a5,-24(s0)
 80012b8:	fcf42e23          	sw	a5,-36(s0)
__ECLIC_GetCtrlIRQ():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:564
    return (ECLIC->CTRL[IRQn].INTCTRL);
 80012bc:	d2000737          	lui	a4,0xd2000
 80012c0:	fdc42783          	lw	a5,-36(s0)
 80012c4:	40078793          	addi	a5,a5,1024
 80012c8:	078a                	slli	a5,a5,0x2
 80012ca:	97ba                	add	a5,a5,a4
 80012cc:	0037c783          	lbu	a5,3(a5)
 80012d0:	0ff7f793          	zext.b	a5,a5
__ECLIC_SetPriorityIRQ():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:659
        uint8_t cur_ctrl = __ECLIC_GetCtrlIRQ(IRQn);
 80012d4:	fcf40da3          	sb	a5,-37(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:660
        cur_ctrl = cur_ctrl >> (ECLIC_MAX_NLBITS - nlbits);
 80012d8:	fdb44703          	lbu	a4,-37(s0)
 80012dc:	fe644783          	lbu	a5,-26(s0)
 80012e0:	46a1                	li	a3,8
 80012e2:	40f687b3          	sub	a5,a3,a5
 80012e6:	40f757b3          	sra	a5,a4,a5
 80012ea:	fcf40da3          	sb	a5,-37(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:661
        cur_ctrl = cur_ctrl << (ECLIC_MAX_NLBITS - nlbits);
 80012ee:	fdb44703          	lbu	a4,-37(s0)
 80012f2:	fe644783          	lbu	a5,-26(s0)
 80012f6:	46a1                	li	a3,8
 80012f8:	40f687b3          	sub	a5,a3,a5
 80012fc:	00f717b3          	sll	a5,a4,a5
 8001300:	fcf40da3          	sb	a5,-37(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:662
        __ECLIC_SetCtrlIRQ(IRQn, (cur_ctrl | pri));
 8001304:	fe744703          	lbu	a4,-25(s0)
 8001308:	fdb44783          	lbu	a5,-37(s0)
 800130c:	8fd9                	or	a5,a5,a4
 800130e:	0ff7f793          	zext.b	a5,a5
 8001312:	fe842703          	lw	a4,-24(s0)
 8001316:	fce42a23          	sw	a4,-44(s0)
 800131a:	fcf409a3          	sb	a5,-45(s0)
__ECLIC_SetCtrlIRQ():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:548
    ECLIC->CTRL[IRQn].INTCTRL = intctrl;
 800131e:	d2000737          	lui	a4,0xd2000
 8001322:	fd442783          	lw	a5,-44(s0)
 8001326:	40078793          	addi	a5,a5,1024
 800132a:	078a                	slli	a5,a5,0x2
 800132c:	97ba                	add	a5,a5,a4
 800132e:	fd344703          	lbu	a4,-45(s0)
 8001332:	00e781a3          	sb	a4,3(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:549
}
 8001336:	0001                	nop
__ECLIC_SetPriorityIRQ():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:664
    }
}
 8001338:	0001                	nop
 800133a:	fac42783          	lw	a5,-84(s0)
 800133e:	fef42623          	sw	a5,-20(s0)
__ECLIC_EnableIRQ():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:367
    ECLIC->CTRL[IRQn].INTIE |= CLIC_INTIE_IE_Msk;
 8001342:	d2000737          	lui	a4,0xd2000
 8001346:	fec42783          	lw	a5,-20(s0)
 800134a:	40078793          	addi	a5,a5,1024
 800134e:	078a                	slli	a5,a5,0x2
 8001350:	97ba                	add	a5,a5,a4
 8001352:	0017c783          	lbu	a5,1(a5)
 8001356:	0ff7f793          	zext.b	a5,a5
 800135a:	d20006b7          	lui	a3,0xd2000
 800135e:	0017e793          	ori	a5,a5,1
 8001362:	0ff7f713          	zext.b	a4,a5
 8001366:	fec42783          	lw	a5,-20(s0)
 800136a:	40078793          	addi	a5,a5,1024
 800136e:	078a                	slli	a5,a5,0x2
 8001370:	97b6                	add	a5,a5,a3
 8001372:	00e780a3          	sb	a4,1(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/RISCV/drivers/core_feature_eclic.h:368
}
 8001376:	0001                	nop
eclic_irq_enable():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_eclic.c:101
    /* level trigger, non-vector mode */
    ECLIC_SetLevelIRQ(source, level);
    ECLIC_SetPriorityIRQ(source, priority);
    ECLIC_EnableIRQ(source);
}
 8001378:	0001                	nop
 800137a:	4476                	lw	s0,92(sp)
 800137c:	6125                	addi	sp,sp,96
 800137e:	8082                	ret

08001380 <exti_init>:
exti_init():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:74
      \arg        EXTI_TRIG_NONE: without rising edge or falling edge trigger
    \param[out] none
    \retval     none
*/
void exti_init(exti_line_enum linex, exti_mode_enum mode, exti_trig_type_enum trig_type)
{
 8001380:	1101                	addi	sp,sp,-32
 8001382:	ce22                	sw	s0,28(sp)
 8001384:	1000                	addi	s0,sp,32
 8001386:	fea42623          	sw	a0,-20(s0)
 800138a:	feb42423          	sw	a1,-24(s0)
 800138e:	fec42223          	sw	a2,-28(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:76
    /* reset the EXTI line x */
    EXTI_INTEN &= ~(uint32_t)linex;
 8001392:	400147b7          	lui	a5,0x40014
 8001396:	c0078793          	addi	a5,a5,-1024 # 40013c00 <_sp+0x1ffcbc00>
 800139a:	4394                	lw	a3,0(a5)
 800139c:	fec42783          	lw	a5,-20(s0)
 80013a0:	fff7c713          	not	a4,a5
 80013a4:	400147b7          	lui	a5,0x40014
 80013a8:	c0078793          	addi	a5,a5,-1024 # 40013c00 <_sp+0x1ffcbc00>
 80013ac:	8f75                	and	a4,a4,a3
 80013ae:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:77
    EXTI_EVEN &= ~(uint32_t)linex;
 80013b0:	400147b7          	lui	a5,0x40014
 80013b4:	c0478793          	addi	a5,a5,-1020 # 40013c04 <_sp+0x1ffcbc04>
 80013b8:	4394                	lw	a3,0(a5)
 80013ba:	fec42783          	lw	a5,-20(s0)
 80013be:	fff7c713          	not	a4,a5
 80013c2:	400147b7          	lui	a5,0x40014
 80013c6:	c0478793          	addi	a5,a5,-1020 # 40013c04 <_sp+0x1ffcbc04>
 80013ca:	8f75                	and	a4,a4,a3
 80013cc:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:78
    EXTI_RTEN &= ~(uint32_t)linex;
 80013ce:	400147b7          	lui	a5,0x40014
 80013d2:	c0878793          	addi	a5,a5,-1016 # 40013c08 <_sp+0x1ffcbc08>
 80013d6:	4394                	lw	a3,0(a5)
 80013d8:	fec42783          	lw	a5,-20(s0)
 80013dc:	fff7c713          	not	a4,a5
 80013e0:	400147b7          	lui	a5,0x40014
 80013e4:	c0878793          	addi	a5,a5,-1016 # 40013c08 <_sp+0x1ffcbc08>
 80013e8:	8f75                	and	a4,a4,a3
 80013ea:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:79
    EXTI_FTEN &= ~(uint32_t)linex;
 80013ec:	400147b7          	lui	a5,0x40014
 80013f0:	c0c78793          	addi	a5,a5,-1012 # 40013c0c <_sp+0x1ffcbc0c>
 80013f4:	4394                	lw	a3,0(a5)
 80013f6:	fec42783          	lw	a5,-20(s0)
 80013fa:	fff7c713          	not	a4,a5
 80013fe:	400147b7          	lui	a5,0x40014
 8001402:	c0c78793          	addi	a5,a5,-1012 # 40013c0c <_sp+0x1ffcbc0c>
 8001406:	8f75                	and	a4,a4,a3
 8001408:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:82

    /* set the EXTI mode and enable the interrupts or events from EXTI line x */
    switch(mode) {
 800140a:	fe842783          	lw	a5,-24(s0)
 800140e:	c799                	beqz	a5,800141c <exti_init+0x9c>
 8001410:	fe842703          	lw	a4,-24(s0)
 8001414:	4785                	li	a5,1
 8001416:	02f70163          	beq	a4,a5,8001438 <exti_init+0xb8>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:90
        break;
    case EXTI_EVENT:
        EXTI_EVEN |= (uint32_t)linex;
        break;
    default:
        break;
 800141a:	a82d                	j	8001454 <exti_init+0xd4>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:84
        EXTI_INTEN |= (uint32_t)linex;
 800141c:	400147b7          	lui	a5,0x40014
 8001420:	c0078793          	addi	a5,a5,-1024 # 40013c00 <_sp+0x1ffcbc00>
 8001424:	4394                	lw	a3,0(a5)
 8001426:	400147b7          	lui	a5,0x40014
 800142a:	c0078793          	addi	a5,a5,-1024 # 40013c00 <_sp+0x1ffcbc00>
 800142e:	fec42703          	lw	a4,-20(s0)
 8001432:	8f55                	or	a4,a4,a3
 8001434:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:85
        break;
 8001436:	a839                	j	8001454 <exti_init+0xd4>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:87
        EXTI_EVEN |= (uint32_t)linex;
 8001438:	400147b7          	lui	a5,0x40014
 800143c:	c0478793          	addi	a5,a5,-1020 # 40013c04 <_sp+0x1ffcbc04>
 8001440:	4394                	lw	a3,0(a5)
 8001442:	400147b7          	lui	a5,0x40014
 8001446:	c0478793          	addi	a5,a5,-1020 # 40013c04 <_sp+0x1ffcbc04>
 800144a:	fec42703          	lw	a4,-20(s0)
 800144e:	8f55                	or	a4,a4,a3
 8001450:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:88
        break;
 8001452:	0001                	nop
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:94
    }

    /* set the EXTI trigger type */
    switch(trig_type) {
 8001454:	fe442703          	lw	a4,-28(s0)
 8001458:	4789                	li	a5,2
 800145a:	08f70a63          	beq	a4,a5,80014ee <exti_init+0x16e>
 800145e:	fe442703          	lw	a4,-28(s0)
 8001462:	4789                	li	a5,2
 8001464:	0ce7e063          	bltu	a5,a4,8001524 <exti_init+0x1a4>
 8001468:	fe442783          	lw	a5,-28(s0)
 800146c:	c799                	beqz	a5,800147a <exti_init+0xfa>
 800146e:	fe442703          	lw	a4,-28(s0)
 8001472:	4785                	li	a5,1
 8001474:	04f70063          	beq	a4,a5,80014b4 <exti_init+0x134>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:109
        EXTI_RTEN |= (uint32_t)linex;
        EXTI_FTEN |= (uint32_t)linex;
        break;
    case EXTI_TRIG_NONE:
    default:
        break;
 8001478:	a075                	j	8001524 <exti_init+0x1a4>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:96
        EXTI_RTEN |= (uint32_t)linex;
 800147a:	400147b7          	lui	a5,0x40014
 800147e:	c0878793          	addi	a5,a5,-1016 # 40013c08 <_sp+0x1ffcbc08>
 8001482:	4394                	lw	a3,0(a5)
 8001484:	400147b7          	lui	a5,0x40014
 8001488:	c0878793          	addi	a5,a5,-1016 # 40013c08 <_sp+0x1ffcbc08>
 800148c:	fec42703          	lw	a4,-20(s0)
 8001490:	8f55                	or	a4,a4,a3
 8001492:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:97
        EXTI_FTEN &= ~(uint32_t)linex;
 8001494:	400147b7          	lui	a5,0x40014
 8001498:	c0c78793          	addi	a5,a5,-1012 # 40013c0c <_sp+0x1ffcbc0c>
 800149c:	4394                	lw	a3,0(a5)
 800149e:	fec42783          	lw	a5,-20(s0)
 80014a2:	fff7c713          	not	a4,a5
 80014a6:	400147b7          	lui	a5,0x40014
 80014aa:	c0c78793          	addi	a5,a5,-1012 # 40013c0c <_sp+0x1ffcbc0c>
 80014ae:	8f75                	and	a4,a4,a3
 80014b0:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:98
        break;
 80014b2:	a895                	j	8001526 <exti_init+0x1a6>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:100
        EXTI_RTEN &= ~(uint32_t)linex;
 80014b4:	400147b7          	lui	a5,0x40014
 80014b8:	c0878793          	addi	a5,a5,-1016 # 40013c08 <_sp+0x1ffcbc08>
 80014bc:	4394                	lw	a3,0(a5)
 80014be:	fec42783          	lw	a5,-20(s0)
 80014c2:	fff7c713          	not	a4,a5
 80014c6:	400147b7          	lui	a5,0x40014
 80014ca:	c0878793          	addi	a5,a5,-1016 # 40013c08 <_sp+0x1ffcbc08>
 80014ce:	8f75                	and	a4,a4,a3
 80014d0:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:101
        EXTI_FTEN |= (uint32_t)linex;
 80014d2:	400147b7          	lui	a5,0x40014
 80014d6:	c0c78793          	addi	a5,a5,-1012 # 40013c0c <_sp+0x1ffcbc0c>
 80014da:	4394                	lw	a3,0(a5)
 80014dc:	400147b7          	lui	a5,0x40014
 80014e0:	c0c78793          	addi	a5,a5,-1012 # 40013c0c <_sp+0x1ffcbc0c>
 80014e4:	fec42703          	lw	a4,-20(s0)
 80014e8:	8f55                	or	a4,a4,a3
 80014ea:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:102
        break;
 80014ec:	a82d                	j	8001526 <exti_init+0x1a6>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:104
        EXTI_RTEN |= (uint32_t)linex;
 80014ee:	400147b7          	lui	a5,0x40014
 80014f2:	c0878793          	addi	a5,a5,-1016 # 40013c08 <_sp+0x1ffcbc08>
 80014f6:	4394                	lw	a3,0(a5)
 80014f8:	400147b7          	lui	a5,0x40014
 80014fc:	c0878793          	addi	a5,a5,-1016 # 40013c08 <_sp+0x1ffcbc08>
 8001500:	fec42703          	lw	a4,-20(s0)
 8001504:	8f55                	or	a4,a4,a3
 8001506:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:105
        EXTI_FTEN |= (uint32_t)linex;
 8001508:	400147b7          	lui	a5,0x40014
 800150c:	c0c78793          	addi	a5,a5,-1012 # 40013c0c <_sp+0x1ffcbc0c>
 8001510:	4394                	lw	a3,0(a5)
 8001512:	400147b7          	lui	a5,0x40014
 8001516:	c0c78793          	addi	a5,a5,-1012 # 40013c0c <_sp+0x1ffcbc0c>
 800151a:	fec42703          	lw	a4,-20(s0)
 800151e:	8f55                	or	a4,a4,a3
 8001520:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:106
        break;
 8001522:	a011                	j	8001526 <exti_init+0x1a6>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:109
        break;
 8001524:	0001                	nop
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:111
    }
}
 8001526:	0001                	nop
 8001528:	4472                	lw	s0,28(sp)
 800152a:	6105                	addi	sp,sp,32
 800152c:	8082                	ret

0800152e <exti_interrupt_flag_clear>:
exti_interrupt_flag_clear():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:247
      \arg        EXTI_x (x=0..17,19..25): EXTI line x
    \param[out] none
    \retval     none
*/
void exti_interrupt_flag_clear(exti_line_enum linex)
{
 800152e:	1101                	addi	sp,sp,-32
 8001530:	ce22                	sw	s0,28(sp)
 8001532:	1000                	addi	s0,sp,32
 8001534:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:248
    EXTI_PD = (uint32_t)linex;
 8001538:	400147b7          	lui	a5,0x40014
 800153c:	c1478793          	addi	a5,a5,-1004 # 40013c14 <_sp+0x1ffcbc14>
 8001540:	fec42703          	lw	a4,-20(s0)
 8001544:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_exti.c:249
}
 8001546:	0001                	nop
 8001548:	4472                	lw	s0,28(sp)
 800154a:	6105                	addi	sp,sp,32
 800154c:	8082                	ret

0800154e <gpio_mode_set>:
gpio_mode_set():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:91
      \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
    \param[out] none
    \retval     none
*/
void gpio_mode_set(uint32_t gpio_periph, uint32_t mode, uint32_t pull_up_down, uint32_t pin)
{
 800154e:	7179                	addi	sp,sp,-48
 8001550:	d622                	sw	s0,44(sp)
 8001552:	1800                	addi	s0,sp,48
 8001554:	fca42e23          	sw	a0,-36(s0)
 8001558:	fcb42c23          	sw	a1,-40(s0)
 800155c:	fcc42a23          	sw	a2,-44(s0)
 8001560:	fcd42823          	sw	a3,-48(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:95
    uint16_t i;
    uint32_t ctl, pupd;

    ctl = GPIO_CTL(gpio_periph);
 8001564:	fdc42783          	lw	a5,-36(s0)
 8001568:	439c                	lw	a5,0(a5)
 800156a:	fef42423          	sw	a5,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:96
    pupd = GPIO_PUD(gpio_periph);
 800156e:	fdc42783          	lw	a5,-36(s0)
 8001572:	07b1                	addi	a5,a5,12
 8001574:	439c                	lw	a5,0(a5)
 8001576:	fef42223          	sw	a5,-28(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:98

    for(i = 0U; i < 16U; i++) {
 800157a:	fe041723          	sh	zero,-18(s0)
 800157e:	a049                	j	8001600 <gpio_mode_set+0xb2>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:99
        if((1U << i) & pin) {
 8001580:	fee45783          	lhu	a5,-18(s0)
 8001584:	4705                	li	a4,1
 8001586:	00f71733          	sll	a4,a4,a5
 800158a:	fd042783          	lw	a5,-48(s0)
 800158e:	8ff9                	and	a5,a5,a4
 8001590:	c3bd                	beqz	a5,80015f6 <gpio_mode_set+0xa8>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:101
            /* clear the specified pin mode bits */
            ctl &= ~GPIO_MODE_MASK(i);
 8001592:	fee45783          	lhu	a5,-18(s0)
 8001596:	0786                	slli	a5,a5,0x1
 8001598:	470d                	li	a4,3
 800159a:	00f717b3          	sll	a5,a4,a5
 800159e:	fff7c793          	not	a5,a5
 80015a2:	fe842703          	lw	a4,-24(s0)
 80015a6:	8ff9                	and	a5,a5,a4
 80015a8:	fef42423          	sw	a5,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:103
            /* set the specified pin mode bits */
            ctl |= GPIO_MODE_SET(i, mode);
 80015ac:	fee45783          	lhu	a5,-18(s0)
 80015b0:	0786                	slli	a5,a5,0x1
 80015b2:	fd842703          	lw	a4,-40(s0)
 80015b6:	00f717b3          	sll	a5,a4,a5
 80015ba:	fe842703          	lw	a4,-24(s0)
 80015be:	8fd9                	or	a5,a5,a4
 80015c0:	fef42423          	sw	a5,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:106

            /* clear the specified pin pupd bits */
            pupd &= ~GPIO_PUPD_MASK(i);
 80015c4:	fee45783          	lhu	a5,-18(s0)
 80015c8:	0786                	slli	a5,a5,0x1
 80015ca:	470d                	li	a4,3
 80015cc:	00f717b3          	sll	a5,a4,a5
 80015d0:	fff7c793          	not	a5,a5
 80015d4:	fe442703          	lw	a4,-28(s0)
 80015d8:	8ff9                	and	a5,a5,a4
 80015da:	fef42223          	sw	a5,-28(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:108
            /* set the specified pin pupd bits */
            pupd |= GPIO_PUPD_SET(i, pull_up_down);
 80015de:	fee45783          	lhu	a5,-18(s0)
 80015e2:	0786                	slli	a5,a5,0x1
 80015e4:	fd442703          	lw	a4,-44(s0)
 80015e8:	00f717b3          	sll	a5,a4,a5
 80015ec:	fe442703          	lw	a4,-28(s0)
 80015f0:	8fd9                	or	a5,a5,a4
 80015f2:	fef42223          	sw	a5,-28(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:98 (discriminator 2)
    for(i = 0U; i < 16U; i++) {
 80015f6:	fee45783          	lhu	a5,-18(s0)
 80015fa:	0785                	addi	a5,a5,1
 80015fc:	fef41723          	sh	a5,-18(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:98 (discriminator 1)
 8001600:	fee45703          	lhu	a4,-18(s0)
 8001604:	47bd                	li	a5,15
 8001606:	f6e7fde3          	bgeu	a5,a4,8001580 <gpio_mode_set+0x32>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:112
        }
    }

    GPIO_CTL(gpio_periph) = ctl;
 800160a:	fdc42783          	lw	a5,-36(s0)
 800160e:	fe842703          	lw	a4,-24(s0)
 8001612:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:113
    GPIO_PUD(gpio_periph) = pupd;
 8001614:	fdc42783          	lw	a5,-36(s0)
 8001618:	07b1                	addi	a5,a5,12
 800161a:	873e                	mv	a4,a5
 800161c:	fe442783          	lw	a5,-28(s0)
 8001620:	c31c                	sw	a5,0(a4)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:114
}
 8001622:	0001                	nop
 8001624:	5432                	lw	s0,44(sp)
 8001626:	6145                	addi	sp,sp,48
 8001628:	8082                	ret

0800162a <gpio_output_options_set>:
gpio_output_options_set():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:138
      \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
    \param[out] none
    \retval     none
*/
void gpio_output_options_set(uint32_t gpio_periph, uint8_t otype, uint32_t speed, uint32_t pin)
{
 800162a:	7179                	addi	sp,sp,-48
 800162c:	d622                	sw	s0,44(sp)
 800162e:	1800                	addi	s0,sp,48
 8001630:	fca42e23          	sw	a0,-36(s0)
 8001634:	87ae                	mv	a5,a1
 8001636:	fcc42a23          	sw	a2,-44(s0)
 800163a:	fcd42823          	sw	a3,-48(s0)
 800163e:	fcf40da3          	sb	a5,-37(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:142
    uint16_t i;
    uint32_t ospeed;

    if(GPIO_OTYPE_OD == otype) {
 8001642:	fdb44703          	lbu	a4,-37(s0)
 8001646:	4785                	li	a5,1
 8001648:	00f71f63          	bne	a4,a5,8001666 <gpio_output_options_set+0x3c>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:143
        GPIO_OMODE(gpio_periph) |= (uint32_t)pin;
 800164c:	fdc42783          	lw	a5,-36(s0)
 8001650:	0791                	addi	a5,a5,4
 8001652:	4398                	lw	a4,0(a5)
 8001654:	fdc42783          	lw	a5,-36(s0)
 8001658:	0791                	addi	a5,a5,4
 800165a:	86be                	mv	a3,a5
 800165c:	fd042783          	lw	a5,-48(s0)
 8001660:	8fd9                	or	a5,a5,a4
 8001662:	c29c                	sw	a5,0(a3)
 8001664:	a831                	j	8001680 <gpio_output_options_set+0x56>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:145
    } else {
        GPIO_OMODE(gpio_periph) &= (uint32_t)(~pin);
 8001666:	fdc42783          	lw	a5,-36(s0)
 800166a:	0791                	addi	a5,a5,4
 800166c:	4398                	lw	a4,0(a5)
 800166e:	fd042783          	lw	a5,-48(s0)
 8001672:	fff7c793          	not	a5,a5
 8001676:	fdc42683          	lw	a3,-36(s0)
 800167a:	0691                	addi	a3,a3,4
 800167c:	8ff9                	and	a5,a5,a4
 800167e:	c29c                	sw	a5,0(a3)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:149
    }

    /* get the specified pin output speed bits value */
    ospeed = GPIO_OSPD(gpio_periph);
 8001680:	fdc42783          	lw	a5,-36(s0)
 8001684:	07a1                	addi	a5,a5,8
 8001686:	439c                	lw	a5,0(a5)
 8001688:	fef42423          	sw	a5,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:151

    for(i = 0U; i < 16U; i++) {
 800168c:	fe041723          	sh	zero,-18(s0)
 8001690:	a881                	j	80016e0 <gpio_output_options_set+0xb6>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:152
        if((1U << i) & pin) {
 8001692:	fee45783          	lhu	a5,-18(s0)
 8001696:	4705                	li	a4,1
 8001698:	00f71733          	sll	a4,a4,a5
 800169c:	fd042783          	lw	a5,-48(s0)
 80016a0:	8ff9                	and	a5,a5,a4
 80016a2:	cb95                	beqz	a5,80016d6 <gpio_output_options_set+0xac>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:154
            /* clear the specified pin output speed bits */
            ospeed &= ~GPIO_OSPEED_MASK(i);
 80016a4:	fee45783          	lhu	a5,-18(s0)
 80016a8:	0786                	slli	a5,a5,0x1
 80016aa:	470d                	li	a4,3
 80016ac:	00f717b3          	sll	a5,a4,a5
 80016b0:	fff7c793          	not	a5,a5
 80016b4:	fe842703          	lw	a4,-24(s0)
 80016b8:	8ff9                	and	a5,a5,a4
 80016ba:	fef42423          	sw	a5,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:156
            /* set the specified pin output speed bits */
            ospeed |= GPIO_OSPEED_SET(i, speed);
 80016be:	fee45783          	lhu	a5,-18(s0)
 80016c2:	0786                	slli	a5,a5,0x1
 80016c4:	fd442703          	lw	a4,-44(s0)
 80016c8:	00f717b3          	sll	a5,a4,a5
 80016cc:	fe842703          	lw	a4,-24(s0)
 80016d0:	8fd9                	or	a5,a5,a4
 80016d2:	fef42423          	sw	a5,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:151 (discriminator 2)
    for(i = 0U; i < 16U; i++) {
 80016d6:	fee45783          	lhu	a5,-18(s0)
 80016da:	0785                	addi	a5,a5,1
 80016dc:	fef41723          	sh	a5,-18(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:151 (discriminator 1)
 80016e0:	fee45703          	lhu	a4,-18(s0)
 80016e4:	47bd                	li	a5,15
 80016e6:	fae7f6e3          	bgeu	a5,a4,8001692 <gpio_output_options_set+0x68>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:160
        }
    }

    GPIO_OSPD(gpio_periph) = ospeed;
 80016ea:	fdc42783          	lw	a5,-36(s0)
 80016ee:	07a1                	addi	a5,a5,8
 80016f0:	873e                	mv	a4,a5
 80016f2:	fe842783          	lw	a5,-24(s0)
 80016f6:	c31c                	sw	a5,0(a4)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:161
}
 80016f8:	0001                	nop
 80016fa:	5432                	lw	s0,44(sp)
 80016fc:	6145                	addi	sp,sp,48
 80016fe:	8082                	ret

08001700 <gpio_input_bit_get>:
gpio_input_bit_get():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:245
      \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
    \param[out] none
    \retval     SET or RESET
*/
FlagStatus gpio_input_bit_get(uint32_t gpio_periph, uint32_t pin)
{
 8001700:	1101                	addi	sp,sp,-32
 8001702:	ce22                	sw	s0,28(sp)
 8001704:	1000                	addi	s0,sp,32
 8001706:	fea42623          	sw	a0,-20(s0)
 800170a:	feb42423          	sw	a1,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:246
    if((uint32_t)RESET != (GPIO_ISTAT(gpio_periph) & (pin))) {
 800170e:	fec42783          	lw	a5,-20(s0)
 8001712:	07c1                	addi	a5,a5,16
 8001714:	4398                	lw	a4,0(a5)
 8001716:	fe842783          	lw	a5,-24(s0)
 800171a:	8ff9                	and	a5,a5,a4
 800171c:	c399                	beqz	a5,8001722 <gpio_input_bit_get+0x22>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:247
        return SET;
 800171e:	4785                	li	a5,1
 8001720:	a011                	j	8001724 <gpio_input_bit_get+0x24>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:249
    } else {
        return RESET;
 8001722:	4781                	li	a5,0
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:251
    }
}
 8001724:	853e                	mv	a0,a5
 8001726:	4472                	lw	s0,28(sp)
 8001728:	6105                	addi	sp,sp,32
 800172a:	8082                	ret

0800172c <gpio_af_set>:
gpio_af_set():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:325
      \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
    \param[out] none
    \retval     none
*/
void gpio_af_set(uint32_t gpio_periph, uint32_t alt_func_num, uint32_t pin)
{
 800172c:	7179                	addi	sp,sp,-48
 800172e:	d622                	sw	s0,44(sp)
 8001730:	1800                	addi	s0,sp,48
 8001732:	fca42e23          	sw	a0,-36(s0)
 8001736:	fcb42c23          	sw	a1,-40(s0)
 800173a:	fcc42a23          	sw	a2,-44(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:329
    uint16_t i;
    uint32_t afrl, afrh;

    afrl = GPIO_AFSEL0(gpio_periph);
 800173e:	fdc42783          	lw	a5,-36(s0)
 8001742:	02078793          	addi	a5,a5,32
 8001746:	439c                	lw	a5,0(a5)
 8001748:	fef42423          	sw	a5,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:330
    afrh = GPIO_AFSEL1(gpio_periph);
 800174c:	fdc42783          	lw	a5,-36(s0)
 8001750:	02478793          	addi	a5,a5,36
 8001754:	439c                	lw	a5,0(a5)
 8001756:	fef42223          	sw	a5,-28(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:332

    for(i = 0U; i < 8U; i++) {
 800175a:	fe041723          	sh	zero,-18(s0)
 800175e:	a881                	j	80017ae <gpio_af_set+0x82>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:333
        if((1U << i) & pin) {
 8001760:	fee45783          	lhu	a5,-18(s0)
 8001764:	4705                	li	a4,1
 8001766:	00f71733          	sll	a4,a4,a5
 800176a:	fd442783          	lw	a5,-44(s0)
 800176e:	8ff9                	and	a5,a5,a4
 8001770:	cb95                	beqz	a5,80017a4 <gpio_af_set+0x78>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:335
            /* clear the specified pin alternate function bits */
            afrl &= ~GPIO_AFR_MASK(i);
 8001772:	fee45783          	lhu	a5,-18(s0)
 8001776:	078a                	slli	a5,a5,0x2
 8001778:	473d                	li	a4,15
 800177a:	00f717b3          	sll	a5,a4,a5
 800177e:	fff7c793          	not	a5,a5
 8001782:	fe842703          	lw	a4,-24(s0)
 8001786:	8ff9                	and	a5,a5,a4
 8001788:	fef42423          	sw	a5,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:336
            afrl |= GPIO_AFR_SET(i, alt_func_num);
 800178c:	fee45783          	lhu	a5,-18(s0)
 8001790:	078a                	slli	a5,a5,0x2
 8001792:	fd842703          	lw	a4,-40(s0)
 8001796:	00f717b3          	sll	a5,a4,a5
 800179a:	fe842703          	lw	a4,-24(s0)
 800179e:	8fd9                	or	a5,a5,a4
 80017a0:	fef42423          	sw	a5,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:332 (discriminator 2)
    for(i = 0U; i < 8U; i++) {
 80017a4:	fee45783          	lhu	a5,-18(s0)
 80017a8:	0785                	addi	a5,a5,1
 80017aa:	fef41723          	sh	a5,-18(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:332 (discriminator 1)
 80017ae:	fee45703          	lhu	a4,-18(s0)
 80017b2:	479d                	li	a5,7
 80017b4:	fae7f6e3          	bgeu	a5,a4,8001760 <gpio_af_set+0x34>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:340
        }
    }

    for(i = 8U; i < 16U; i++) {
 80017b8:	47a1                	li	a5,8
 80017ba:	fef41723          	sh	a5,-18(s0)
 80017be:	a891                	j	8001812 <gpio_af_set+0xe6>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:341
        if((1U << i) & pin) {
 80017c0:	fee45783          	lhu	a5,-18(s0)
 80017c4:	4705                	li	a4,1
 80017c6:	00f71733          	sll	a4,a4,a5
 80017ca:	fd442783          	lw	a5,-44(s0)
 80017ce:	8ff9                	and	a5,a5,a4
 80017d0:	cf85                	beqz	a5,8001808 <gpio_af_set+0xdc>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:343
            /* clear the specified pin alternate function bits */
            afrh &= ~GPIO_AFR_MASK(i - 8U);
 80017d2:	fee45783          	lhu	a5,-18(s0)
 80017d6:	17e1                	addi	a5,a5,-8
 80017d8:	078a                	slli	a5,a5,0x2
 80017da:	473d                	li	a4,15
 80017dc:	00f717b3          	sll	a5,a4,a5
 80017e0:	fff7c793          	not	a5,a5
 80017e4:	fe442703          	lw	a4,-28(s0)
 80017e8:	8ff9                	and	a5,a5,a4
 80017ea:	fef42223          	sw	a5,-28(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:344
            afrh |= GPIO_AFR_SET(i - 8U, alt_func_num);
 80017ee:	fee45783          	lhu	a5,-18(s0)
 80017f2:	17e1                	addi	a5,a5,-8
 80017f4:	078a                	slli	a5,a5,0x2
 80017f6:	fd842703          	lw	a4,-40(s0)
 80017fa:	00f717b3          	sll	a5,a4,a5
 80017fe:	fe442703          	lw	a4,-28(s0)
 8001802:	8fd9                	or	a5,a5,a4
 8001804:	fef42223          	sw	a5,-28(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:340 (discriminator 2)
    for(i = 8U; i < 16U; i++) {
 8001808:	fee45783          	lhu	a5,-18(s0)
 800180c:	0785                	addi	a5,a5,1
 800180e:	fef41723          	sh	a5,-18(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:340 (discriminator 1)
 8001812:	fee45703          	lhu	a4,-18(s0)
 8001816:	47bd                	li	a5,15
 8001818:	fae7f4e3          	bgeu	a5,a4,80017c0 <gpio_af_set+0x94>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:348
        }
    }

    GPIO_AFSEL0(gpio_periph) = afrl;
 800181c:	fdc42783          	lw	a5,-36(s0)
 8001820:	02078793          	addi	a5,a5,32
 8001824:	873e                	mv	a4,a5
 8001826:	fe842783          	lw	a5,-24(s0)
 800182a:	c31c                	sw	a5,0(a4)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:349
    GPIO_AFSEL1(gpio_periph) = afrh;
 800182c:	fdc42783          	lw	a5,-36(s0)
 8001830:	02478793          	addi	a5,a5,36
 8001834:	873e                	mv	a4,a5
 8001836:	fe442783          	lw	a5,-28(s0)
 800183a:	c31c                	sw	a5,0(a4)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_gpio.c:350
}
 800183c:	0001                	nop
 800183e:	5432                	lw	s0,44(sp)
 8001840:	6145                	addi	sp,sp,48
 8001842:	8082                	ret

08001844 <rcu_periph_clock_enable>:
rcu_periph_clock_enable():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:136
      \arg        RCU_RF: RF clock
    \param[out] none
    \retval     none
*/
void rcu_periph_clock_enable(rcu_periph_enum periph)
{
 8001844:	1101                	addi	sp,sp,-32
 8001846:	ce22                	sw	s0,28(sp)
 8001848:	1000                	addi	s0,sp,32
 800184a:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:137
    RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 800184e:	fec42783          	lw	a5,-20(s0)
 8001852:	0067d713          	srli	a4,a5,0x6
 8001856:	400247b7          	lui	a5,0x40024
 800185a:	80078793          	addi	a5,a5,-2048 # 40023800 <_sp+0x1ffdb800>
 800185e:	97ba                	add	a5,a5,a4
 8001860:	4398                	lw	a4,0(a5)
 8001862:	fec42783          	lw	a5,-20(s0)
 8001866:	8bfd                	andi	a5,a5,31
 8001868:	4685                	li	a3,1
 800186a:	00f697b3          	sll	a5,a3,a5
 800186e:	fec42683          	lw	a3,-20(s0)
 8001872:	0066d613          	srli	a2,a3,0x6
 8001876:	400246b7          	lui	a3,0x40024
 800187a:	80068693          	addi	a3,a3,-2048 # 40023800 <_sp+0x1ffdb800>
 800187e:	96b2                	add	a3,a3,a2
 8001880:	8fd9                	or	a5,a5,a4
 8001882:	c29c                	sw	a5,0(a3)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:138
}
 8001884:	0001                	nop
 8001886:	4472                	lw	s0,28(sp)
 8001888:	6105                	addi	sp,sp,32
 800188a:	8082                	ret

0800188c <rcu_periph_reset_enable>:
rcu_periph_reset_enable():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:227
      \arg        RCU_RFRST: reset RF
    \param[out] none
    \retval     none
*/
void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)
{
 800188c:	1101                	addi	sp,sp,-32
 800188e:	ce22                	sw	s0,28(sp)
 8001890:	1000                	addi	s0,sp,32
 8001892:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:228
    RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
 8001896:	fec42783          	lw	a5,-20(s0)
 800189a:	0067d713          	srli	a4,a5,0x6
 800189e:	400247b7          	lui	a5,0x40024
 80018a2:	80078793          	addi	a5,a5,-2048 # 40023800 <_sp+0x1ffdb800>
 80018a6:	97ba                	add	a5,a5,a4
 80018a8:	4398                	lw	a4,0(a5)
 80018aa:	fec42783          	lw	a5,-20(s0)
 80018ae:	8bfd                	andi	a5,a5,31
 80018b0:	4685                	li	a3,1
 80018b2:	00f697b3          	sll	a5,a3,a5
 80018b6:	fec42683          	lw	a3,-20(s0)
 80018ba:	0066d613          	srli	a2,a3,0x6
 80018be:	400246b7          	lui	a3,0x40024
 80018c2:	80068693          	addi	a3,a3,-2048 # 40023800 <_sp+0x1ffdb800>
 80018c6:	96b2                	add	a3,a3,a2
 80018c8:	8fd9                	or	a5,a5,a4
 80018ca:	c29c                	sw	a5,0(a3)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:229
}
 80018cc:	0001                	nop
 80018ce:	4472                	lw	s0,28(sp)
 80018d0:	6105                	addi	sp,sp,32
 80018d2:	8082                	ret

080018d4 <rcu_periph_reset_disable>:
rcu_periph_reset_disable():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:260
      \arg        RCU_RFRST: reset RF
    \param[out] none
    \retval     none
*/
void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)
{
 80018d4:	1101                	addi	sp,sp,-32
 80018d6:	ce22                	sw	s0,28(sp)
 80018d8:	1000                	addi	s0,sp,32
 80018da:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:261
    RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 80018de:	fec42783          	lw	a5,-20(s0)
 80018e2:	0067d713          	srli	a4,a5,0x6
 80018e6:	400247b7          	lui	a5,0x40024
 80018ea:	80078793          	addi	a5,a5,-2048 # 40023800 <_sp+0x1ffdb800>
 80018ee:	97ba                	add	a5,a5,a4
 80018f0:	4398                	lw	a4,0(a5)
 80018f2:	fec42783          	lw	a5,-20(s0)
 80018f6:	8bfd                	andi	a5,a5,31
 80018f8:	4685                	li	a3,1
 80018fa:	00f697b3          	sll	a5,a3,a5
 80018fe:	fff7c793          	not	a5,a5
 8001902:	fec42683          	lw	a3,-20(s0)
 8001906:	0066d613          	srli	a2,a3,0x6
 800190a:	400246b7          	lui	a3,0x40024
 800190e:	80068693          	addi	a3,a3,-2048 # 40023800 <_sp+0x1ffdb800>
 8001912:	96b2                	add	a3,a3,a2
 8001914:	8ff9                	and	a5,a5,a4
 8001916:	c29c                	sw	a5,0(a3)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:262
}
 8001918:	0001                	nop
 800191a:	4472                	lw	s0,28(sp)
 800191c:	6105                	addi	sp,sp,32
 800191e:	8082                	ret

08001920 <rcu_clock_freq_get>:
rcu_clock_freq_get():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1061
      \arg        CK_I2C0: I2C0 clock frequency
    \param[out] none
    \retval     clock frequency of system, AHB, APB1, APB2
*/
uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)
{
 8001920:	7119                	addi	sp,sp,-128
 8001922:	dea2                	sw	s0,124(sp)
 8001924:	0100                	addi	s0,sp,128
 8001926:	f8a42623          	sw	a0,-116(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1062
    uint32_t sws, ck_freq = 0U;
 800192a:	fe042623          	sw	zero,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1064
    uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
    uint32_t usart0_freq = 0U,i2c0_freq = 0U;
 800192e:	fe042223          	sw	zero,-28(s0)
 8001932:	fe042023          	sw	zero,-32(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1068
    uint32_t plldigpsc, idx, clk_exp;

    /* exponent of AHB, APB1 and APB2 clock divider */
    const uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 8001936:	fffff797          	auipc	a5,0xfffff
 800193a:	a0a78793          	addi	a5,a5,-1526 # 8000340 <_start+0x170>
 800193e:	4390                	lw	a2,0(a5)
 8001940:	43d4                	lw	a3,4(a5)
 8001942:	4798                	lw	a4,8(a5)
 8001944:	47dc                	lw	a5,12(a5)
 8001946:	fac42a23          	sw	a2,-76(s0)
 800194a:	fad42c23          	sw	a3,-72(s0)
 800194e:	fae42e23          	sw	a4,-68(s0)
 8001952:	fcf42023          	sw	a5,-64(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1069
    const uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 8001956:	fa042623          	sw	zero,-84(s0)
 800195a:	040307b7          	lui	a5,0x4030
 800195e:	20178793          	addi	a5,a5,513 # 4030201 <__stack_size+0x402fa01>
 8001962:	faf42823          	sw	a5,-80(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1070
    const uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 8001966:	fa042223          	sw	zero,-92(s0)
 800196a:	040307b7          	lui	a5,0x4030
 800196e:	20178793          	addi	a5,a5,513 # 4030201 <__stack_size+0x402fa01>
 8001972:	faf42423          	sw	a5,-88(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1072

    const uint32_t plldig_oclk[4] = {192000000,240000000,320000000,480000000};
 8001976:	fffff797          	auipc	a5,0xfffff
 800197a:	9da78793          	addi	a5,a5,-1574 # 8000350 <_start+0x180>
 800197e:	4390                	lw	a2,0(a5)
 8001980:	43d4                	lw	a3,4(a5)
 8001982:	4798                	lw	a4,8(a5)
 8001984:	47dc                	lw	a5,12(a5)
 8001986:	f8c42a23          	sw	a2,-108(s0)
 800198a:	f8d42c23          	sw	a3,-104(s0)
 800198e:	f8e42e23          	sw	a4,-100(s0)
 8001992:	faf42023          	sw	a5,-96(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1074

    sws = GET_BITS(RCU_CFG0, 2, 3);
 8001996:	400247b7          	lui	a5,0x40024
 800199a:	80878793          	addi	a5,a5,-2040 # 40023808 <_sp+0x1ffdb808>
 800199e:	439c                	lw	a5,0(a5)
 80019a0:	8389                	srli	a5,a5,0x2
 80019a2:	8b8d                	andi	a5,a5,3
 80019a4:	fcf42e23          	sw	a5,-36(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1075
    switch(sws){
 80019a8:	fdc42703          	lw	a4,-36(s0)
 80019ac:	4789                	li	a5,2
 80019ae:	02f70e63          	beq	a4,a5,80019ea <rcu_clock_freq_get+0xca>
 80019b2:	fdc42703          	lw	a4,-36(s0)
 80019b6:	4789                	li	a5,2
 80019b8:	06e7ec63          	bltu	a5,a4,8001a30 <rcu_clock_freq_get+0x110>
 80019bc:	fdc42783          	lw	a5,-36(s0)
 80019c0:	c799                	beqz	a5,80019ce <rcu_clock_freq_get+0xae>
 80019c2:	fdc42703          	lw	a4,-36(s0)
 80019c6:	4785                	li	a5,1
 80019c8:	00f70a63          	beq	a4,a5,80019dc <rcu_clock_freq_get+0xbc>
 80019cc:	a095                	j	8001a30 <rcu_clock_freq_get+0x110>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1078
    /* IRC16M is selected as CK_SYS */
    case SEL_IRC16M:
        cksys_freq = IRC16M_VALUE;
 80019ce:	00f427b7          	lui	a5,0xf42
 80019d2:	40078793          	addi	a5,a5,1024 # f42400 <__stack_size+0xf41c00>
 80019d6:	fef42423          	sw	a5,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1079
        break;
 80019da:	a095                	j	8001a3e <rcu_clock_freq_get+0x11e>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1082
    /* HXTAL is selected as CK_SYS */
    case SEL_HXTAL:
        cksys_freq = HXTAL_VALUE;
 80019dc:	026267b7          	lui	a5,0x2626
 80019e0:	a0078793          	addi	a5,a5,-1536 # 2625a00 <__stack_size+0x2625200>
 80019e4:	fef42423          	sw	a5,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1083
        break;
 80019e8:	a899                	j	8001a3e <rcu_clock_freq_get+0x11e>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1086
    /* PLLP is selected as CK_SYS */
    case SEL_PLLDIG:
        idx = GET_BITS(RCU_PLLDIGCFG0,24,25);
 80019ea:	400247b7          	lui	a5,0x40024
 80019ee:	88478793          	addi	a5,a5,-1916 # 40023884 <_sp+0x1ffdb884>
 80019f2:	439c                	lw	a5,0(a5)
 80019f4:	83e1                	srli	a5,a5,0x18
 80019f6:	8b8d                	andi	a5,a5,3
 80019f8:	fcf42c23          	sw	a5,-40(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1087
        plldigpsc = GET_BITS(RCU_PLLDIGCFG0,26U,31U)+1;
 80019fc:	400247b7          	lui	a5,0x40024
 8001a00:	88478793          	addi	a5,a5,-1916 # 40023884 <_sp+0x1ffdb884>
 8001a04:	439c                	lw	a5,0(a5)
 8001a06:	83e9                	srli	a5,a5,0x1a
 8001a08:	03f7f793          	andi	a5,a5,63
 8001a0c:	0785                	addi	a5,a5,1
 8001a0e:	fcf42a23          	sw	a5,-44(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1088
        cksys_freq = plldig_oclk[idx]/plldigpsc;
 8001a12:	fd842783          	lw	a5,-40(s0)
 8001a16:	078a                	slli	a5,a5,0x2
 8001a18:	ff040713          	addi	a4,s0,-16
 8001a1c:	97ba                	add	a5,a5,a4
 8001a1e:	fa47a703          	lw	a4,-92(a5)
 8001a22:	fd442783          	lw	a5,-44(s0)
 8001a26:	02f757b3          	divu	a5,a4,a5
 8001a2a:	fef42423          	sw	a5,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1089
        break;
 8001a2e:	a801                	j	8001a3e <rcu_clock_freq_get+0x11e>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1092
    /* IRC16M is selected as CK_SYS */
    default:
        cksys_freq = IRC16M_VALUE;
 8001a30:	00f427b7          	lui	a5,0xf42
 8001a34:	40078793          	addi	a5,a5,1024 # f42400 <__stack_size+0xf41c00>
 8001a38:	fef42423          	sw	a5,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1093
        break;
 8001a3c:	0001                	nop
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1096
    }
    /* calculate AHB clock frequency */
    idx = GET_BITS(RCU_CFG0, 4, 7);
 8001a3e:	400247b7          	lui	a5,0x40024
 8001a42:	80878793          	addi	a5,a5,-2040 # 40023808 <_sp+0x1ffdb808>
 8001a46:	439c                	lw	a5,0(a5)
 8001a48:	8391                	srli	a5,a5,0x4
 8001a4a:	8bbd                	andi	a5,a5,15
 8001a4c:	fcf42c23          	sw	a5,-40(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1097
    clk_exp = ahb_exp[idx];
 8001a50:	fd842783          	lw	a5,-40(s0)
 8001a54:	ff040713          	addi	a4,s0,-16
 8001a58:	97ba                	add	a5,a5,a4
 8001a5a:	fc47c783          	lbu	a5,-60(a5)
 8001a5e:	fcf42823          	sw	a5,-48(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1098
    ahb_freq = cksys_freq >> clk_exp;
 8001a62:	fd042783          	lw	a5,-48(s0)
 8001a66:	fe842703          	lw	a4,-24(s0)
 8001a6a:	00f757b3          	srl	a5,a4,a5
 8001a6e:	fcf42623          	sw	a5,-52(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1101

    /* calculate APB1 clock frequency */
    idx = GET_BITS(RCU_CFG0, 10, 12);
 8001a72:	400247b7          	lui	a5,0x40024
 8001a76:	80878793          	addi	a5,a5,-2040 # 40023808 <_sp+0x1ffdb808>
 8001a7a:	439c                	lw	a5,0(a5)
 8001a7c:	83a9                	srli	a5,a5,0xa
 8001a7e:	8b9d                	andi	a5,a5,7
 8001a80:	fcf42c23          	sw	a5,-40(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1102
    clk_exp = apb1_exp[idx];
 8001a84:	fd842783          	lw	a5,-40(s0)
 8001a88:	ff040713          	addi	a4,s0,-16
 8001a8c:	97ba                	add	a5,a5,a4
 8001a8e:	fbc7c783          	lbu	a5,-68(a5)
 8001a92:	fcf42823          	sw	a5,-48(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1103
    apb1_freq = ahb_freq >> clk_exp;
 8001a96:	fd042783          	lw	a5,-48(s0)
 8001a9a:	fcc42703          	lw	a4,-52(s0)
 8001a9e:	00f757b3          	srl	a5,a4,a5
 8001aa2:	fcf42423          	sw	a5,-56(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1106

    /* calculate APB2 clock frequency */
    idx = GET_BITS(RCU_CFG0, 13, 15);
 8001aa6:	400247b7          	lui	a5,0x40024
 8001aaa:	80878793          	addi	a5,a5,-2040 # 40023808 <_sp+0x1ffdb808>
 8001aae:	439c                	lw	a5,0(a5)
 8001ab0:	83b5                	srli	a5,a5,0xd
 8001ab2:	8b9d                	andi	a5,a5,7
 8001ab4:	fcf42c23          	sw	a5,-40(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1107
    clk_exp = apb2_exp[idx];
 8001ab8:	fd842783          	lw	a5,-40(s0)
 8001abc:	ff040713          	addi	a4,s0,-16
 8001ac0:	97ba                	add	a5,a5,a4
 8001ac2:	fb47c783          	lbu	a5,-76(a5)
 8001ac6:	fcf42823          	sw	a5,-48(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1108
    apb2_freq = ahb_freq >> clk_exp;
 8001aca:	fd042783          	lw	a5,-48(s0)
 8001ace:	fcc42703          	lw	a4,-52(s0)
 8001ad2:	00f757b3          	srl	a5,a4,a5
 8001ad6:	fcf42223          	sw	a5,-60(s0)
 8001ada:	f8c42703          	lw	a4,-116(s0)
 8001ade:	4795                	li	a5,5
 8001ae0:	14e7e263          	bltu	a5,a4,8001c24 <rcu_clock_freq_get+0x304>
 8001ae4:	f8c42783          	lw	a5,-116(s0)
 8001ae8:	00279713          	slli	a4,a5,0x2
 8001aec:	fffff797          	auipc	a5,0xfffff
 8001af0:	87478793          	addi	a5,a5,-1932 # 8000360 <_start+0x190>
 8001af4:	97ba                	add	a5,a5,a4
 8001af6:	4398                	lw	a4,0(a5)
 8001af8:	fffff797          	auipc	a5,0xfffff
 8001afc:	86878793          	addi	a5,a5,-1944 # 8000360 <_start+0x190>
 8001b00:	97ba                	add	a5,a5,a4
 8001b02:	8782                	jr	a5
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1113

    /* return the clocks frequency */
    switch(clock){
    case CK_SYS:
        ck_freq = cksys_freq;
 8001b04:	fe842783          	lw	a5,-24(s0)
 8001b08:	fef42623          	sw	a5,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1114
        break;
 8001b0c:	aa29                	j	8001c26 <rcu_clock_freq_get+0x306>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1116
    case CK_AHB:
        ck_freq = ahb_freq;
 8001b0e:	fcc42783          	lw	a5,-52(s0)
 8001b12:	fef42623          	sw	a5,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1117
        break;
 8001b16:	aa01                	j	8001c26 <rcu_clock_freq_get+0x306>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1119
    case CK_APB1:
        ck_freq = apb1_freq;
 8001b18:	fc842783          	lw	a5,-56(s0)
 8001b1c:	fef42623          	sw	a5,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1120
        break;
 8001b20:	a219                	j	8001c26 <rcu_clock_freq_get+0x306>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1122
    case CK_APB2:
        ck_freq = apb2_freq;
 8001b22:	fc442783          	lw	a5,-60(s0)
 8001b26:	fef42623          	sw	a5,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1123
        break;
 8001b2a:	a8f5                	j	8001c26 <rcu_clock_freq_get+0x306>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1126
    case CK_USART0:
        /* calculate USART0 clock frequency */
        if(RCU_USART0SRC_CKAPB1 == (RCU_CFG1 & RCU_CFG1_USART0SEL)){
 8001b2c:	400247b7          	lui	a5,0x40024
 8001b30:	88c78793          	addi	a5,a5,-1908 # 4002388c <_sp+0x1ffdb88c>
 8001b34:	4398                	lw	a4,0(a5)
 8001b36:	c00007b7          	lui	a5,0xc0000
 8001b3a:	8ff9                	and	a5,a5,a4
 8001b3c:	e791                	bnez	a5,8001b48 <rcu_clock_freq_get+0x228>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1127
            usart0_freq = apb1_freq;
 8001b3e:	fc842783          	lw	a5,-56(s0)
 8001b42:	fef42223          	sw	a5,-28(s0)
 8001b46:	a0a5                	j	8001bae <rcu_clock_freq_get+0x28e>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1128
        }else if(RCU_USART0SRC_CKSYS == (RCU_CFG1 & RCU_CFG1_USART0SEL)){
 8001b48:	400247b7          	lui	a5,0x40024
 8001b4c:	88c78793          	addi	a5,a5,-1908 # 4002388c <_sp+0x1ffdb88c>
 8001b50:	4398                	lw	a4,0(a5)
 8001b52:	c00007b7          	lui	a5,0xc0000
 8001b56:	8f7d                	and	a4,a4,a5
 8001b58:	400007b7          	lui	a5,0x40000
 8001b5c:	00f71763          	bne	a4,a5,8001b6a <rcu_clock_freq_get+0x24a>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1129
            usart0_freq = cksys_freq;
 8001b60:	fe842783          	lw	a5,-24(s0)
 8001b64:	fef42223          	sw	a5,-28(s0)
 8001b68:	a099                	j	8001bae <rcu_clock_freq_get+0x28e>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1130
        }else if(RCU_USART0SRC_LXTAL == (RCU_CFG1 & RCU_CFG1_USART0SEL)){
 8001b6a:	400247b7          	lui	a5,0x40024
 8001b6e:	88c78793          	addi	a5,a5,-1908 # 4002388c <_sp+0x1ffdb88c>
 8001b72:	4398                	lw	a4,0(a5)
 8001b74:	c00007b7          	lui	a5,0xc0000
 8001b78:	8f7d                	and	a4,a4,a5
 8001b7a:	800007b7          	lui	a5,0x80000
 8001b7e:	00f71663          	bne	a4,a5,8001b8a <rcu_clock_freq_get+0x26a>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1131
            usart0_freq = LXTAL_VALUE;
 8001b82:	67a1                	lui	a5,0x8
 8001b84:	fef42223          	sw	a5,-28(s0)
 8001b88:	a01d                	j	8001bae <rcu_clock_freq_get+0x28e>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1132
        }else if(RCU_USART0SRC_IRC16M == (RCU_CFG1 & RCU_CFG1_USART0SEL)){
 8001b8a:	400247b7          	lui	a5,0x40024
 8001b8e:	88c78793          	addi	a5,a5,-1908 # 4002388c <_sp+0x1ffdb88c>
 8001b92:	4398                	lw	a4,0(a5)
 8001b94:	c00007b7          	lui	a5,0xc0000
 8001b98:	8f7d                	and	a4,a4,a5
 8001b9a:	c00007b7          	lui	a5,0xc0000
 8001b9e:	00f71863          	bne	a4,a5,8001bae <rcu_clock_freq_get+0x28e>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1133
            usart0_freq = IRC16M_VALUE;
 8001ba2:	00f427b7          	lui	a5,0xf42
 8001ba6:	40078793          	addi	a5,a5,1024 # f42400 <__stack_size+0xf41c00>
 8001baa:	fef42223          	sw	a5,-28(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1136
        }else{
        }
        ck_freq = usart0_freq;
 8001bae:	fe442783          	lw	a5,-28(s0)
 8001bb2:	fef42623          	sw	a5,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1137
        break;
 8001bb6:	a885                	j	8001c26 <rcu_clock_freq_get+0x306>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1140
    case CK_I2C0:
        /* calculate I2C0 clock frequency */
        if(RCU_I2C0SRC_CKAPB1 == (RCU_CFG1 & RCU_CFG1_I2C0SEL)){
 8001bb8:	400247b7          	lui	a5,0x40024
 8001bbc:	88c78793          	addi	a5,a5,-1908 # 4002388c <_sp+0x1ffdb88c>
 8001bc0:	4398                	lw	a4,0(a5)
 8001bc2:	0c0007b7          	lui	a5,0xc000
 8001bc6:	8ff9                	and	a5,a5,a4
 8001bc8:	e791                	bnez	a5,8001bd4 <rcu_clock_freq_get+0x2b4>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1141
            i2c0_freq = apb1_freq;
 8001bca:	fc842783          	lw	a5,-56(s0)
 8001bce:	fef42023          	sw	a5,-32(s0)
 8001bd2:	a0a1                	j	8001c1a <rcu_clock_freq_get+0x2fa>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1142
        }else if(RCU_I2C0SRC_CKSYS == (RCU_CFG1 & RCU_CFG1_I2C0SEL)){
 8001bd4:	400247b7          	lui	a5,0x40024
 8001bd8:	88c78793          	addi	a5,a5,-1908 # 4002388c <_sp+0x1ffdb88c>
 8001bdc:	4398                	lw	a4,0(a5)
 8001bde:	0c0007b7          	lui	a5,0xc000
 8001be2:	8f7d                	and	a4,a4,a5
 8001be4:	040007b7          	lui	a5,0x4000
 8001be8:	00f71763          	bne	a4,a5,8001bf6 <rcu_clock_freq_get+0x2d6>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1143
            i2c0_freq = cksys_freq;
 8001bec:	fe842783          	lw	a5,-24(s0)
 8001bf0:	fef42023          	sw	a5,-32(s0)
 8001bf4:	a01d                	j	8001c1a <rcu_clock_freq_get+0x2fa>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1144
        }else if(RCU_I2C0SRC_IRC16M == (RCU_CFG1 & RCU_CFG1_I2C0SEL)){
 8001bf6:	400247b7          	lui	a5,0x40024
 8001bfa:	88c78793          	addi	a5,a5,-1908 # 4002388c <_sp+0x1ffdb88c>
 8001bfe:	4398                	lw	a4,0(a5)
 8001c00:	0c0007b7          	lui	a5,0xc000
 8001c04:	8f7d                	and	a4,a4,a5
 8001c06:	080007b7          	lui	a5,0x8000
 8001c0a:	00f71863          	bne	a4,a5,8001c1a <rcu_clock_freq_get+0x2fa>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1145
            i2c0_freq = IRC16M_VALUE;
 8001c0e:	00f427b7          	lui	a5,0xf42
 8001c12:	40078793          	addi	a5,a5,1024 # f42400 <__stack_size+0xf41c00>
 8001c16:	fef42023          	sw	a5,-32(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1148
        }else{
        }
        ck_freq = i2c0_freq;
 8001c1a:	fe042783          	lw	a5,-32(s0)
 8001c1e:	fef42623          	sw	a5,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1149
        break;
 8001c22:	a011                	j	8001c26 <rcu_clock_freq_get+0x306>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1151
    default:
        break;
 8001c24:	0001                	nop
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1153
    }
    return ck_freq;
 8001c26:	fec42783          	lw	a5,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_rcu.c:1154
}
 8001c2a:	853e                	mv	a0,a5
 8001c2c:	5476                	lw	s0,124(sp)
 8001c2e:	6109                	addi	sp,sp,128
 8001c30:	8082                	ret

08001c32 <syscfg_exti_line_config>:
syscfg_exti_line_config():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_syscfg.c:64
      \arg          EXTI_SOURCE_PINx(GPIOA x = 0..15, GPIOB x = 0..4,11,12,13,15, GPIOC x = 8,13,14,15): EXTI GPIO pin
    \param[out] none
    \retval     none
*/
void syscfg_exti_line_config(uint8_t exti_port, uint8_t exti_pin)
{
 8001c32:	7179                	addi	sp,sp,-48
 8001c34:	d622                	sw	s0,44(sp)
 8001c36:	1800                	addi	s0,sp,48
 8001c38:	87aa                	mv	a5,a0
 8001c3a:	872e                	mv	a4,a1
 8001c3c:	fcf40fa3          	sb	a5,-33(s0)
 8001c40:	87ba                	mv	a5,a4
 8001c42:	fcf40f23          	sb	a5,-34(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_syscfg.c:65
    uint32_t clear_exti_mask = ~((uint32_t)EXTI_SS_MASK << (EXTI_SS_MSTEP(exti_pin)));
 8001c46:	fde44783          	lbu	a5,-34(s0)
 8001c4a:	8b8d                	andi	a5,a5,3
 8001c4c:	078a                	slli	a5,a5,0x2
 8001c4e:	473d                	li	a4,15
 8001c50:	00f717b3          	sll	a5,a4,a5
 8001c54:	fff7c793          	not	a5,a5
 8001c58:	fef42623          	sw	a5,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_syscfg.c:66
    uint32_t config_exti_mask = ((uint32_t)exti_port) << (EXTI_SS_MSTEP(exti_pin));
 8001c5c:	fdf44703          	lbu	a4,-33(s0)
 8001c60:	fde44783          	lbu	a5,-34(s0)
 8001c64:	8b8d                	andi	a5,a5,3
 8001c66:	078a                	slli	a5,a5,0x2
 8001c68:	00f717b3          	sll	a5,a4,a5
 8001c6c:	fef42423          	sw	a5,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_syscfg.c:68

    switch (exti_pin / EXTI_SS_JSTEP){
 8001c70:	fde44783          	lbu	a5,-34(s0)
 8001c74:	8389                	srli	a5,a5,0x2
 8001c76:	0ff7f793          	zext.b	a5,a5
 8001c7a:	470d                	li	a4,3
 8001c7c:	0ce78163          	beq	a5,a4,8001d3e <syscfg_exti_line_config+0x10c>
 8001c80:	470d                	li	a4,3
 8001c82:	0ef74963          	blt	a4,a5,8001d74 <syscfg_exti_line_config+0x142>
 8001c86:	4709                	li	a4,2
 8001c88:	08e78063          	beq	a5,a4,8001d08 <syscfg_exti_line_config+0xd6>
 8001c8c:	4709                	li	a4,2
 8001c8e:	0ef74363          	blt	a4,a5,8001d74 <syscfg_exti_line_config+0x142>
 8001c92:	c789                	beqz	a5,8001c9c <syscfg_exti_line_config+0x6a>
 8001c94:	4705                	li	a4,1
 8001c96:	02e78e63          	beq	a5,a4,8001cd2 <syscfg_exti_line_config+0xa0>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_syscfg.c:94
        SYSCFG_EXTISS3 &= clear_exti_mask;
        /* configure EXTI source line(12..15) */
        SYSCFG_EXTISS3 |= config_exti_mask;
        break;
    default:
        break;
 8001c9a:	a8e9                	j	8001d74 <syscfg_exti_line_config+0x142>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_syscfg.c:71
        SYSCFG_EXTISS0 &= clear_exti_mask;
 8001c9c:	400147b7          	lui	a5,0x40014
 8001ca0:	80878793          	addi	a5,a5,-2040 # 40013808 <_sp+0x1ffcb808>
 8001ca4:	4394                	lw	a3,0(a5)
 8001ca6:	400147b7          	lui	a5,0x40014
 8001caa:	80878793          	addi	a5,a5,-2040 # 40013808 <_sp+0x1ffcb808>
 8001cae:	fec42703          	lw	a4,-20(s0)
 8001cb2:	8f75                	and	a4,a4,a3
 8001cb4:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_syscfg.c:73
        SYSCFG_EXTISS0 |= config_exti_mask;
 8001cb6:	400147b7          	lui	a5,0x40014
 8001cba:	80878793          	addi	a5,a5,-2040 # 40013808 <_sp+0x1ffcb808>
 8001cbe:	4394                	lw	a3,0(a5)
 8001cc0:	400147b7          	lui	a5,0x40014
 8001cc4:	80878793          	addi	a5,a5,-2040 # 40013808 <_sp+0x1ffcb808>
 8001cc8:	fe842703          	lw	a4,-24(s0)
 8001ccc:	8f55                	or	a4,a4,a3
 8001cce:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_syscfg.c:74
        break;
 8001cd0:	a05d                	j	8001d76 <syscfg_exti_line_config+0x144>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_syscfg.c:77
        SYSCFG_EXTISS1 &= clear_exti_mask;
 8001cd2:	400147b7          	lui	a5,0x40014
 8001cd6:	80c78793          	addi	a5,a5,-2036 # 4001380c <_sp+0x1ffcb80c>
 8001cda:	4394                	lw	a3,0(a5)
 8001cdc:	400147b7          	lui	a5,0x40014
 8001ce0:	80c78793          	addi	a5,a5,-2036 # 4001380c <_sp+0x1ffcb80c>
 8001ce4:	fec42703          	lw	a4,-20(s0)
 8001ce8:	8f75                	and	a4,a4,a3
 8001cea:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_syscfg.c:79
        SYSCFG_EXTISS1 |= config_exti_mask;
 8001cec:	400147b7          	lui	a5,0x40014
 8001cf0:	80c78793          	addi	a5,a5,-2036 # 4001380c <_sp+0x1ffcb80c>
 8001cf4:	4394                	lw	a3,0(a5)
 8001cf6:	400147b7          	lui	a5,0x40014
 8001cfa:	80c78793          	addi	a5,a5,-2036 # 4001380c <_sp+0x1ffcb80c>
 8001cfe:	fe842703          	lw	a4,-24(s0)
 8001d02:	8f55                	or	a4,a4,a3
 8001d04:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_syscfg.c:80
        break;
 8001d06:	a885                	j	8001d76 <syscfg_exti_line_config+0x144>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_syscfg.c:83
        SYSCFG_EXTISS2 &= clear_exti_mask;
 8001d08:	400147b7          	lui	a5,0x40014
 8001d0c:	81078793          	addi	a5,a5,-2032 # 40013810 <_sp+0x1ffcb810>
 8001d10:	4394                	lw	a3,0(a5)
 8001d12:	400147b7          	lui	a5,0x40014
 8001d16:	81078793          	addi	a5,a5,-2032 # 40013810 <_sp+0x1ffcb810>
 8001d1a:	fec42703          	lw	a4,-20(s0)
 8001d1e:	8f75                	and	a4,a4,a3
 8001d20:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_syscfg.c:85
        SYSCFG_EXTISS2 |= config_exti_mask;
 8001d22:	400147b7          	lui	a5,0x40014
 8001d26:	81078793          	addi	a5,a5,-2032 # 40013810 <_sp+0x1ffcb810>
 8001d2a:	4394                	lw	a3,0(a5)
 8001d2c:	400147b7          	lui	a5,0x40014
 8001d30:	81078793          	addi	a5,a5,-2032 # 40013810 <_sp+0x1ffcb810>
 8001d34:	fe842703          	lw	a4,-24(s0)
 8001d38:	8f55                	or	a4,a4,a3
 8001d3a:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_syscfg.c:86
        break;
 8001d3c:	a82d                	j	8001d76 <syscfg_exti_line_config+0x144>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_syscfg.c:89
        SYSCFG_EXTISS3 &= clear_exti_mask;
 8001d3e:	400147b7          	lui	a5,0x40014
 8001d42:	81478793          	addi	a5,a5,-2028 # 40013814 <_sp+0x1ffcb814>
 8001d46:	4394                	lw	a3,0(a5)
 8001d48:	400147b7          	lui	a5,0x40014
 8001d4c:	81478793          	addi	a5,a5,-2028 # 40013814 <_sp+0x1ffcb814>
 8001d50:	fec42703          	lw	a4,-20(s0)
 8001d54:	8f75                	and	a4,a4,a3
 8001d56:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_syscfg.c:91
        SYSCFG_EXTISS3 |= config_exti_mask;
 8001d58:	400147b7          	lui	a5,0x40014
 8001d5c:	81478793          	addi	a5,a5,-2028 # 40013814 <_sp+0x1ffcb814>
 8001d60:	4394                	lw	a3,0(a5)
 8001d62:	400147b7          	lui	a5,0x40014
 8001d66:	81478793          	addi	a5,a5,-2028 # 40013814 <_sp+0x1ffcb814>
 8001d6a:	fe842703          	lw	a4,-24(s0)
 8001d6e:	8f55                	or	a4,a4,a3
 8001d70:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_syscfg.c:92
        break;
 8001d72:	a011                	j	8001d76 <syscfg_exti_line_config+0x144>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_syscfg.c:94
        break;
 8001d74:	0001                	nop
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_syscfg.c:96
    }
}
 8001d76:	0001                	nop
 8001d78:	5432                	lw	s0,44(sp)
 8001d7a:	6145                	addi	sp,sp,48
 8001d7c:	8082                	ret

08001d7e <usart_deinit>:
usart_deinit():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:52
    \param[in]  usart_periph: USART0/UARTx(x=1,2)
    \param[out] none
    \retval     none
*/
void usart_deinit(uint32_t usart_periph)
{
 8001d7e:	1101                	addi	sp,sp,-32
 8001d80:	ce06                	sw	ra,28(sp)
 8001d82:	cc22                	sw	s0,24(sp)
 8001d84:	1000                	addi	s0,sp,32
 8001d86:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:53
    switch(usart_periph){
 8001d8a:	fec42703          	lw	a4,-20(s0)
 8001d8e:	400117b7          	lui	a5,0x40011
 8001d92:	04f70a63          	beq	a4,a5,8001de6 <usart_deinit+0x68>
 8001d96:	fec42703          	lw	a4,-20(s0)
 8001d9a:	400117b7          	lui	a5,0x40011
 8001d9e:	04e7ed63          	bltu	a5,a4,8001df8 <usart_deinit+0x7a>
 8001da2:	fec42703          	lw	a4,-20(s0)
 8001da6:	400047b7          	lui	a5,0x40004
 8001daa:	40078793          	addi	a5,a5,1024 # 40004400 <_sp+0x1ffbc400>
 8001dae:	02f70363          	beq	a4,a5,8001dd4 <usart_deinit+0x56>
 8001db2:	fec42703          	lw	a4,-20(s0)
 8001db6:	400057b7          	lui	a5,0x40005
 8001dba:	80078793          	addi	a5,a5,-2048 # 40004800 <_sp+0x1ffbc800>
 8001dbe:	02f71d63          	bne	a4,a5,8001df8 <usart_deinit+0x7a>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:56
    case USART0:
        /* reset USART0 */
        rcu_periph_reset_enable(RCU_USART0RST);
 8001dc2:	6785                	lui	a5,0x1
 8001dc4:	81278513          	addi	a0,a5,-2030 # 812 <__stack_size+0x12>
 8001dc8:	34d1                	jal	800188c <rcu_periph_reset_enable>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:57
        rcu_periph_reset_disable(RCU_USART0RST);
 8001dca:	6785                	lui	a5,0x1
 8001dcc:	81278513          	addi	a0,a5,-2030 # 812 <__stack_size+0x12>
 8001dd0:	3611                	jal	80018d4 <rcu_periph_reset_disable>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:58
        break;
 8001dd2:	a025                	j	8001dfa <usart_deinit+0x7c>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:61
    case UART1:
        /* reset UART1 */
        rcu_periph_reset_enable(RCU_UART1RST);
 8001dd4:	6785                	lui	a5,0x1
 8001dd6:	81178513          	addi	a0,a5,-2031 # 811 <__stack_size+0x11>
 8001dda:	3c4d                	jal	800188c <rcu_periph_reset_enable>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:62
        rcu_periph_reset_disable(RCU_UART1RST);
 8001ddc:	6785                	lui	a5,0x1
 8001dde:	81178513          	addi	a0,a5,-2031 # 811 <__stack_size+0x11>
 8001de2:	3ccd                	jal	80018d4 <rcu_periph_reset_disable>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:63
        break;
 8001de4:	a819                	j	8001dfa <usart_deinit+0x7c>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:66
    case UART2:
        /* reset UART2 */
        rcu_periph_reset_enable(RCU_UART2RST);
 8001de6:	6785                	lui	a5,0x1
 8001de8:	90478513          	addi	a0,a5,-1788 # 904 <__stack_size+0x104>
 8001dec:	3445                	jal	800188c <rcu_periph_reset_enable>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:67
        rcu_periph_reset_disable(RCU_UART2RST);
 8001dee:	6785                	lui	a5,0x1
 8001df0:	90478513          	addi	a0,a5,-1788 # 904 <__stack_size+0x104>
 8001df4:	34c5                	jal	80018d4 <rcu_periph_reset_disable>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:68
        break;
 8001df6:	a011                	j	8001dfa <usart_deinit+0x7c>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:70
    default:
        break;
 8001df8:	0001                	nop
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:72
    }
}
 8001dfa:	0001                	nop
 8001dfc:	40f2                	lw	ra,28(sp)
 8001dfe:	4462                	lw	s0,24(sp)
 8001e00:	6105                	addi	sp,sp,32
 8001e02:	8082                	ret

08001e04 <usart_baudrate_set>:
usart_baudrate_set():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:82
    \param[in]  baudval: baud rate value
    \param[out] none
    \retval     none
*/
void usart_baudrate_set(uint32_t usart_periph, uint32_t baudval)
{
 8001e04:	7179                	addi	sp,sp,-48
 8001e06:	d606                	sw	ra,44(sp)
 8001e08:	d422                	sw	s0,40(sp)
 8001e0a:	1800                	addi	s0,sp,48
 8001e0c:	fca42e23          	sw	a0,-36(s0)
 8001e10:	fcb42c23          	sw	a1,-40(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:83
    uint32_t uclk = 0U, intdiv = 0U, fradiv = 0U, udiv = 0U;
 8001e14:	fe042623          	sw	zero,-20(s0)
 8001e18:	fe042423          	sw	zero,-24(s0)
 8001e1c:	fe042223          	sw	zero,-28(s0)
 8001e20:	fe042023          	sw	zero,-32(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:84
    switch(usart_periph){
 8001e24:	fdc42703          	lw	a4,-36(s0)
 8001e28:	400117b7          	lui	a5,0x40011
 8001e2c:	04f70263          	beq	a4,a5,8001e70 <usart_baudrate_set+0x6c>
 8001e30:	fdc42703          	lw	a4,-36(s0)
 8001e34:	400117b7          	lui	a5,0x40011
 8001e38:	04e7e163          	bltu	a5,a4,8001e7a <usart_baudrate_set+0x76>
 8001e3c:	fdc42703          	lw	a4,-36(s0)
 8001e40:	400047b7          	lui	a5,0x40004
 8001e44:	40078793          	addi	a5,a5,1024 # 40004400 <_sp+0x1ffbc400>
 8001e48:	00f70f63          	beq	a4,a5,8001e66 <usart_baudrate_set+0x62>
 8001e4c:	fdc42703          	lw	a4,-36(s0)
 8001e50:	400057b7          	lui	a5,0x40005
 8001e54:	80078793          	addi	a5,a5,-2048 # 40004800 <_sp+0x1ffbc800>
 8001e58:	02f71163          	bne	a4,a5,8001e7a <usart_baudrate_set+0x76>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:88
         /* get clock frequency */
    case USART0:
         /* get USART0 clock */
         uclk = rcu_clock_freq_get(CK_USART0);
 8001e5c:	4511                	li	a0,4
 8001e5e:	34c9                	jal	8001920 <rcu_clock_freq_get>
 8001e60:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:89
         break;
 8001e64:	a821                	j	8001e7c <usart_baudrate_set+0x78>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:92
    case UART1:
         /* get UART1 clock */
         uclk = rcu_clock_freq_get(CK_APB1);
 8001e66:	4509                	li	a0,2
 8001e68:	3c65                	jal	8001920 <rcu_clock_freq_get>
 8001e6a:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:93
         break;
 8001e6e:	a039                	j	8001e7c <usart_baudrate_set+0x78>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:96
    case UART2:
         /* get UART2 clock */
         uclk = rcu_clock_freq_get(CK_APB2);
 8001e70:	450d                	li	a0,3
 8001e72:	347d                	jal	8001920 <rcu_clock_freq_get>
 8001e74:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:97
         break;
 8001e78:	a011                	j	8001e7c <usart_baudrate_set+0x78>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:99
    default:
         break;
 8001e7a:	0001                	nop
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:101
    }
    if(USART_CTL0(usart_periph) & USART_CTL0_OVSMOD){
 8001e7c:	fdc42783          	lw	a5,-36(s0)
 8001e80:	4398                	lw	a4,0(a5)
 8001e82:	67a1                	lui	a5,0x8
 8001e84:	8ff9                	and	a5,a5,a4
 8001e86:	cbb1                	beqz	a5,8001eda <usart_baudrate_set+0xd6>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:103
        /* oversampling by 8, configure the value of USART_BAUD */
        udiv = ((2U * uclk) + (baudval / 2U)) / baudval;
 8001e88:	fec42783          	lw	a5,-20(s0)
 8001e8c:	00179713          	slli	a4,a5,0x1
 8001e90:	fd842783          	lw	a5,-40(s0)
 8001e94:	8385                	srli	a5,a5,0x1
 8001e96:	973e                	add	a4,a4,a5
 8001e98:	fd842783          	lw	a5,-40(s0)
 8001e9c:	02f757b3          	divu	a5,a4,a5
 8001ea0:	fef42023          	sw	a5,-32(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:104
        intdiv = udiv & 0x0000fff0U;
 8001ea4:	fe042703          	lw	a4,-32(s0)
 8001ea8:	67c1                	lui	a5,0x10
 8001eaa:	17c1                	addi	a5,a5,-16
 8001eac:	8ff9                	and	a5,a5,a4
 8001eae:	fef42423          	sw	a5,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:105
        fradiv = (udiv >> 1U) & 0x00000007U;
 8001eb2:	fe042783          	lw	a5,-32(s0)
 8001eb6:	8385                	srli	a5,a5,0x1
 8001eb8:	8b9d                	andi	a5,a5,7
 8001eba:	fef42223          	sw	a5,-28(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:106
        USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 8001ebe:	fe842703          	lw	a4,-24(s0)
 8001ec2:	fe442783          	lw	a5,-28(s0)
 8001ec6:	8f5d                	or	a4,a4,a5
 8001ec8:	fdc42783          	lw	a5,-36(s0)
 8001ecc:	07b1                	addi	a5,a5,12
 8001ece:	86be                	mv	a3,a5
 8001ed0:	67c1                	lui	a5,0x10
 8001ed2:	17fd                	addi	a5,a5,-1
 8001ed4:	8ff9                	and	a5,a5,a4
 8001ed6:	c29c                	sw	a5,0(a3)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:114
        udiv = (uclk + (baudval / 2U)) / baudval;
        intdiv = udiv & 0x0000fff0U;
        fradiv = udiv & 0x0000000fU;
        USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
    }
}
 8001ed8:	a0b9                	j	8001f26 <usart_baudrate_set+0x122>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:109
        udiv = (uclk + (baudval / 2U)) / baudval;
 8001eda:	fd842783          	lw	a5,-40(s0)
 8001ede:	0017d713          	srli	a4,a5,0x1
 8001ee2:	fec42783          	lw	a5,-20(s0)
 8001ee6:	973e                	add	a4,a4,a5
 8001ee8:	fd842783          	lw	a5,-40(s0)
 8001eec:	02f757b3          	divu	a5,a4,a5
 8001ef0:	fef42023          	sw	a5,-32(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:110
        intdiv = udiv & 0x0000fff0U;
 8001ef4:	fe042703          	lw	a4,-32(s0)
 8001ef8:	67c1                	lui	a5,0x10
 8001efa:	17c1                	addi	a5,a5,-16
 8001efc:	8ff9                	and	a5,a5,a4
 8001efe:	fef42423          	sw	a5,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:111
        fradiv = udiv & 0x0000000fU;
 8001f02:	fe042783          	lw	a5,-32(s0)
 8001f06:	8bbd                	andi	a5,a5,15
 8001f08:	fef42223          	sw	a5,-28(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:112
        USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 8001f0c:	fe842703          	lw	a4,-24(s0)
 8001f10:	fe442783          	lw	a5,-28(s0)
 8001f14:	8f5d                	or	a4,a4,a5
 8001f16:	fdc42783          	lw	a5,-36(s0)
 8001f1a:	07b1                	addi	a5,a5,12
 8001f1c:	86be                	mv	a3,a5
 8001f1e:	67c1                	lui	a5,0x10
 8001f20:	17fd                	addi	a5,a5,-1
 8001f22:	8ff9                	and	a5,a5,a4
 8001f24:	c29c                	sw	a5,0(a3)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:114
}
 8001f26:	0001                	nop
 8001f28:	50b2                	lw	ra,44(sp)
 8001f2a:	5422                	lw	s0,40(sp)
 8001f2c:	6145                	addi	sp,sp,48
 8001f2e:	8082                	ret

08001f30 <usart_enable>:
usart_enable():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:185
    \param[in]  usart_periph: USART0/UARTx(x=1,2)
    \param[out] none
    \retval     none
*/
void usart_enable(uint32_t usart_periph)
{
 8001f30:	1101                	addi	sp,sp,-32
 8001f32:	ce22                	sw	s0,28(sp)
 8001f34:	1000                	addi	s0,sp,32
 8001f36:	fea42623          	sw	a0,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:186
    USART_CTL0(usart_periph) |= USART_CTL0_UEN;
 8001f3a:	fec42783          	lw	a5,-20(s0)
 8001f3e:	4398                	lw	a4,0(a5)
 8001f40:	fec42783          	lw	a5,-20(s0)
 8001f44:	00176713          	ori	a4,a4,1
 8001f48:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:187
}
 8001f4a:	0001                	nop
 8001f4c:	4472                	lw	s0,28(sp)
 8001f4e:	6105                	addi	sp,sp,32
 8001f50:	8082                	ret

08001f52 <usart_transmit_config>:
usart_transmit_config():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:211
      \arg        USART_TRANSMIT_DISABLE: enable USART transmission
    \param[out] none
    \retval     none
*/
void usart_transmit_config(uint32_t usart_periph, uint32_t txconfig)
{
 8001f52:	1101                	addi	sp,sp,-32
 8001f54:	ce22                	sw	s0,28(sp)
 8001f56:	1000                	addi	s0,sp,32
 8001f58:	fea42623          	sw	a0,-20(s0)
 8001f5c:	feb42423          	sw	a1,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:212
    USART_CTL0(usart_periph) &= ~USART_CTL0_TEN;
 8001f60:	fec42783          	lw	a5,-20(s0)
 8001f64:	4398                	lw	a4,0(a5)
 8001f66:	fec42783          	lw	a5,-20(s0)
 8001f6a:	9b5d                	andi	a4,a4,-9
 8001f6c:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:214
    /* configure transfer mode */
    USART_CTL0(usart_periph) |= txconfig;
 8001f6e:	fec42783          	lw	a5,-20(s0)
 8001f72:	4394                	lw	a3,0(a5)
 8001f74:	fec42783          	lw	a5,-20(s0)
 8001f78:	fe842703          	lw	a4,-24(s0)
 8001f7c:	8f55                	or	a4,a4,a3
 8001f7e:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:215
}
 8001f80:	0001                	nop
 8001f82:	4472                	lw	s0,28(sp)
 8001f84:	6105                	addi	sp,sp,32
 8001f86:	8082                	ret

08001f88 <usart_receive_config>:
usart_receive_config():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:228
      \arg        USART_RECEIVE_DISABLE: disable USART reception
    \param[out] none
    \retval     none
*/
void usart_receive_config(uint32_t usart_periph, uint32_t rxconfig)
{
 8001f88:	1101                	addi	sp,sp,-32
 8001f8a:	ce22                	sw	s0,28(sp)
 8001f8c:	1000                	addi	s0,sp,32
 8001f8e:	fea42623          	sw	a0,-20(s0)
 8001f92:	feb42423          	sw	a1,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:229
    USART_CTL0(usart_periph) &= ~USART_CTL0_REN;
 8001f96:	fec42783          	lw	a5,-20(s0)
 8001f9a:	4398                	lw	a4,0(a5)
 8001f9c:	fec42783          	lw	a5,-20(s0)
 8001fa0:	9b6d                	andi	a4,a4,-5
 8001fa2:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:231
    /* configure receiver mode */
    USART_CTL0(usart_periph) |= rxconfig;
 8001fa4:	fec42783          	lw	a5,-20(s0)
 8001fa8:	4394                	lw	a3,0(a5)
 8001faa:	fec42783          	lw	a5,-20(s0)
 8001fae:	fe842703          	lw	a4,-24(s0)
 8001fb2:	8f55                	or	a4,a4,a3
 8001fb4:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:232
}
 8001fb6:	0001                	nop
 8001fb8:	4472                	lw	s0,28(sp)
 8001fba:	6105                	addi	sp,sp,32
 8001fbc:	8082                	ret

08001fbe <usart_data_transmit>:
usart_data_transmit():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:409
    \param[in]  data: data of transmission
    \param[out] none
    \retval     none
*/
void usart_data_transmit(uint32_t usart_periph, uint16_t data)
{
 8001fbe:	1101                	addi	sp,sp,-32
 8001fc0:	ce22                	sw	s0,28(sp)
 8001fc2:	1000                	addi	s0,sp,32
 8001fc4:	fea42623          	sw	a0,-20(s0)
 8001fc8:	87ae                	mv	a5,a1
 8001fca:	fef41523          	sh	a5,-22(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:410
    USART_TDATA(usart_periph) = (uint32_t)((uint16_t)USART_TDATA_TDATA & data);
 8001fce:	fea45783          	lhu	a5,-22(s0)
 8001fd2:	fec42703          	lw	a4,-20(s0)
 8001fd6:	02870713          	addi	a4,a4,40 # d2000028 <_sp+0xb1fb8028>
 8001fda:	1ff7f793          	andi	a5,a5,511
 8001fde:	c31c                	sw	a5,0(a4)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:411
}
 8001fe0:	0001                	nop
 8001fe2:	4472                	lw	s0,28(sp)
 8001fe4:	6105                	addi	sp,sp,32
 8001fe6:	8082                	ret

08001fe8 <usart_flag_get>:
usart_flag_get():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:1142
      \arg        USART_FLAG_RFFINT: receive FIFO full interrupt flag
    \param[out] none
    \retval     FlagStatus: SET or RESET
*/
FlagStatus usart_flag_get(uint32_t usart_periph, usart_flag_enum flag)
{
 8001fe8:	1101                	addi	sp,sp,-32
 8001fea:	ce22                	sw	s0,28(sp)
 8001fec:	1000                	addi	s0,sp,32
 8001fee:	fea42623          	sw	a0,-20(s0)
 8001ff2:	feb42423          	sw	a1,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:1143
    if(RESET != (USART_REG_VAL(usart_periph, flag) & BIT(USART_BIT_POS(flag)))){
 8001ff6:	fe842783          	lw	a5,-24(s0)
 8001ffa:	8399                	srli	a5,a5,0x6
 8001ffc:	3ff7f713          	andi	a4,a5,1023
 8002000:	fec42783          	lw	a5,-20(s0)
 8002004:	97ba                	add	a5,a5,a4
 8002006:	4398                	lw	a4,0(a5)
 8002008:	fe842783          	lw	a5,-24(s0)
 800200c:	8bfd                	andi	a5,a5,31
 800200e:	00f757b3          	srl	a5,a4,a5
 8002012:	8b85                	andi	a5,a5,1
 8002014:	c399                	beqz	a5,800201a <usart_flag_get+0x32>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:1144
        return SET;
 8002016:	4785                	li	a5,1
 8002018:	a011                	j	800201c <usart_flag_get+0x34>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:1146
    }else{
        return RESET;
 800201a:	4781                	li	a5,0
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/Source/gd32vw55x_usart.c:1148
    }
}
 800201c:	853e                	mv	a0,a5
 800201e:	4472                	lw	s0,28(sp)
 8002020:	6105                	addi	sp,sp,32
 8002022:	8082                	ret

08002024 <_soft_delay_>:
_soft_delay_():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:104
/* configure the system clock */
static void system_clock_config(void);
/* software delay to prevent the impact of Vcore fluctuations.
   It is strongly recommended to include it to avoid issues caused by self-removal. */
static void _soft_delay_(uint32_t time)
{
 8002024:	7179                	addi	sp,sp,-48
 8002026:	d622                	sw	s0,44(sp)
 8002028:	1800                	addi	s0,sp,48
 800202a:	fca42e23          	sw	a0,-36(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:106
    __IO uint32_t i;
    for(i=0; i<time*10; i++){
 800202e:	fe042623          	sw	zero,-20(s0)
 8002032:	a031                	j	800203e <_soft_delay_+0x1a>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:106 (discriminator 3)
 8002034:	fec42783          	lw	a5,-20(s0)
 8002038:	0785                	addi	a5,a5,1
 800203a:	fef42623          	sw	a5,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:106 (discriminator 1)
 800203e:	fdc42703          	lw	a4,-36(s0)
 8002042:	87ba                	mv	a5,a4
 8002044:	078a                	slli	a5,a5,0x2
 8002046:	97ba                	add	a5,a5,a4
 8002048:	0786                	slli	a5,a5,0x1
 800204a:	873e                	mv	a4,a5
 800204c:	fec42783          	lw	a5,-20(s0)
 8002050:	fee7e2e3          	bltu	a5,a4,8002034 <_soft_delay_+0x10>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:108
    }
}
 8002054:	0001                	nop
 8002056:	0001                	nop
 8002058:	5432                	lw	s0,44(sp)
 800205a:	6145                	addi	sp,sp,48
 800205c:	8082                	ret

0800205e <SystemInit>:
SystemInit():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:117
    \param[in]  none
    \param[out] none
    \retval     none
*/
void SystemInit (void)
{
 800205e:	1101                	addi	sp,sp,-32
 8002060:	ce06                	sw	ra,28(sp)
 8002062:	cc22                	sw	s0,24(sp)
 8002064:	1000                	addi	s0,sp,32
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:120
    /* reset the RCU clock configuration to the default reset state */
    /* set IRC16MEN bit */
    RCU_CTL |= RCU_CTL_IRC16MEN;
 8002066:	400247b7          	lui	a5,0x40024
 800206a:	80078793          	addi	a5,a5,-2048 # 40023800 <_sp+0x1ffdb800>
 800206e:	4398                	lw	a4,0(a5)
 8002070:	400247b7          	lui	a5,0x40024
 8002074:	80078793          	addi	a5,a5,-2048 # 40023800 <_sp+0x1ffdb800>
 8002078:	00176713          	ori	a4,a4,1
 800207c:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:121
    while(0U == (RCU_CTL & RCU_CTL_IRC16MSTB)){
 800207e:	0001                	nop
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:121 (discriminator 1)
 8002080:	400247b7          	lui	a5,0x40024
 8002084:	80078793          	addi	a5,a5,-2048 # 40023800 <_sp+0x1ffdb800>
 8002088:	439c                	lw	a5,0(a5)
 800208a:	8b89                	andi	a5,a5,2
 800208c:	dbf5                	beqz	a5,8002080 <SystemInit+0x22>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:123
    }
    if(((RCU_CFG0 & RCU_CFG0_SCSS) == RCU_SCSS_PLLDIG)){
 800208e:	400247b7          	lui	a5,0x40024
 8002092:	80878793          	addi	a5,a5,-2040 # 40023808 <_sp+0x1ffdb808>
 8002096:	439c                	lw	a5,0(a5)
 8002098:	00c7f713          	andi	a4,a5,12
 800209c:	47a1                	li	a5,8
 800209e:	0cf71063          	bne	a4,a5,800215e <SystemInit+0x100>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:124 (discriminator 1)
        RCU_MODIFY(0x50);
 80020a2:	fe042623          	sw	zero,-20(s0)
 80020a6:	a031                	j	80020b2 <SystemInit+0x54>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:124 (discriminator 4)
 80020a8:	fec42783          	lw	a5,-20(s0)
 80020ac:	0785                	addi	a5,a5,1
 80020ae:	fef42623          	sw	a5,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:124 (discriminator 2)
 80020b2:	fec42703          	lw	a4,-20(s0)
 80020b6:	04f00793          	li	a5,79
 80020ba:	fee7f7e3          	bgeu	a5,a4,80020a8 <SystemInit+0x4a>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:124 (discriminator 5)
 80020be:	400247b7          	lui	a5,0x40024
 80020c2:	80878793          	addi	a5,a5,-2040 # 40023808 <_sp+0x1ffdb808>
 80020c6:	439c                	lw	a5,0(a5)
 80020c8:	fef42423          	sw	a5,-24(s0)
 80020cc:	fe842783          	lw	a5,-24(s0)
 80020d0:	f7f7f793          	andi	a5,a5,-129
 80020d4:	fef42423          	sw	a5,-24(s0)
 80020d8:	fe842783          	lw	a5,-24(s0)
 80020dc:	0807e793          	ori	a5,a5,128
 80020e0:	fef42423          	sw	a5,-24(s0)
 80020e4:	400247b7          	lui	a5,0x40024
 80020e8:	80878793          	addi	a5,a5,-2040 # 40023808 <_sp+0x1ffdb808>
 80020ec:	fe842703          	lw	a4,-24(s0)
 80020f0:	c398                	sw	a4,0(a5)
 80020f2:	fe042623          	sw	zero,-20(s0)
 80020f6:	a031                	j	8002102 <SystemInit+0xa4>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:124 (discriminator 8)
 80020f8:	fec42783          	lw	a5,-20(s0)
 80020fc:	0785                	addi	a5,a5,1
 80020fe:	fef42623          	sw	a5,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:124 (discriminator 6)
 8002102:	fec42703          	lw	a4,-20(s0)
 8002106:	04f00793          	li	a5,79
 800210a:	fee7f7e3          	bgeu	a5,a4,80020f8 <SystemInit+0x9a>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:124 (discriminator 9)
 800210e:	400247b7          	lui	a5,0x40024
 8002112:	80878793          	addi	a5,a5,-2040 # 40023808 <_sp+0x1ffdb808>
 8002116:	439c                	lw	a5,0(a5)
 8002118:	fef42423          	sw	a5,-24(s0)
 800211c:	fe842783          	lw	a5,-24(s0)
 8002120:	f6f7f793          	andi	a5,a5,-145
 8002124:	fef42423          	sw	a5,-24(s0)
 8002128:	fe842783          	lw	a5,-24(s0)
 800212c:	0907e793          	ori	a5,a5,144
 8002130:	fef42423          	sw	a5,-24(s0)
 8002134:	400247b7          	lui	a5,0x40024
 8002138:	80878793          	addi	a5,a5,-2040 # 40023808 <_sp+0x1ffdb808>
 800213c:	fe842703          	lw	a4,-24(s0)
 8002140:	c398                	sw	a4,0(a5)
 8002142:	fe042623          	sw	zero,-20(s0)
 8002146:	a031                	j	8002152 <SystemInit+0xf4>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:124 (discriminator 12)
 8002148:	fec42783          	lw	a5,-20(s0)
 800214c:	0785                	addi	a5,a5,1
 800214e:	fef42623          	sw	a5,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:124 (discriminator 10)
 8002152:	fec42703          	lw	a4,-20(s0)
 8002156:	04f00793          	li	a5,79
 800215a:	fee7f7e3          	bgeu	a5,a4,8002148 <SystemInit+0xea>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:126
    }
    RCU_CFG0 &= ~RCU_CFG0_SCS;
 800215e:	400247b7          	lui	a5,0x40024
 8002162:	80878793          	addi	a5,a5,-2040 # 40023808 <_sp+0x1ffdb808>
 8002166:	4398                	lw	a4,0(a5)
 8002168:	400247b7          	lui	a5,0x40024
 800216c:	80878793          	addi	a5,a5,-2040 # 40023808 <_sp+0x1ffdb808>
 8002170:	9b71                	andi	a4,a4,-4
 8002172:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:127
    _soft_delay_(200);
 8002174:	0c800513          	li	a0,200
 8002178:	3575                	jal	8002024 <_soft_delay_>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:129
    /* reset CFG0 register */
    RCU_CFG0 = 0x00000000U;
 800217a:	400247b7          	lui	a5,0x40024
 800217e:	80878793          	addi	a5,a5,-2040 # 40023808 <_sp+0x1ffdb808>
 8002182:	0007a023          	sw	zero,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:132

    /* reset HXTALEN, RFCKMEN and PLLEN bits */
    RCU_CTL &= ~(RCU_CTL_PLLDIGEN | RCU_CTL_RFCKMEN | RCU_CTL_HXTALEN);
 8002186:	400247b7          	lui	a5,0x40024
 800218a:	80078793          	addi	a5,a5,-2048 # 40023800 <_sp+0x1ffdb800>
 800218e:	4394                	lw	a3,0(a5)
 8002190:	400247b7          	lui	a5,0x40024
 8002194:	80078793          	addi	a5,a5,-2048 # 40023800 <_sp+0x1ffdb800>
 8002198:	ff9f0737          	lui	a4,0xff9f0
 800219c:	177d                	addi	a4,a4,-1
 800219e:	8f75                	and	a4,a4,a3
 80021a0:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:135

    /* reset PLLCFGR register */
    RCU_PLL = 0x00000000U;
 80021a2:	400247b7          	lui	a5,0x40024
 80021a6:	80478793          	addi	a5,a5,-2044 # 40023804 <_sp+0x1ffdb804>
 80021aa:	0007a023          	sw	zero,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:136
    RCU_PLLDIGCFG0 = 0x00000000U;
 80021ae:	400247b7          	lui	a5,0x40024
 80021b2:	88478793          	addi	a5,a5,-1916 # 40023884 <_sp+0x1ffdb884>
 80021b6:	0007a023          	sw	zero,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:137
    RCU_PLLDIGCFG1 = 0x07800000U;
 80021ba:	400247b7          	lui	a5,0x40024
 80021be:	89478793          	addi	a5,a5,-1900 # 40023894 <_sp+0x1ffdb894>
 80021c2:	07800737          	lui	a4,0x7800
 80021c6:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:140

    /* disable all interrupts */
    RCU_INT = 0x00000000U;
 80021c8:	400247b7          	lui	a5,0x40024
 80021cc:	80c78793          	addi	a5,a5,-2036 # 4002380c <_sp+0x1ffdb80c>
 80021d0:	0007a023          	sw	zero,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:144

    /* configure the System clock source, PLL Multiplier and Divider factors,
       AHB/APBx prescalers and Flash settings */
    system_clock_config();
 80021d4:	2031                	jal	80021e0 <system_clock_config>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:145
}
 80021d6:	0001                	nop
 80021d8:	40f2                	lw	ra,28(sp)
 80021da:	4462                	lw	s0,24(sp)
 80021dc:	6105                	addi	sp,sp,32
 80021de:	8082                	ret

080021e0 <system_clock_config>:
system_clock_config():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:153
    \param[in]  none
    \param[out] none
    \retval     none
*/
static void system_clock_config(void)
{
 80021e0:	1141                	addi	sp,sp,-16
 80021e2:	c606                	sw	ra,12(sp)
 80021e4:	c422                	sw	s0,8(sp)
 80021e6:	0800                	addi	s0,sp,16
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:163
#elif defined (__SYSTEM_CLOCK_48M_PLLDIG_IRC16M)
    system_clock_48m_irc16m();
#elif defined (__SYSTEM_CLOCK_160M_PLLDIG_IRC16M)
    system_clock_160m_irc16m();
#elif defined (__SYSTEM_CLOCK_160M_PLLDIG_HXTAL)
    system_clock_160m_hxtal();
 80021e8:	2031                	jal	80021f4 <system_clock_160m_hxtal>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:167
#elif defined (__SYSTEM_CLOCK_48M_PLLDIG_HXTAL)
    system_clock_48m_hxtal();
#endif /* __SYSTEM_CLOCK_IRC16M */
}
 80021ea:	0001                	nop
 80021ec:	40b2                	lw	ra,12(sp)
 80021ee:	4422                	lw	s0,8(sp)
 80021f0:	0141                	addi	sp,sp,16
 80021f2:	8082                	ret

080021f4 <system_clock_160m_hxtal>:
system_clock_160m_hxtal():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:397
    \param[in]  none
    \param[out] none
    \retval     none
*/
static void system_clock_160m_hxtal(void)
{
 80021f4:	1101                	addi	sp,sp,-32
 80021f6:	ce22                	sw	s0,28(sp)
 80021f8:	1000                	addi	s0,sp,32
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:398
    uint32_t timeout = 0U;
 80021fa:	fe042623          	sw	zero,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:399
    uint32_t stab_flag = 0U;
 80021fe:	fe042423          	sw	zero,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:403
    __IO uint32_t reg_temp;

    /* power up HXTAL */
    RCU_CTL |= RCU_CTL_HXTALPU;
 8002202:	400247b7          	lui	a5,0x40024
 8002206:	80078793          	addi	a5,a5,-2048 # 40023800 <_sp+0x1ffdb800>
 800220a:	4394                	lw	a3,0(a5)
 800220c:	400247b7          	lui	a5,0x40024
 8002210:	80078793          	addi	a5,a5,-2048 # 40023800 <_sp+0x1ffdb800>
 8002214:	10000737          	lui	a4,0x10000
 8002218:	8f55                	or	a4,a4,a3
 800221a:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:405
    /* enable HXTAL */
    RCU_CTL |= RCU_CTL_HXTALEN;
 800221c:	400247b7          	lui	a5,0x40024
 8002220:	80078793          	addi	a5,a5,-2048 # 40023800 <_sp+0x1ffdb800>
 8002224:	4394                	lw	a3,0(a5)
 8002226:	400247b7          	lui	a5,0x40024
 800222a:	80078793          	addi	a5,a5,-2048 # 40023800 <_sp+0x1ffdb800>
 800222e:	6741                	lui	a4,0x10
 8002230:	8f55                	or	a4,a4,a3
 8002232:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:406
    HXTALSTB_DELAY
 8002234:	fe042023          	sw	zero,-32(s0)
 8002238:	a031                	j	8002244 <system_clock_160m_hxtal+0x50>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:406 (discriminator 3)
 800223a:	fe042783          	lw	a5,-32(s0)
 800223e:	0785                	addi	a5,a5,1
 8002240:	fef42023          	sw	a5,-32(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:406 (discriminator 1)
 8002244:	fe042703          	lw	a4,-32(s0)
 8002248:	6789                	lui	a5,0x2
 800224a:	fef768e3          	bltu	a4,a5,800223a <system_clock_160m_hxtal+0x46>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:407
    RCU_CTL |= RCU_CTL_HXTALREADY;
 800224e:	400247b7          	lui	a5,0x40024
 8002252:	80078793          	addi	a5,a5,-2048 # 40023800 <_sp+0x1ffdb800>
 8002256:	4394                	lw	a3,0(a5)
 8002258:	400247b7          	lui	a5,0x40024
 800225c:	80078793          	addi	a5,a5,-2048 # 40023800 <_sp+0x1ffdb800>
 8002260:	80000737          	lui	a4,0x80000
 8002264:	8f55                	or	a4,a4,a3
 8002266:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:411 (discriminator 2)

    /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
    do{
        timeout++;
 8002268:	fec42783          	lw	a5,-20(s0)
 800226c:	0785                	addi	a5,a5,1
 800226e:	fef42623          	sw	a5,-20(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:412 (discriminator 2)
        stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 8002272:	400247b7          	lui	a5,0x40024
 8002276:	80078793          	addi	a5,a5,-2048 # 40023800 <_sp+0x1ffdb800>
 800227a:	4398                	lw	a4,0(a5)
 800227c:	000207b7          	lui	a5,0x20
 8002280:	8ff9                	and	a5,a5,a4
 8002282:	fef42423          	sw	a5,-24(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:413 (discriminator 2)
    }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 8002286:	fe842783          	lw	a5,-24(s0)
 800228a:	e799                	bnez	a5,8002298 <system_clock_160m_hxtal+0xa4>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:413 (discriminator 1)
 800228c:	fec42703          	lw	a4,-20(s0)
 8002290:	67c1                	lui	a5,0x10
 8002292:	17fd                	addi	a5,a5,-1
 8002294:	fcf71ae3          	bne	a4,a5,8002268 <system_clock_160m_hxtal+0x74>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:415

    if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 8002298:	400247b7          	lui	a5,0x40024
 800229c:	80078793          	addi	a5,a5,-2048 # 40023800 <_sp+0x1ffdb800>
 80022a0:	4398                	lw	a4,0(a5)
 80022a2:	000207b7          	lui	a5,0x20
 80022a6:	8ff9                	and	a5,a5,a4
 80022a8:	e391                	bnez	a5,80022ac <system_clock_160m_hxtal+0xb8>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:417 (discriminator 1)
        /* if fail */
        while(1){
 80022aa:	a001                	j	80022aa <system_clock_160m_hxtal+0xb6>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:423
        }
    }

    /* HXTAL is stable */
    /* AHB = SYSCLK */
    RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 80022ac:	400247b7          	lui	a5,0x40024
 80022b0:	80878713          	addi	a4,a5,-2040 # 40023808 <_sp+0x1ffdb808>
 80022b4:	400247b7          	lui	a5,0x40024
 80022b8:	80878793          	addi	a5,a5,-2040 # 40023808 <_sp+0x1ffdb808>
 80022bc:	4318                	lw	a4,0(a4)
 80022be:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:425
    /* APB2 = AHB */
    RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 80022c0:	400247b7          	lui	a5,0x40024
 80022c4:	80878713          	addi	a4,a5,-2040 # 40023808 <_sp+0x1ffdb808>
 80022c8:	400247b7          	lui	a5,0x40024
 80022cc:	80878793          	addi	a5,a5,-2040 # 40023808 <_sp+0x1ffdb808>
 80022d0:	4318                	lw	a4,0(a4)
 80022d2:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:427
    /* APB1 = AHB/2 */
    RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 80022d4:	400247b7          	lui	a5,0x40024
 80022d8:	80878793          	addi	a5,a5,-2040 # 40023808 <_sp+0x1ffdb808>
 80022dc:	4394                	lw	a3,0(a5)
 80022de:	400247b7          	lui	a5,0x40024
 80022e2:	80878793          	addi	a5,a5,-2040 # 40023808 <_sp+0x1ffdb808>
 80022e6:	6705                	lui	a4,0x1
 80022e8:	8f55                	or	a4,a4,a3
 80022ea:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:429

    RCU_PLL |= RCU_PLLSRC_HXTAL;
 80022ec:	400247b7          	lui	a5,0x40024
 80022f0:	80478793          	addi	a5,a5,-2044 # 40023804 <_sp+0x1ffdb804>
 80022f4:	4394                	lw	a3,0(a5)
 80022f6:	400247b7          	lui	a5,0x40024
 80022fa:	80478793          	addi	a5,a5,-2044 # 40023804 <_sp+0x1ffdb804>
 80022fe:	6721                	lui	a4,0x8
 8002300:	8f55                	or	a4,a4,a3
 8002302:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:432

    /* PLLDIG = 960/HXTAL */
    RCU_PLLDIGCFG1 = ((960 << 21) / (HXTAL_VALUE/1000000)) & 0x7FFFFFFF;
 8002304:	400247b7          	lui	a5,0x40024
 8002308:	89478793          	addi	a5,a5,-1900 # 40023894 <_sp+0x1ffdb894>
 800230c:	03000737          	lui	a4,0x3000
 8002310:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:435

    /* PLLDIG OUT = 480M */
    RCU_PLLDIGCFG0 |= ( RCU_PLLDIG_480M );
 8002312:	400247b7          	lui	a5,0x40024
 8002316:	88478793          	addi	a5,a5,-1916 # 40023884 <_sp+0x1ffdb884>
 800231a:	4394                	lw	a3,0(a5)
 800231c:	400247b7          	lui	a5,0x40024
 8002320:	88478793          	addi	a5,a5,-1916 # 40023884 <_sp+0x1ffdb884>
 8002324:	03000737          	lui	a4,0x3000
 8002328:	8f55                	or	a4,a4,a3
 800232a:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:437
    /* SYS clock = 160M */
    RCU_PLLDIGCFG0 |= ( RCU_PLLDIG_SYS_DIV3 );
 800232c:	400247b7          	lui	a5,0x40024
 8002330:	88478793          	addi	a5,a5,-1916 # 40023884 <_sp+0x1ffdb884>
 8002334:	4394                	lw	a3,0(a5)
 8002336:	400247b7          	lui	a5,0x40024
 800233a:	88478793          	addi	a5,a5,-1916 # 40023884 <_sp+0x1ffdb884>
 800233e:	08000737          	lui	a4,0x8000
 8002342:	8f55                	or	a4,a4,a3
 8002344:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:439
    /* enable PLLDIG */
    RCU_CFG1 |= (RCU_CFG1_BGPU);
 8002346:	400247b7          	lui	a5,0x40024
 800234a:	88c78793          	addi	a5,a5,-1908 # 4002388c <_sp+0x1ffdb88c>
 800234e:	4394                	lw	a3,0(a5)
 8002350:	400247b7          	lui	a5,0x40024
 8002354:	88c78793          	addi	a5,a5,-1908 # 4002388c <_sp+0x1ffdb88c>
 8002358:	00080737          	lui	a4,0x80
 800235c:	8f55                	or	a4,a4,a3
 800235e:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:440
    RCU_CTL |= (RCU_CTL_PLLDIGEN | RCU_CTL_PLLDIGPU);
 8002360:	400247b7          	lui	a5,0x40024
 8002364:	80078793          	addi	a5,a5,-2048 # 40023800 <_sp+0x1ffdb800>
 8002368:	4394                	lw	a3,0(a5)
 800236a:	400247b7          	lui	a5,0x40024
 800236e:	80078793          	addi	a5,a5,-2048 # 40023800 <_sp+0x1ffdb800>
 8002372:	00300737          	lui	a4,0x300
 8002376:	8f55                	or	a4,a4,a3
 8002378:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:442
    /* wait until PLLDIG is stable */
    while(0U == (RCU_CTL & RCU_CTL_PLLDIGSTB)){
 800237a:	0001                	nop
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:442 (discriminator 1)
 800237c:	400247b7          	lui	a5,0x40024
 8002380:	80078793          	addi	a5,a5,-2048 # 40023800 <_sp+0x1ffdb800>
 8002384:	4398                	lw	a4,0(a5)
 8002386:	008007b7          	lui	a5,0x800
 800238a:	8ff9                	and	a5,a5,a4
 800238c:	dbe5                	beqz	a5,800237c <system_clock_160m_hxtal+0x188>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:444
    }
    reg_temp = RCU_CFG0;
 800238e:	400247b7          	lui	a5,0x40024
 8002392:	80878793          	addi	a5,a5,-2040 # 40023808 <_sp+0x1ffdb808>
 8002396:	439c                	lw	a5,0(a5)
 8002398:	fef42223          	sw	a5,-28(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:446
    /* select PLLDIG as system clock */
    reg_temp &= ~RCU_CFG0_SCS;
 800239c:	fe442783          	lw	a5,-28(s0)
 80023a0:	9bf1                	andi	a5,a5,-4
 80023a2:	fef42223          	sw	a5,-28(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:447
    reg_temp |= RCU_CKSYSSRC_PLLDIG;
 80023a6:	fe442783          	lw	a5,-28(s0)
 80023aa:	0027e793          	ori	a5,a5,2
 80023ae:	fef42223          	sw	a5,-28(s0)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:448
    RCU_CFG0 = reg_temp;
 80023b2:	400247b7          	lui	a5,0x40024
 80023b6:	80878793          	addi	a5,a5,-2040 # 40023808 <_sp+0x1ffdb808>
 80023ba:	fe442703          	lw	a4,-28(s0)
 80023be:	c398                	sw	a4,0(a5)
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:451

    /* wait until PLLDIG is selected as system clock */
    while(RCU_SCSS_PLLDIG != (RCU_CFG0 & RCU_CFG0_SCSS)){
 80023c0:	0001                	nop
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:451 (discriminator 1)
 80023c2:	400247b7          	lui	a5,0x40024
 80023c6:	80878793          	addi	a5,a5,-2040 # 40023808 <_sp+0x1ffdb808>
 80023ca:	439c                	lw	a5,0(a5)
 80023cc:	00c7f713          	andi	a4,a5,12
 80023d0:	47a1                	li	a5,8
 80023d2:	fef718e3          	bne	a4,a5,80023c2 <system_clock_160m_hxtal+0x1ce>
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:453
    }
} /* __SYSTEM_CLOCK_IRC16M */
 80023d6:	0001                	nop
 80023d8:	0001                	nop
 80023da:	4472                	lw	s0,28(sp)
 80023dc:	6105                	addi	sp,sp,32
 80023de:	8082                	ret

080023e0 <gd32vw55x_firmware_version_get>:
gd32vw55x_firmware_version_get():
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:590
    \param[in]  none
    \param[out] none
    \retval     firmware version
*/
uint32_t gd32vw55x_firmware_version_get(void)
{
 80023e0:	1141                	addi	sp,sp,-16
 80023e2:	c622                	sw	s0,12(sp)
 80023e4:	0800                	addi	s0,sp,16
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:591
    return __GD32VW55X_STDPERIPH_VERSION;
 80023e6:	010407b7          	lui	a5,0x1040
C:\Users\cymr9000p\Desktop\GD32\cc\GD RISC-V MCU Debug/../Firmware/GD32VW55x_standard_peripheral/system_gd32vw55x.c:592
}
 80023ea:	853e                	mv	a0,a5
 80023ec:	4432                	lw	s0,12(sp)
 80023ee:	0141                	addi	sp,sp,16
 80023f0:	8082                	ret

080023f2 <atexit>:
atexit():
 80023f2:	85aa                	mv	a1,a0
 80023f4:	4681                	li	a3,0
 80023f6:	4601                	li	a2,0
 80023f8:	4501                	li	a0,0
 80023fa:	a8fd                	j	80024f8 <__register_exitproc>

080023fc <__libc_fini_array>:
__libc_fini_array():
 80023fc:	1141                	addi	sp,sp,-16
 80023fe:	c422                	sw	s0,8(sp)
 8002400:	c226                	sw	s1,4(sp)
 8002402:	00001417          	auipc	s0,0x1
 8002406:	26440413          	addi	s0,s0,612 # 8003666 <__fini_array_end>
 800240a:	00001497          	auipc	s1,0x1
 800240e:	25c48493          	addi	s1,s1,604 # 8003666 <__fini_array_end>
 8002412:	8c05                	sub	s0,s0,s1
 8002414:	c606                	sw	ra,12(sp)
 8002416:	8409                	srai	s0,s0,0x2
 8002418:	e411                	bnez	s0,8002424 <__libc_fini_array+0x28>
 800241a:	40b2                	lw	ra,12(sp)
 800241c:	4422                	lw	s0,8(sp)
 800241e:	4492                	lw	s1,4(sp)
 8002420:	0141                	addi	sp,sp,16
 8002422:	8082                	ret
 8002424:	147d                	addi	s0,s0,-1
 8002426:	00241793          	slli	a5,s0,0x2
 800242a:	97a6                	add	a5,a5,s1
 800242c:	439c                	lw	a5,0(a5)
 800242e:	9782                	jalr	a5
 8002430:	b7e5                	j	8002418 <__libc_fini_array+0x1c>

08002432 <__libc_init_array>:
__libc_init_array():
 8002432:	1141                	addi	sp,sp,-16
 8002434:	c422                	sw	s0,8(sp)
 8002436:	c226                	sw	s1,4(sp)
 8002438:	00001417          	auipc	s0,0x1
 800243c:	22e40413          	addi	s0,s0,558 # 8003666 <__fini_array_end>
 8002440:	00001497          	auipc	s1,0x1
 8002444:	22648493          	addi	s1,s1,550 # 8003666 <__fini_array_end>
 8002448:	8c81                	sub	s1,s1,s0
 800244a:	c04a                	sw	s2,0(sp)
 800244c:	c606                	sw	ra,12(sp)
 800244e:	8489                	srai	s1,s1,0x2
 8002450:	4901                	li	s2,0
 8002452:	02991563          	bne	s2,s1,800247c <__libc_init_array+0x4a>
 8002456:	00001417          	auipc	s0,0x1
 800245a:	21040413          	addi	s0,s0,528 # 8003666 <__fini_array_end>
 800245e:	00001497          	auipc	s1,0x1
 8002462:	20848493          	addi	s1,s1,520 # 8003666 <__fini_array_end>
 8002466:	8c81                	sub	s1,s1,s0
 8002468:	8489                	srai	s1,s1,0x2
 800246a:	4901                	li	s2,0
 800246c:	00991d63          	bne	s2,s1,8002486 <__libc_init_array+0x54>
 8002470:	40b2                	lw	ra,12(sp)
 8002472:	4422                	lw	s0,8(sp)
 8002474:	4492                	lw	s1,4(sp)
 8002476:	4902                	lw	s2,0(sp)
 8002478:	0141                	addi	sp,sp,16
 800247a:	8082                	ret
 800247c:	401c                	lw	a5,0(s0)
 800247e:	0905                	addi	s2,s2,1
 8002480:	0411                	addi	s0,s0,4
 8002482:	9782                	jalr	a5
 8002484:	b7f9                	j	8002452 <__libc_init_array+0x20>
 8002486:	401c                	lw	a5,0(s0)
 8002488:	0905                	addi	s2,s2,1
 800248a:	0411                	addi	s0,s0,4
 800248c:	9782                	jalr	a5
 800248e:	bff9                	j	800246c <__libc_init_array+0x3a>

08002490 <iprintf>:
printf():
 8002490:	715d                	addi	sp,sp,-80
 8002492:	d422                	sw	s0,40(sp)
 8002494:	d606                	sw	ra,44(sp)
 8002496:	842a                	mv	s0,a0
 8002498:	da2e                	sw	a1,52(sp)
 800249a:	dc32                	sw	a2,56(sp)
 800249c:	de36                	sw	a3,60(sp)
 800249e:	c0ba                	sw	a4,64(sp)
 80024a0:	c2be                	sw	a5,68(sp)
 80024a2:	c4c2                	sw	a6,72(sp)
 80024a4:	c6c6                	sw	a7,76(sp)
 80024a6:	8281a503          	lw	a0,-2008(gp) # 200000b0 <_impure_ptr>
 80024aa:	c511                	beqz	a0,80024b6 <iprintf+0x26>
 80024ac:	4d1c                	lw	a5,24(a0)
 80024ae:	e781                	bnez	a5,80024b6 <iprintf+0x26>
 80024b0:	c62a                	sw	a0,12(sp)
 80024b2:	2a85                	jal	8002622 <__sinit>
 80024b4:	4532                	lw	a0,12(sp)
 80024b6:	450c                	lw	a1,8(a0)
 80024b8:	1854                	addi	a3,sp,52
 80024ba:	8622                	mv	a2,s0
 80024bc:	ce36                	sw	a3,28(sp)
 80024be:	2955                	jal	8002972 <_vfiprintf_r>
 80024c0:	50b2                	lw	ra,44(sp)
 80024c2:	5422                	lw	s0,40(sp)
 80024c4:	6161                	addi	sp,sp,80
 80024c6:	8082                	ret

080024c8 <isatty>:
isatty():
 80024c8:	ed4fe06f          	j	8000b9c <_isatty>

080024cc <_write_r>:
_write_r():
 80024cc:	1141                	addi	sp,sp,-16
 80024ce:	c422                	sw	s0,8(sp)
 80024d0:	842a                	mv	s0,a0
 80024d2:	852e                	mv	a0,a1
 80024d4:	85b2                	mv	a1,a2
 80024d6:	8636                	mv	a2,a3
 80024d8:	8401a823          	sw	zero,-1968(gp) # 200000d8 <errno>
 80024dc:	c606                	sw	ra,12(sp)
 80024de:	fcefe0ef          	jal	ra,8000cac <_write>
 80024e2:	57fd                	li	a5,-1
 80024e4:	00f51663          	bne	a0,a5,80024f0 <_write_r+0x24>
 80024e8:	8501a783          	lw	a5,-1968(gp) # 200000d8 <errno>
 80024ec:	c391                	beqz	a5,80024f0 <_write_r+0x24>
 80024ee:	c01c                	sw	a5,0(s0)
 80024f0:	40b2                	lw	ra,12(sp)
 80024f2:	4422                	lw	s0,8(sp)
 80024f4:	0141                	addi	sp,sp,16
 80024f6:	8082                	ret

080024f8 <__register_exitproc>:
__register_exitproc():
 80024f8:	88aa                	mv	a7,a0
 80024fa:	84418513          	addi	a0,gp,-1980 # 200000cc <_global_atexit>
 80024fe:	411c                	lw	a5,0(a0)
 8002500:	ef81                	bnez	a5,8002518 <__register_exitproc+0x20>
 8002502:	88818713          	addi	a4,gp,-1912 # 20000110 <_global_atexit0>
 8002506:	c118                	sw	a4,0(a0)
 8002508:	00000513          	li	a0,0
 800250c:	87ba                	mv	a5,a4
 800250e:	c509                	beqz	a0,8002518 <__register_exitproc+0x20>
 8002510:	411c                	lw	a5,0(a0)
 8002512:	08f72423          	sw	a5,136(a4) # 300088 <__stack_size+0x2ff888>
 8002516:	87ba                	mv	a5,a4
 8002518:	43d8                	lw	a4,4(a5)
 800251a:	487d                	li	a6,31
 800251c:	557d                	li	a0,-1
 800251e:	04e84663          	blt	a6,a4,800256a <__register_exitproc+0x72>
 8002522:	02088d63          	beqz	a7,800255c <__register_exitproc+0x64>
 8002526:	0887a803          	lw	a6,136(a5) # 1040088 <__stack_size+0x103f888>
 800252a:	04080063          	beqz	a6,800256a <__register_exitproc+0x72>
 800252e:	00271513          	slli	a0,a4,0x2
 8002532:	9542                	add	a0,a0,a6
 8002534:	c110                	sw	a2,0(a0)
 8002536:	10082303          	lw	t1,256(a6)
 800253a:	4605                	li	a2,1
 800253c:	00e61633          	sll	a2,a2,a4
 8002540:	00c36333          	or	t1,t1,a2
 8002544:	10682023          	sw	t1,256(a6)
 8002548:	08d52023          	sw	a3,128(a0)
 800254c:	4689                	li	a3,2
 800254e:	00d89763          	bne	a7,a3,800255c <__register_exitproc+0x64>
 8002552:	10482683          	lw	a3,260(a6)
 8002556:	8e55                	or	a2,a2,a3
 8002558:	10c82223          	sw	a2,260(a6)
 800255c:	00170693          	addi	a3,a4,1
 8002560:	070a                	slli	a4,a4,0x2
 8002562:	c3d4                	sw	a3,4(a5)
 8002564:	97ba                	add	a5,a5,a4
 8002566:	c78c                	sw	a1,8(a5)
 8002568:	4501                	li	a0,0
 800256a:	8082                	ret

0800256c <std>:
std():
 800256c:	1141                	addi	sp,sp,-16
 800256e:	c422                	sw	s0,8(sp)
 8002570:	c606                	sw	ra,12(sp)
 8002572:	842a                	mv	s0,a0
 8002574:	00b51623          	sh	a1,12(a0)
 8002578:	00c51723          	sh	a2,14(a0)
 800257c:	00052023          	sw	zero,0(a0)
 8002580:	00052223          	sw	zero,4(a0)
 8002584:	00052423          	sw	zero,8(a0)
 8002588:	06052223          	sw	zero,100(a0)
 800258c:	00052823          	sw	zero,16(a0)
 8002590:	00052a23          	sw	zero,20(a0)
 8002594:	00052c23          	sw	zero,24(a0)
 8002598:	4621                	li	a2,8
 800259a:	4581                	li	a1,0
 800259c:	05c50513          	addi	a0,a0,92
 80025a0:	22ed                	jal	800278a <memset>
 80025a2:	00001797          	auipc	a5,0x1
 80025a6:	a0c78793          	addi	a5,a5,-1524 # 8002fae <__sread>
 80025aa:	d05c                	sw	a5,36(s0)
 80025ac:	00001797          	auipc	a5,0x1
 80025b0:	a3278793          	addi	a5,a5,-1486 # 8002fde <__swrite>
 80025b4:	d41c                	sw	a5,40(s0)
 80025b6:	00001797          	auipc	a5,0x1
 80025ba:	a7878793          	addi	a5,a5,-1416 # 800302e <__sseek>
 80025be:	d45c                	sw	a5,44(s0)
 80025c0:	00001797          	auipc	a5,0x1
 80025c4:	aa478793          	addi	a5,a5,-1372 # 8003064 <__sclose>
 80025c8:	40b2                	lw	ra,12(sp)
 80025ca:	d000                	sw	s0,32(s0)
 80025cc:	d81c                	sw	a5,48(s0)
 80025ce:	4422                	lw	s0,8(sp)
 80025d0:	0141                	addi	sp,sp,16
 80025d2:	8082                	ret

080025d4 <_cleanup_r>:
_cleanup_r():
 80025d4:	00001597          	auipc	a1,0x1
 80025d8:	dce58593          	addi	a1,a1,-562 # 80033a2 <_fflush_r>
 80025dc:	a291                	j	8002720 <_fwalk_reent>

080025de <__sfmoreglue>:
__sfmoreglue():
 80025de:	1141                	addi	sp,sp,-16
 80025e0:	c226                	sw	s1,4(sp)
 80025e2:	06800613          	li	a2,104
 80025e6:	fff58493          	addi	s1,a1,-1
 80025ea:	02c484b3          	mul	s1,s1,a2
 80025ee:	c04a                	sw	s2,0(sp)
 80025f0:	892e                	mv	s2,a1
 80025f2:	c422                	sw	s0,8(sp)
 80025f4:	c606                	sw	ra,12(sp)
 80025f6:	07448593          	addi	a1,s1,116
 80025fa:	2c25                	jal	8002832 <_malloc_r>
 80025fc:	842a                	mv	s0,a0
 80025fe:	c919                	beqz	a0,8002614 <__sfmoreglue+0x36>
 8002600:	00052023          	sw	zero,0(a0)
 8002604:	01252223          	sw	s2,4(a0)
 8002608:	0531                	addi	a0,a0,12
 800260a:	c408                	sw	a0,8(s0)
 800260c:	06848613          	addi	a2,s1,104
 8002610:	4581                	li	a1,0
 8002612:	2aa5                	jal	800278a <memset>
 8002614:	40b2                	lw	ra,12(sp)
 8002616:	8522                	mv	a0,s0
 8002618:	4422                	lw	s0,8(sp)
 800261a:	4492                	lw	s1,4(sp)
 800261c:	4902                	lw	s2,0(sp)
 800261e:	0141                	addi	sp,sp,16
 8002620:	8082                	ret

08002622 <__sinit>:
__sinit():
 8002622:	4d1c                	lw	a5,24(a0)
 8002624:	e3ad                	bnez	a5,8002686 <__sinit+0x64>
 8002626:	1141                	addi	sp,sp,-16
 8002628:	c422                	sw	s0,8(sp)
 800262a:	c606                	sw	ra,12(sp)
 800262c:	00000797          	auipc	a5,0x0
 8002630:	fa878793          	addi	a5,a5,-88 # 80025d4 <_cleanup_r>
 8002634:	d51c                	sw	a5,40(a0)
 8002636:	04052423          	sw	zero,72(a0)
 800263a:	04052623          	sw	zero,76(a0)
 800263e:	04052823          	sw	zero,80(a0)
 8002642:	8301a783          	lw	a5,-2000(gp) # 200000b8 <_global_impure_ptr>
 8002646:	842a                	mv	s0,a0
 8002648:	00f51463          	bne	a0,a5,8002650 <__sinit+0x2e>
 800264c:	4785                	li	a5,1
 800264e:	cd1c                	sw	a5,24(a0)
 8002650:	8522                	mv	a0,s0
 8002652:	281d                	jal	8002688 <__sfp>
 8002654:	c048                	sw	a0,4(s0)
 8002656:	8522                	mv	a0,s0
 8002658:	2805                	jal	8002688 <__sfp>
 800265a:	c408                	sw	a0,8(s0)
 800265c:	8522                	mv	a0,s0
 800265e:	202d                	jal	8002688 <__sfp>
 8002660:	c448                	sw	a0,12(s0)
 8002662:	4048                	lw	a0,4(s0)
 8002664:	4601                	li	a2,0
 8002666:	4591                	li	a1,4
 8002668:	3711                	jal	800256c <std>
 800266a:	4408                	lw	a0,8(s0)
 800266c:	4605                	li	a2,1
 800266e:	45a5                	li	a1,9
 8002670:	3df5                	jal	800256c <std>
 8002672:	4448                	lw	a0,12(s0)
 8002674:	4609                	li	a2,2
 8002676:	45c9                	li	a1,18
 8002678:	3dd5                	jal	800256c <std>
 800267a:	4785                	li	a5,1
 800267c:	40b2                	lw	ra,12(sp)
 800267e:	cc1c                	sw	a5,24(s0)
 8002680:	4422                	lw	s0,8(sp)
 8002682:	0141                	addi	sp,sp,16
 8002684:	8082                	ret
 8002686:	8082                	ret

08002688 <__sfp>:
__sfp():
 8002688:	1141                	addi	sp,sp,-16
 800268a:	c226                	sw	s1,4(sp)
 800268c:	8301a483          	lw	s1,-2000(gp) # 200000b8 <_global_impure_ptr>
 8002690:	4c9c                	lw	a5,24(s1)
 8002692:	c04a                	sw	s2,0(sp)
 8002694:	c606                	sw	ra,12(sp)
 8002696:	c422                	sw	s0,8(sp)
 8002698:	892a                	mv	s2,a0
 800269a:	e399                	bnez	a5,80026a0 <__sfp+0x18>
 800269c:	8526                	mv	a0,s1
 800269e:	3751                	jal	8002622 <__sinit>
 80026a0:	04848493          	addi	s1,s1,72
 80026a4:	4480                	lw	s0,8(s1)
 80026a6:	40dc                	lw	a5,4(s1)
 80026a8:	17fd                	addi	a5,a5,-1
 80026aa:	0007d663          	bgez	a5,80026b6 <__sfp+0x2e>
 80026ae:	409c                	lw	a5,0(s1)
 80026b0:	cfb1                	beqz	a5,800270c <__sfp+0x84>
 80026b2:	4084                	lw	s1,0(s1)
 80026b4:	bfc5                	j	80026a4 <__sfp+0x1c>
 80026b6:	00c41703          	lh	a4,12(s0)
 80026ba:	e731                	bnez	a4,8002706 <__sfp+0x7e>
 80026bc:	77c1                	lui	a5,0xffff0
 80026be:	0785                	addi	a5,a5,1
 80026c0:	06042223          	sw	zero,100(s0)
 80026c4:	00042023          	sw	zero,0(s0)
 80026c8:	00042223          	sw	zero,4(s0)
 80026cc:	00042423          	sw	zero,8(s0)
 80026d0:	c45c                	sw	a5,12(s0)
 80026d2:	00042823          	sw	zero,16(s0)
 80026d6:	00042a23          	sw	zero,20(s0)
 80026da:	00042c23          	sw	zero,24(s0)
 80026de:	4621                	li	a2,8
 80026e0:	4581                	li	a1,0
 80026e2:	05c40513          	addi	a0,s0,92
 80026e6:	2055                	jal	800278a <memset>
 80026e8:	02042a23          	sw	zero,52(s0)
 80026ec:	02042c23          	sw	zero,56(s0)
 80026f0:	04042423          	sw	zero,72(s0)
 80026f4:	04042623          	sw	zero,76(s0)
 80026f8:	40b2                	lw	ra,12(sp)
 80026fa:	8522                	mv	a0,s0
 80026fc:	4422                	lw	s0,8(sp)
 80026fe:	4492                	lw	s1,4(sp)
 8002700:	4902                	lw	s2,0(sp)
 8002702:	0141                	addi	sp,sp,16
 8002704:	8082                	ret
 8002706:	06840413          	addi	s0,s0,104
 800270a:	bf79                	j	80026a8 <__sfp+0x20>
 800270c:	4591                	li	a1,4
 800270e:	854a                	mv	a0,s2
 8002710:	35f9                	jal	80025de <__sfmoreglue>
 8002712:	c088                	sw	a0,0(s1)
 8002714:	842a                	mv	s0,a0
 8002716:	fd51                	bnez	a0,80026b2 <__sfp+0x2a>
 8002718:	47b1                	li	a5,12
 800271a:	00f92023          	sw	a5,0(s2)
 800271e:	bfe9                	j	80026f8 <__sfp+0x70>

08002720 <_fwalk_reent>:
_fwalk_reent():
 8002720:	7179                	addi	sp,sp,-48
 8002722:	d422                	sw	s0,40(sp)
 8002724:	d04a                	sw	s2,32(sp)
 8002726:	ce4e                	sw	s3,28(sp)
 8002728:	cc52                	sw	s4,24(sp)
 800272a:	c85a                	sw	s6,16(sp)
 800272c:	c65e                	sw	s7,12(sp)
 800272e:	d606                	sw	ra,44(sp)
 8002730:	d226                	sw	s1,36(sp)
 8002732:	ca56                	sw	s5,20(sp)
 8002734:	892a                	mv	s2,a0
 8002736:	8a2e                	mv	s4,a1
 8002738:	04850413          	addi	s0,a0,72
 800273c:	4981                	li	s3,0
 800273e:	4b05                	li	s6,1
 8002740:	5bfd                	li	s7,-1
 8002742:	4404                	lw	s1,8(s0)
 8002744:	00442a83          	lw	s5,4(s0)
 8002748:	1afd                	addi	s5,s5,-1
 800274a:	020ad063          	bgez	s5,800276a <_fwalk_reent+0x4a>
 800274e:	4000                	lw	s0,0(s0)
 8002750:	f86d                	bnez	s0,8002742 <_fwalk_reent+0x22>
 8002752:	50b2                	lw	ra,44(sp)
 8002754:	5422                	lw	s0,40(sp)
 8002756:	5492                	lw	s1,36(sp)
 8002758:	5902                	lw	s2,32(sp)
 800275a:	4a62                	lw	s4,24(sp)
 800275c:	4ad2                	lw	s5,20(sp)
 800275e:	4b42                	lw	s6,16(sp)
 8002760:	4bb2                	lw	s7,12(sp)
 8002762:	854e                	mv	a0,s3
 8002764:	49f2                	lw	s3,28(sp)
 8002766:	6145                	addi	sp,sp,48
 8002768:	8082                	ret
 800276a:	00c4d783          	lhu	a5,12(s1)
 800276e:	00fb7b63          	bgeu	s6,a5,8002784 <_fwalk_reent+0x64>
 8002772:	00e49783          	lh	a5,14(s1)
 8002776:	01778763          	beq	a5,s7,8002784 <_fwalk_reent+0x64>
 800277a:	85a6                	mv	a1,s1
 800277c:	854a                	mv	a0,s2
 800277e:	9a02                	jalr	s4
 8002780:	00a9e9b3          	or	s3,s3,a0
 8002784:	06848493          	addi	s1,s1,104
 8002788:	b7c1                	j	8002748 <_fwalk_reent+0x28>

0800278a <memset>:
memset():
 800278a:	433d                	li	t1,15
 800278c:	872a                	mv	a4,a0
 800278e:	02c37363          	bgeu	t1,a2,80027b4 <memset+0x2a>
 8002792:	00f77793          	andi	a5,a4,15
 8002796:	efbd                	bnez	a5,8002814 <memset+0x8a>
 8002798:	e5ad                	bnez	a1,8002802 <memset+0x78>
 800279a:	ff067693          	andi	a3,a2,-16
 800279e:	8a3d                	andi	a2,a2,15
 80027a0:	96ba                	add	a3,a3,a4
 80027a2:	c30c                	sw	a1,0(a4)
 80027a4:	c34c                	sw	a1,4(a4)
 80027a6:	c70c                	sw	a1,8(a4)
 80027a8:	c74c                	sw	a1,12(a4)
 80027aa:	0741                	addi	a4,a4,16
 80027ac:	fed76be3          	bltu	a4,a3,80027a2 <memset+0x18>
 80027b0:	e211                	bnez	a2,80027b4 <memset+0x2a>
 80027b2:	8082                	ret
 80027b4:	40c306b3          	sub	a3,t1,a2
 80027b8:	068a                	slli	a3,a3,0x2
 80027ba:	00000297          	auipc	t0,0x0
 80027be:	9696                	add	a3,a3,t0
 80027c0:	00a68067          	jr	10(a3)
 80027c4:	00b70723          	sb	a1,14(a4)
 80027c8:	00b706a3          	sb	a1,13(a4)
 80027cc:	00b70623          	sb	a1,12(a4)
 80027d0:	00b705a3          	sb	a1,11(a4)
 80027d4:	00b70523          	sb	a1,10(a4)
 80027d8:	00b704a3          	sb	a1,9(a4)
 80027dc:	00b70423          	sb	a1,8(a4)
 80027e0:	00b703a3          	sb	a1,7(a4)
 80027e4:	00b70323          	sb	a1,6(a4)
 80027e8:	00b702a3          	sb	a1,5(a4)
 80027ec:	00b70223          	sb	a1,4(a4)
 80027f0:	00b701a3          	sb	a1,3(a4)
 80027f4:	00b70123          	sb	a1,2(a4)
 80027f8:	00b700a3          	sb	a1,1(a4)
 80027fc:	00b70023          	sb	a1,0(a4)
 8002800:	8082                	ret
 8002802:	0ff5f593          	zext.b	a1,a1
 8002806:	00859693          	slli	a3,a1,0x8
 800280a:	8dd5                	or	a1,a1,a3
 800280c:	01059693          	slli	a3,a1,0x10
 8002810:	8dd5                	or	a1,a1,a3
 8002812:	b761                	j	800279a <memset+0x10>
 8002814:	00279693          	slli	a3,a5,0x2
 8002818:	00000297          	auipc	t0,0x0
 800281c:	9696                	add	a3,a3,t0
 800281e:	8286                	mv	t0,ra
 8002820:	fa8680e7          	jalr	-88(a3)
 8002824:	8096                	mv	ra,t0
 8002826:	17c1                	addi	a5,a5,-16
 8002828:	8f1d                	sub	a4,a4,a5
 800282a:	963e                	add	a2,a2,a5
 800282c:	f8c374e3          	bgeu	t1,a2,80027b4 <memset+0x2a>
 8002830:	b7a5                	j	8002798 <memset+0xe>

08002832 <_malloc_r>:
_malloc_r():
 8002832:	1101                	addi	sp,sp,-32
 8002834:	ca26                	sw	s1,20(sp)
 8002836:	00358493          	addi	s1,a1,3
 800283a:	98f1                	andi	s1,s1,-4
 800283c:	c84a                	sw	s2,16(sp)
 800283e:	ce06                	sw	ra,28(sp)
 8002840:	cc22                	sw	s0,24(sp)
 8002842:	c64e                	sw	s3,12(sp)
 8002844:	04a1                	addi	s1,s1,8
 8002846:	47b1                	li	a5,12
 8002848:	892a                	mv	s2,a0
 800284a:	04f4f263          	bgeu	s1,a5,800288e <_malloc_r+0x5c>
 800284e:	44b1                	li	s1,12
 8002850:	04b4e163          	bltu	s1,a1,8002892 <_malloc_r+0x60>
 8002854:	854a                	mv	a0,s2
 8002856:	4f1000ef          	jal	ra,8003546 <__malloc_lock>
 800285a:	84818693          	addi	a3,gp,-1976 # 200000d0 <__malloc_free_list>
 800285e:	4298                	lw	a4,0(a3)
 8002860:	843a                	mv	s0,a4
 8002862:	e039                	bnez	s0,80028a8 <_malloc_r+0x76>
 8002864:	84c18413          	addi	s0,gp,-1972 # 200000d4 <__malloc_sbrk_start>
 8002868:	401c                	lw	a5,0(s0)
 800286a:	e789                	bnez	a5,8002874 <_malloc_r+0x42>
 800286c:	4581                	li	a1,0
 800286e:	854a                	mv	a0,s2
 8002870:	2f19                	jal	8002f86 <_sbrk_r>
 8002872:	c008                	sw	a0,0(s0)
 8002874:	85a6                	mv	a1,s1
 8002876:	854a                	mv	a0,s2
 8002878:	2739                	jal	8002f86 <_sbrk_r>
 800287a:	59fd                	li	s3,-1
 800287c:	07351a63          	bne	a0,s3,80028f0 <_malloc_r+0xbe>
 8002880:	47b1                	li	a5,12
 8002882:	00f92023          	sw	a5,0(s2)
 8002886:	854a                	mv	a0,s2
 8002888:	4c1000ef          	jal	ra,8003548 <__malloc_unlock>
 800288c:	a031                	j	8002898 <_malloc_r+0x66>
 800288e:	fc04d1e3          	bgez	s1,8002850 <_malloc_r+0x1e>
 8002892:	47b1                	li	a5,12
 8002894:	00f92023          	sw	a5,0(s2)
 8002898:	4501                	li	a0,0
 800289a:	40f2                	lw	ra,28(sp)
 800289c:	4462                	lw	s0,24(sp)
 800289e:	44d2                	lw	s1,20(sp)
 80028a0:	4942                	lw	s2,16(sp)
 80028a2:	49b2                	lw	s3,12(sp)
 80028a4:	6105                	addi	sp,sp,32
 80028a6:	8082                	ret
 80028a8:	401c                	lw	a5,0(s0)
 80028aa:	8f85                	sub	a5,a5,s1
 80028ac:	0207cf63          	bltz	a5,80028ea <_malloc_r+0xb8>
 80028b0:	462d                	li	a2,11
 80028b2:	00f67663          	bgeu	a2,a5,80028be <_malloc_r+0x8c>
 80028b6:	c01c                	sw	a5,0(s0)
 80028b8:	943e                	add	s0,s0,a5
 80028ba:	c004                	sw	s1,0(s0)
 80028bc:	a029                	j	80028c6 <_malloc_r+0x94>
 80028be:	405c                	lw	a5,4(s0)
 80028c0:	02871363          	bne	a4,s0,80028e6 <_malloc_r+0xb4>
 80028c4:	c29c                	sw	a5,0(a3)
 80028c6:	854a                	mv	a0,s2
 80028c8:	481000ef          	jal	ra,8003548 <__malloc_unlock>
 80028cc:	00b40513          	addi	a0,s0,11
 80028d0:	00440793          	addi	a5,s0,4
 80028d4:	9961                	andi	a0,a0,-8
 80028d6:	40f50733          	sub	a4,a0,a5
 80028da:	fcf500e3          	beq	a0,a5,800289a <_malloc_r+0x68>
 80028de:	943a                	add	s0,s0,a4
 80028e0:	8f89                	sub	a5,a5,a0
 80028e2:	c01c                	sw	a5,0(s0)
 80028e4:	bf5d                	j	800289a <_malloc_r+0x68>
 80028e6:	c35c                	sw	a5,4(a4)
 80028e8:	bff9                	j	80028c6 <_malloc_r+0x94>
 80028ea:	8722                	mv	a4,s0
 80028ec:	4040                	lw	s0,4(s0)
 80028ee:	bf95                	j	8002862 <_malloc_r+0x30>
 80028f0:	00350413          	addi	s0,a0,3
 80028f4:	9871                	andi	s0,s0,-4
 80028f6:	fc8502e3          	beq	a0,s0,80028ba <_malloc_r+0x88>
 80028fa:	40a405b3          	sub	a1,s0,a0
 80028fe:	854a                	mv	a0,s2
 8002900:	2559                	jal	8002f86 <_sbrk_r>
 8002902:	fb351ce3          	bne	a0,s3,80028ba <_malloc_r+0x88>
 8002906:	bfad                	j	8002880 <_malloc_r+0x4e>

08002908 <__sfputc_r>:
__sfputc_r():
 8002908:	461c                	lw	a5,8(a2)
 800290a:	17fd                	addi	a5,a5,-1
 800290c:	c61c                	sw	a5,8(a2)
 800290e:	0007d963          	bgez	a5,8002920 <__sfputc_r+0x18>
 8002912:	4e18                	lw	a4,24(a2)
 8002914:	00e7c563          	blt	a5,a4,800291e <__sfputc_r+0x16>
 8002918:	47a9                	li	a5,10
 800291a:	00f59363          	bne	a1,a5,8002920 <__sfputc_r+0x18>
 800291e:	a7b1                	j	800306a <__swbuf_r>
 8002920:	421c                	lw	a5,0(a2)
 8002922:	852e                	mv	a0,a1
 8002924:	00178713          	addi	a4,a5,1 # ffff0001 <_sp+0xdffa8001>
 8002928:	c218                	sw	a4,0(a2)
 800292a:	00b78023          	sb	a1,0(a5)
 800292e:	8082                	ret

08002930 <__sfputs_r>:
__sfputs_r():
 8002930:	1101                	addi	sp,sp,-32
 8002932:	cc22                	sw	s0,24(sp)
 8002934:	ca26                	sw	s1,20(sp)
 8002936:	c84a                	sw	s2,16(sp)
 8002938:	c64e                	sw	s3,12(sp)
 800293a:	c452                	sw	s4,8(sp)
 800293c:	ce06                	sw	ra,28(sp)
 800293e:	892a                	mv	s2,a0
 8002940:	89ae                	mv	s3,a1
 8002942:	8432                	mv	s0,a2
 8002944:	00d604b3          	add	s1,a2,a3
 8002948:	5a7d                	li	s4,-1
 800294a:	00941463          	bne	s0,s1,8002952 <__sfputs_r+0x22>
 800294e:	4501                	li	a0,0
 8002950:	a809                	j	8002962 <__sfputs_r+0x32>
 8002952:	00044583          	lbu	a1,0(s0)
 8002956:	864e                	mv	a2,s3
 8002958:	854a                	mv	a0,s2
 800295a:	377d                	jal	8002908 <__sfputc_r>
 800295c:	0405                	addi	s0,s0,1
 800295e:	ff4516e3          	bne	a0,s4,800294a <__sfputs_r+0x1a>
 8002962:	40f2                	lw	ra,28(sp)
 8002964:	4462                	lw	s0,24(sp)
 8002966:	44d2                	lw	s1,20(sp)
 8002968:	4942                	lw	s2,16(sp)
 800296a:	49b2                	lw	s3,12(sp)
 800296c:	4a22                	lw	s4,8(sp)
 800296e:	6105                	addi	sp,sp,32
 8002970:	8082                	ret

08002972 <_vfiprintf_r>:
_vfiprintf_r():
 8002972:	7135                	addi	sp,sp,-160
 8002974:	cd22                	sw	s0,152(sp)
 8002976:	cb26                	sw	s1,148(sp)
 8002978:	c94a                	sw	s2,144(sp)
 800297a:	c74e                	sw	s3,140(sp)
 800297c:	cf06                	sw	ra,156(sp)
 800297e:	c552                	sw	s4,136(sp)
 8002980:	c356                	sw	s5,132(sp)
 8002982:	c15a                	sw	s6,128(sp)
 8002984:	dede                	sw	s7,124(sp)
 8002986:	dce2                	sw	s8,120(sp)
 8002988:	dae6                	sw	s9,116(sp)
 800298a:	89aa                	mv	s3,a0
 800298c:	84ae                	mv	s1,a1
 800298e:	8932                	mv	s2,a2
 8002990:	8436                	mv	s0,a3
 8002992:	c501                	beqz	a0,800299a <_vfiprintf_r+0x28>
 8002994:	4d1c                	lw	a5,24(a0)
 8002996:	e391                	bnez	a5,800299a <_vfiprintf_r+0x28>
 8002998:	3169                	jal	8002622 <__sinit>
 800299a:	ffffe797          	auipc	a5,0xffffe
 800299e:	9fe78793          	addi	a5,a5,-1538 # 8000398 <__sf_fake_stdin>
 80029a2:	0cf49c63          	bne	s1,a5,8002a7a <_vfiprintf_r+0x108>
 80029a6:	0049a483          	lw	s1,4(s3)
 80029aa:	00c4d783          	lhu	a5,12(s1)
 80029ae:	8ba1                	andi	a5,a5,8
 80029b0:	c7fd                	beqz	a5,8002a9e <_vfiprintf_r+0x12c>
 80029b2:	489c                	lw	a5,16(s1)
 80029b4:	c7ed                	beqz	a5,8002a9e <_vfiprintf_r+0x12c>
 80029b6:	02000793          	li	a5,32
 80029ba:	02f104a3          	sb	a5,41(sp)
 80029be:	03000793          	li	a5,48
 80029c2:	d202                	sw	zero,36(sp)
 80029c4:	02f10523          	sb	a5,42(sp)
 80029c8:	c622                	sw	s0,12(sp)
 80029ca:	02500b93          	li	s7,37
 80029ce:	ffffea97          	auipc	s5,0xffffe
 80029d2:	a0aa8a93          	addi	s5,s5,-1526 # 80003d8 <__sf_fake_stdout+0x20>
 80029d6:	4c05                	li	s8,1
 80029d8:	4b29                	li	s6,10
 80029da:	844a                	mv	s0,s2
 80029dc:	00044783          	lbu	a5,0(s0)
 80029e0:	c399                	beqz	a5,80029e6 <_vfiprintf_r+0x74>
 80029e2:	0f779063          	bne	a5,s7,8002ac2 <_vfiprintf_r+0x150>
 80029e6:	41240cb3          	sub	s9,s0,s2
 80029ea:	01240d63          	beq	s0,s2,8002a04 <_vfiprintf_r+0x92>
 80029ee:	86e6                	mv	a3,s9
 80029f0:	864a                	mv	a2,s2
 80029f2:	85a6                	mv	a1,s1
 80029f4:	854e                	mv	a0,s3
 80029f6:	3f2d                	jal	8002930 <__sfputs_r>
 80029f8:	57fd                	li	a5,-1
 80029fa:	1ef50663          	beq	a0,a5,8002be6 <_vfiprintf_r+0x274>
 80029fe:	5792                	lw	a5,36(sp)
 8002a00:	97e6                	add	a5,a5,s9
 8002a02:	d23e                	sw	a5,36(sp)
 8002a04:	00044783          	lbu	a5,0(s0)
 8002a08:	1c078f63          	beqz	a5,8002be6 <_vfiprintf_r+0x274>
 8002a0c:	57fd                	li	a5,-1
 8002a0e:	00140913          	addi	s2,s0,1
 8002a12:	c802                	sw	zero,16(sp)
 8002a14:	ce02                	sw	zero,28(sp)
 8002a16:	ca3e                	sw	a5,20(sp)
 8002a18:	cc02                	sw	zero,24(sp)
 8002a1a:	040109a3          	sb	zero,83(sp)
 8002a1e:	d482                	sw	zero,104(sp)
 8002a20:	00094583          	lbu	a1,0(s2)
 8002a24:	4615                	li	a2,5
 8002a26:	8556                	mv	a0,s5
 8002a28:	305000ef          	jal	ra,800352c <memchr>
 8002a2c:	47c2                	lw	a5,16(sp)
 8002a2e:	00190413          	addi	s0,s2,1
 8002a32:	e951                	bnez	a0,8002ac6 <_vfiprintf_r+0x154>
 8002a34:	0107f713          	andi	a4,a5,16
 8002a38:	c709                	beqz	a4,8002a42 <_vfiprintf_r+0xd0>
 8002a3a:	02000713          	li	a4,32
 8002a3e:	04e109a3          	sb	a4,83(sp)
 8002a42:	0087f713          	andi	a4,a5,8
 8002a46:	c709                	beqz	a4,8002a50 <_vfiprintf_r+0xde>
 8002a48:	02b00713          	li	a4,43
 8002a4c:	04e109a3          	sb	a4,83(sp)
 8002a50:	00094683          	lbu	a3,0(s2)
 8002a54:	02a00713          	li	a4,42
 8002a58:	06e68f63          	beq	a3,a4,8002ad6 <_vfiprintf_r+0x164>
 8002a5c:	47f2                	lw	a5,28(sp)
 8002a5e:	844a                	mv	s0,s2
 8002a60:	4681                	li	a3,0
 8002a62:	4625                	li	a2,9
 8002a64:	00044703          	lbu	a4,0(s0)
 8002a68:	00140593          	addi	a1,s0,1
 8002a6c:	fd070713          	addi	a4,a4,-48
 8002a70:	0ae67863          	bgeu	a2,a4,8002b20 <_vfiprintf_r+0x1ae>
 8002a74:	caad                	beqz	a3,8002ae6 <_vfiprintf_r+0x174>
 8002a76:	ce3e                	sw	a5,28(sp)
 8002a78:	a0bd                	j	8002ae6 <_vfiprintf_r+0x174>
 8002a7a:	ffffe797          	auipc	a5,0xffffe
 8002a7e:	93e78793          	addi	a5,a5,-1730 # 80003b8 <__sf_fake_stdout>
 8002a82:	00f49563          	bne	s1,a5,8002a8c <_vfiprintf_r+0x11a>
 8002a86:	0089a483          	lw	s1,8(s3)
 8002a8a:	b705                	j	80029aa <_vfiprintf_r+0x38>
 8002a8c:	ffffe797          	auipc	a5,0xffffe
 8002a90:	8ec78793          	addi	a5,a5,-1812 # 8000378 <__sf_fake_stderr>
 8002a94:	f0f49be3          	bne	s1,a5,80029aa <_vfiprintf_r+0x38>
 8002a98:	00c9a483          	lw	s1,12(s3)
 8002a9c:	b739                	j	80029aa <_vfiprintf_r+0x38>
 8002a9e:	85a6                	mv	a1,s1
 8002aa0:	854e                	mv	a0,s3
 8002aa2:	2569                	jal	800312c <__swsetup_r>
 8002aa4:	d909                	beqz	a0,80029b6 <_vfiprintf_r+0x44>
 8002aa6:	557d                	li	a0,-1
 8002aa8:	40fa                	lw	ra,156(sp)
 8002aaa:	446a                	lw	s0,152(sp)
 8002aac:	44da                	lw	s1,148(sp)
 8002aae:	494a                	lw	s2,144(sp)
 8002ab0:	49ba                	lw	s3,140(sp)
 8002ab2:	4a2a                	lw	s4,136(sp)
 8002ab4:	4a9a                	lw	s5,132(sp)
 8002ab6:	4b0a                	lw	s6,128(sp)
 8002ab8:	5bf6                	lw	s7,124(sp)
 8002aba:	5c66                	lw	s8,120(sp)
 8002abc:	5cd6                	lw	s9,116(sp)
 8002abe:	610d                	addi	sp,sp,160
 8002ac0:	8082                	ret
 8002ac2:	0405                	addi	s0,s0,1
 8002ac4:	bf21                	j	80029dc <_vfiprintf_r+0x6a>
 8002ac6:	41550533          	sub	a0,a0,s5
 8002aca:	00ac1533          	sll	a0,s8,a0
 8002ace:	8fc9                	or	a5,a5,a0
 8002ad0:	c83e                	sw	a5,16(sp)
 8002ad2:	8922                	mv	s2,s0
 8002ad4:	b7b1                	j	8002a20 <_vfiprintf_r+0xae>
 8002ad6:	4732                	lw	a4,12(sp)
 8002ad8:	00470693          	addi	a3,a4,4
 8002adc:	4318                	lw	a4,0(a4)
 8002ade:	c636                	sw	a3,12(sp)
 8002ae0:	02074963          	bltz	a4,8002b12 <_vfiprintf_r+0x1a0>
 8002ae4:	ce3a                	sw	a4,28(sp)
 8002ae6:	00044703          	lbu	a4,0(s0)
 8002aea:	02e00793          	li	a5,46
 8002aee:	04f71f63          	bne	a4,a5,8002b4c <_vfiprintf_r+0x1da>
 8002af2:	00144703          	lbu	a4,1(s0)
 8002af6:	02a00793          	li	a5,42
 8002afa:	02f71b63          	bne	a4,a5,8002b30 <_vfiprintf_r+0x1be>
 8002afe:	47b2                	lw	a5,12(sp)
 8002b00:	0409                	addi	s0,s0,2
 8002b02:	00478713          	addi	a4,a5,4
 8002b06:	439c                	lw	a5,0(a5)
 8002b08:	c63a                	sw	a4,12(sp)
 8002b0a:	0207c163          	bltz	a5,8002b2c <_vfiprintf_r+0x1ba>
 8002b0e:	ca3e                	sw	a5,20(sp)
 8002b10:	a835                	j	8002b4c <_vfiprintf_r+0x1da>
 8002b12:	40e00733          	neg	a4,a4
 8002b16:	0027e793          	ori	a5,a5,2
 8002b1a:	ce3a                	sw	a4,28(sp)
 8002b1c:	c83e                	sw	a5,16(sp)
 8002b1e:	b7e1                	j	8002ae6 <_vfiprintf_r+0x174>
 8002b20:	036787b3          	mul	a5,a5,s6
 8002b24:	842e                	mv	s0,a1
 8002b26:	4685                	li	a3,1
 8002b28:	97ba                	add	a5,a5,a4
 8002b2a:	bf2d                	j	8002a64 <_vfiprintf_r+0xf2>
 8002b2c:	57fd                	li	a5,-1
 8002b2e:	b7c5                	j	8002b0e <_vfiprintf_r+0x19c>
 8002b30:	0405                	addi	s0,s0,1
 8002b32:	ca02                	sw	zero,20(sp)
 8002b34:	4681                	li	a3,0
 8002b36:	4781                	li	a5,0
 8002b38:	4625                	li	a2,9
 8002b3a:	00044703          	lbu	a4,0(s0)
 8002b3e:	00140593          	addi	a1,s0,1
 8002b42:	fd070713          	addi	a4,a4,-48
 8002b46:	06e67663          	bgeu	a2,a4,8002bb2 <_vfiprintf_r+0x240>
 8002b4a:	f2f1                	bnez	a3,8002b0e <_vfiprintf_r+0x19c>
 8002b4c:	00044583          	lbu	a1,0(s0)
 8002b50:	460d                	li	a2,3
 8002b52:	ffffe517          	auipc	a0,0xffffe
 8002b56:	88e50513          	addi	a0,a0,-1906 # 80003e0 <__sf_fake_stdout+0x28>
 8002b5a:	1d3000ef          	jal	ra,800352c <memchr>
 8002b5e:	cd11                	beqz	a0,8002b7a <_vfiprintf_r+0x208>
 8002b60:	ffffe797          	auipc	a5,0xffffe
 8002b64:	88078793          	addi	a5,a5,-1920 # 80003e0 <__sf_fake_stdout+0x28>
 8002b68:	8d1d                	sub	a0,a0,a5
 8002b6a:	04000793          	li	a5,64
 8002b6e:	00a797b3          	sll	a5,a5,a0
 8002b72:	4542                	lw	a0,16(sp)
 8002b74:	0405                	addi	s0,s0,1
 8002b76:	8d5d                	or	a0,a0,a5
 8002b78:	c82a                	sw	a0,16(sp)
 8002b7a:	00044583          	lbu	a1,0(s0)
 8002b7e:	4619                	li	a2,6
 8002b80:	ffffe517          	auipc	a0,0xffffe
 8002b84:	86450513          	addi	a0,a0,-1948 # 80003e4 <__sf_fake_stdout+0x2c>
 8002b88:	00140913          	addi	s2,s0,1
 8002b8c:	02b10423          	sb	a1,40(sp)
 8002b90:	19d000ef          	jal	ra,800352c <memchr>
 8002b94:	c12d                	beqz	a0,8002bf6 <_vfiprintf_r+0x284>
 8002b96:	00000793          	li	a5,0
 8002b9a:	e795                	bnez	a5,8002bc6 <_vfiprintf_r+0x254>
 8002b9c:	4742                	lw	a4,16(sp)
 8002b9e:	47b2                	lw	a5,12(sp)
 8002ba0:	10077713          	andi	a4,a4,256
 8002ba4:	cf09                	beqz	a4,8002bbe <_vfiprintf_r+0x24c>
 8002ba6:	0791                	addi	a5,a5,4
 8002ba8:	c63e                	sw	a5,12(sp)
 8002baa:	5792                	lw	a5,36(sp)
 8002bac:	97d2                	add	a5,a5,s4
 8002bae:	d23e                	sw	a5,36(sp)
 8002bb0:	b52d                	j	80029da <_vfiprintf_r+0x68>
 8002bb2:	036787b3          	mul	a5,a5,s6
 8002bb6:	842e                	mv	s0,a1
 8002bb8:	4685                	li	a3,1
 8002bba:	97ba                	add	a5,a5,a4
 8002bbc:	bfbd                	j	8002b3a <_vfiprintf_r+0x1c8>
 8002bbe:	079d                	addi	a5,a5,7
 8002bc0:	9be1                	andi	a5,a5,-8
 8002bc2:	07a1                	addi	a5,a5,8
 8002bc4:	b7d5                	j	8002ba8 <_vfiprintf_r+0x236>
 8002bc6:	0078                	addi	a4,sp,12
 8002bc8:	00000697          	auipc	a3,0x0
 8002bcc:	d6868693          	addi	a3,a3,-664 # 8002930 <__sfputs_r>
 8002bd0:	8626                	mv	a2,s1
 8002bd2:	080c                	addi	a1,sp,16
 8002bd4:	854e                	mv	a0,s3
 8002bd6:	00000097          	auipc	ra,0x0
 8002bda:	000000e7          	jalr	zero # 0 <__stack_size-0x800>
 8002bde:	57fd                	li	a5,-1
 8002be0:	8a2a                	mv	s4,a0
 8002be2:	fcf514e3          	bne	a0,a5,8002baa <_vfiprintf_r+0x238>
 8002be6:	00c4d783          	lhu	a5,12(s1)
 8002bea:	0407f793          	andi	a5,a5,64
 8002bee:	ea079ce3          	bnez	a5,8002aa6 <_vfiprintf_r+0x134>
 8002bf2:	5512                	lw	a0,36(sp)
 8002bf4:	bd55                	j	8002aa8 <_vfiprintf_r+0x136>
 8002bf6:	0078                	addi	a4,sp,12
 8002bf8:	00000697          	auipc	a3,0x0
 8002bfc:	d3868693          	addi	a3,a3,-712 # 8002930 <__sfputs_r>
 8002c00:	8626                	mv	a2,s1
 8002c02:	080c                	addi	a1,sp,16
 8002c04:	854e                	mv	a0,s3
 8002c06:	2a01                	jal	8002d16 <_printf_i>
 8002c08:	bfd9                	j	8002bde <_vfiprintf_r+0x26c>

08002c0a <_printf_common>:
_printf_common():
 8002c0a:	7179                	addi	sp,sp,-48
 8002c0c:	cc52                	sw	s4,24(sp)
 8002c0e:	499c                	lw	a5,16(a1)
 8002c10:	8a3a                	mv	s4,a4
 8002c12:	4598                	lw	a4,8(a1)
 8002c14:	d422                	sw	s0,40(sp)
 8002c16:	d226                	sw	s1,36(sp)
 8002c18:	ce4e                	sw	s3,28(sp)
 8002c1a:	ca56                	sw	s5,20(sp)
 8002c1c:	d606                	sw	ra,44(sp)
 8002c1e:	d04a                	sw	s2,32(sp)
 8002c20:	c85a                	sw	s6,16(sp)
 8002c22:	c65e                	sw	s7,12(sp)
 8002c24:	89aa                	mv	s3,a0
 8002c26:	842e                	mv	s0,a1
 8002c28:	84b2                	mv	s1,a2
 8002c2a:	8ab6                	mv	s5,a3
 8002c2c:	00e7d363          	bge	a5,a4,8002c32 <_printf_common+0x28>
 8002c30:	87ba                	mv	a5,a4
 8002c32:	c09c                	sw	a5,0(s1)
 8002c34:	04344703          	lbu	a4,67(s0)
 8002c38:	c319                	beqz	a4,8002c3e <_printf_common+0x34>
 8002c3a:	0785                	addi	a5,a5,1
 8002c3c:	c09c                	sw	a5,0(s1)
 8002c3e:	401c                	lw	a5,0(s0)
 8002c40:	0207f793          	andi	a5,a5,32
 8002c44:	c781                	beqz	a5,8002c4c <_printf_common+0x42>
 8002c46:	409c                	lw	a5,0(s1)
 8002c48:	0789                	addi	a5,a5,2
 8002c4a:	c09c                	sw	a5,0(s1)
 8002c4c:	00042903          	lw	s2,0(s0)
 8002c50:	00697913          	andi	s2,s2,6
 8002c54:	00091a63          	bnez	s2,8002c68 <_printf_common+0x5e>
 8002c58:	01940b13          	addi	s6,s0,25
 8002c5c:	5bfd                	li	s7,-1
 8002c5e:	445c                	lw	a5,12(s0)
 8002c60:	4098                	lw	a4,0(s1)
 8002c62:	8f99                	sub	a5,a5,a4
 8002c64:	04f94c63          	blt	s2,a5,8002cbc <_printf_common+0xb2>
 8002c68:	04344783          	lbu	a5,67(s0)
 8002c6c:	00f036b3          	snez	a3,a5
 8002c70:	401c                	lw	a5,0(s0)
 8002c72:	0207f793          	andi	a5,a5,32
 8002c76:	eba5                	bnez	a5,8002ce6 <_printf_common+0xdc>
 8002c78:	04340613          	addi	a2,s0,67
 8002c7c:	85d6                	mv	a1,s5
 8002c7e:	854e                	mv	a0,s3
 8002c80:	9a02                	jalr	s4
 8002c82:	57fd                	li	a5,-1
 8002c84:	04f50363          	beq	a0,a5,8002cca <_printf_common+0xc0>
 8002c88:	401c                	lw	a5,0(s0)
 8002c8a:	4611                	li	a2,4
 8002c8c:	4098                	lw	a4,0(s1)
 8002c8e:	8b99                	andi	a5,a5,6
 8002c90:	4454                	lw	a3,12(s0)
 8002c92:	4481                	li	s1,0
 8002c94:	00c79763          	bne	a5,a2,8002ca2 <_printf_common+0x98>
 8002c98:	40e684b3          	sub	s1,a3,a4
 8002c9c:	0004d363          	bgez	s1,8002ca2 <_printf_common+0x98>
 8002ca0:	4481                	li	s1,0
 8002ca2:	441c                	lw	a5,8(s0)
 8002ca4:	4818                	lw	a4,16(s0)
 8002ca6:	00f75463          	bge	a4,a5,8002cae <_printf_common+0xa4>
 8002caa:	8f99                	sub	a5,a5,a4
 8002cac:	94be                	add	s1,s1,a5
 8002cae:	4901                	li	s2,0
 8002cb0:	0469                	addi	s0,s0,26
 8002cb2:	5b7d                	li	s6,-1
 8002cb4:	05249863          	bne	s1,s2,8002d04 <_printf_common+0xfa>
 8002cb8:	4501                	li	a0,0
 8002cba:	a809                	j	8002ccc <_printf_common+0xc2>
 8002cbc:	4685                	li	a3,1
 8002cbe:	865a                	mv	a2,s6
 8002cc0:	85d6                	mv	a1,s5
 8002cc2:	854e                	mv	a0,s3
 8002cc4:	9a02                	jalr	s4
 8002cc6:	01751e63          	bne	a0,s7,8002ce2 <_printf_common+0xd8>
 8002cca:	557d                	li	a0,-1
 8002ccc:	50b2                	lw	ra,44(sp)
 8002cce:	5422                	lw	s0,40(sp)
 8002cd0:	5492                	lw	s1,36(sp)
 8002cd2:	5902                	lw	s2,32(sp)
 8002cd4:	49f2                	lw	s3,28(sp)
 8002cd6:	4a62                	lw	s4,24(sp)
 8002cd8:	4ad2                	lw	s5,20(sp)
 8002cda:	4b42                	lw	s6,16(sp)
 8002cdc:	4bb2                	lw	s7,12(sp)
 8002cde:	6145                	addi	sp,sp,48
 8002ce0:	8082                	ret
 8002ce2:	0905                	addi	s2,s2,1
 8002ce4:	bfad                	j	8002c5e <_printf_common+0x54>
 8002ce6:	00d40733          	add	a4,s0,a3
 8002cea:	03000613          	li	a2,48
 8002cee:	04c701a3          	sb	a2,67(a4)
 8002cf2:	04544703          	lbu	a4,69(s0)
 8002cf6:	00168793          	addi	a5,a3,1
 8002cfa:	97a2                	add	a5,a5,s0
 8002cfc:	0689                	addi	a3,a3,2
 8002cfe:	04e781a3          	sb	a4,67(a5)
 8002d02:	bf9d                	j	8002c78 <_printf_common+0x6e>
 8002d04:	4685                	li	a3,1
 8002d06:	8622                	mv	a2,s0
 8002d08:	85d6                	mv	a1,s5
 8002d0a:	854e                	mv	a0,s3
 8002d0c:	9a02                	jalr	s4
 8002d0e:	fb650ee3          	beq	a0,s6,8002cca <_printf_common+0xc0>
 8002d12:	0905                	addi	s2,s2,1
 8002d14:	b745                	j	8002cb4 <_printf_common+0xaa>

08002d16 <_printf_i>:
_printf_i():
 8002d16:	7179                	addi	sp,sp,-48
 8002d18:	d422                	sw	s0,40(sp)
 8002d1a:	d226                	sw	s1,36(sp)
 8002d1c:	d04a                	sw	s2,32(sp)
 8002d1e:	ce4e                	sw	s3,28(sp)
 8002d20:	d606                	sw	ra,44(sp)
 8002d22:	cc52                	sw	s4,24(sp)
 8002d24:	ca56                	sw	s5,20(sp)
 8002d26:	c85a                	sw	s6,16(sp)
 8002d28:	0185c803          	lbu	a6,24(a1)
 8002d2c:	07800793          	li	a5,120
 8002d30:	84aa                	mv	s1,a0
 8002d32:	842e                	mv	s0,a1
 8002d34:	8932                	mv	s2,a2
 8002d36:	89b6                	mv	s3,a3
 8002d38:	0107ee63          	bltu	a5,a6,8002d54 <_printf_i+0x3e>
 8002d3c:	06200793          	li	a5,98
 8002d40:	04358693          	addi	a3,a1,67
 8002d44:	0107ed63          	bltu	a5,a6,8002d5e <_printf_i+0x48>
 8002d48:	1c080563          	beqz	a6,8002f12 <_printf_i+0x1fc>
 8002d4c:	05800793          	li	a5,88
 8002d50:	12f80a63          	beq	a6,a5,8002e84 <_printf_i+0x16e>
 8002d54:	04240a93          	addi	s5,s0,66
 8002d58:	05040123          	sb	a6,66(s0)
 8002d5c:	a815                	j	8002d90 <_printf_i+0x7a>
 8002d5e:	f9d80793          	addi	a5,a6,-99
 8002d62:	0ff7f793          	zext.b	a5,a5
 8002d66:	4655                	li	a2,21
 8002d68:	fef666e3          	bltu	a2,a5,8002d54 <_printf_i+0x3e>
 8002d6c:	ffffd617          	auipc	a2,0xffffd
 8002d70:	6a860613          	addi	a2,a2,1704 # 8000414 <__sf_fake_stdout+0x5c>
 8002d74:	078a                	slli	a5,a5,0x2
 8002d76:	97b2                	add	a5,a5,a2
 8002d78:	439c                	lw	a5,0(a5)
 8002d7a:	97b2                	add	a5,a5,a2
 8002d7c:	8782                	jr	a5
 8002d7e:	431c                	lw	a5,0(a4)
 8002d80:	04258a93          	addi	s5,a1,66
 8002d84:	00478693          	addi	a3,a5,4
 8002d88:	439c                	lw	a5,0(a5)
 8002d8a:	c314                	sw	a3,0(a4)
 8002d8c:	04f58123          	sb	a5,66(a1)
 8002d90:	4785                	li	a5,1
 8002d92:	a25d                	j	8002f38 <_printf_i+0x222>
 8002d94:	419c                	lw	a5,0(a1)
 8002d96:	4308                	lw	a0,0(a4)
 8002d98:	0807f613          	andi	a2,a5,128
 8002d9c:	00450593          	addi	a1,a0,4
 8002da0:	c20d                	beqz	a2,8002dc2 <_printf_i+0xac>
 8002da2:	411c                	lw	a5,0(a0)
 8002da4:	c30c                	sw	a1,0(a4)
 8002da6:	0007d863          	bgez	a5,8002db6 <_printf_i+0xa0>
 8002daa:	02d00713          	li	a4,45
 8002dae:	40f007b3          	neg	a5,a5
 8002db2:	04e401a3          	sb	a4,67(s0)
 8002db6:	ffffd617          	auipc	a2,0xffffd
 8002dba:	63660613          	addi	a2,a2,1590 # 80003ec <__sf_fake_stdout+0x34>
 8002dbe:	4829                	li	a6,10
 8002dc0:	a0a1                	j	8002e08 <_printf_i+0xf2>
 8002dc2:	0407f613          	andi	a2,a5,64
 8002dc6:	411c                	lw	a5,0(a0)
 8002dc8:	c30c                	sw	a1,0(a4)
 8002dca:	de71                	beqz	a2,8002da6 <_printf_i+0x90>
 8002dcc:	07c2                	slli	a5,a5,0x10
 8002dce:	87c1                	srai	a5,a5,0x10
 8002dd0:	bfd9                	j	8002da6 <_printf_i+0x90>
 8002dd2:	4190                	lw	a2,0(a1)
 8002dd4:	431c                	lw	a5,0(a4)
 8002dd6:	08067513          	andi	a0,a2,128
 8002dda:	00478593          	addi	a1,a5,4
 8002dde:	c501                	beqz	a0,8002de6 <_printf_i+0xd0>
 8002de0:	c30c                	sw	a1,0(a4)
 8002de2:	439c                	lw	a5,0(a5)
 8002de4:	a039                	j	8002df2 <_printf_i+0xdc>
 8002de6:	04067613          	andi	a2,a2,64
 8002dea:	c30c                	sw	a1,0(a4)
 8002dec:	da7d                	beqz	a2,8002de2 <_printf_i+0xcc>
 8002dee:	0007d783          	lhu	a5,0(a5)
 8002df2:	06f00713          	li	a4,111
 8002df6:	ffffd617          	auipc	a2,0xffffd
 8002dfa:	5f660613          	addi	a2,a2,1526 # 80003ec <__sf_fake_stdout+0x34>
 8002dfe:	0ee80463          	beq	a6,a4,8002ee6 <_printf_i+0x1d0>
 8002e02:	4829                	li	a6,10
 8002e04:	040401a3          	sb	zero,67(s0)
 8002e08:	4058                	lw	a4,4(s0)
 8002e0a:	c418                	sw	a4,8(s0)
 8002e0c:	00074563          	bltz	a4,8002e16 <_printf_i+0x100>
 8002e10:	400c                	lw	a1,0(s0)
 8002e12:	99ed                	andi	a1,a1,-5
 8002e14:	c00c                	sw	a1,0(s0)
 8002e16:	e399                	bnez	a5,8002e1c <_printf_i+0x106>
 8002e18:	8ab6                	mv	s5,a3
 8002e1a:	cf19                	beqz	a4,8002e38 <_printf_i+0x122>
 8002e1c:	8ab6                	mv	s5,a3
 8002e1e:	0307f733          	remu	a4,a5,a6
 8002e22:	1afd                	addi	s5,s5,-1
 8002e24:	9732                	add	a4,a4,a2
 8002e26:	00074703          	lbu	a4,0(a4)
 8002e2a:	00ea8023          	sb	a4,0(s5)
 8002e2e:	873e                	mv	a4,a5
 8002e30:	0307d7b3          	divu	a5,a5,a6
 8002e34:	ff0775e3          	bgeu	a4,a6,8002e1e <_printf_i+0x108>
 8002e38:	47a1                	li	a5,8
 8002e3a:	00f81e63          	bne	a6,a5,8002e56 <_printf_i+0x140>
 8002e3e:	401c                	lw	a5,0(s0)
 8002e40:	8b85                	andi	a5,a5,1
 8002e42:	cb91                	beqz	a5,8002e56 <_printf_i+0x140>
 8002e44:	4058                	lw	a4,4(s0)
 8002e46:	481c                	lw	a5,16(s0)
 8002e48:	00e7c763          	blt	a5,a4,8002e56 <_printf_i+0x140>
 8002e4c:	03000793          	li	a5,48
 8002e50:	fefa8fa3          	sb	a5,-1(s5)
 8002e54:	1afd                	addi	s5,s5,-1
 8002e56:	415686b3          	sub	a3,a3,s5
 8002e5a:	c814                	sw	a3,16(s0)
 8002e5c:	874e                	mv	a4,s3
 8002e5e:	86ca                	mv	a3,s2
 8002e60:	0070                	addi	a2,sp,12
 8002e62:	85a2                	mv	a1,s0
 8002e64:	8526                	mv	a0,s1
 8002e66:	3355                	jal	8002c0a <_printf_common>
 8002e68:	5a7d                	li	s4,-1
 8002e6a:	0d451b63          	bne	a0,s4,8002f40 <_printf_i+0x22a>
 8002e6e:	557d                	li	a0,-1
 8002e70:	50b2                	lw	ra,44(sp)
 8002e72:	5422                	lw	s0,40(sp)
 8002e74:	5492                	lw	s1,36(sp)
 8002e76:	5902                	lw	s2,32(sp)
 8002e78:	49f2                	lw	s3,28(sp)
 8002e7a:	4a62                	lw	s4,24(sp)
 8002e7c:	4ad2                	lw	s5,20(sp)
 8002e7e:	4b42                	lw	s6,16(sp)
 8002e80:	6145                	addi	sp,sp,48
 8002e82:	8082                	ret
 8002e84:	050582a3          	sb	a6,69(a1)
 8002e88:	ffffd617          	auipc	a2,0xffffd
 8002e8c:	56460613          	addi	a2,a2,1380 # 80003ec <__sf_fake_stdout+0x34>
 8002e90:	400c                	lw	a1,0(s0)
 8002e92:	4308                	lw	a0,0(a4)
 8002e94:	0805f813          	andi	a6,a1,128
 8002e98:	411c                	lw	a5,0(a0)
 8002e9a:	0511                	addi	a0,a0,4
 8002e9c:	02080d63          	beqz	a6,8002ed6 <_printf_i+0x1c0>
 8002ea0:	c308                	sw	a0,0(a4)
 8002ea2:	0015f713          	andi	a4,a1,1
 8002ea6:	c701                	beqz	a4,8002eae <_printf_i+0x198>
 8002ea8:	0205e593          	ori	a1,a1,32
 8002eac:	c00c                	sw	a1,0(s0)
 8002eae:	4841                	li	a6,16
 8002eb0:	fbb1                	bnez	a5,8002e04 <_printf_i+0xee>
 8002eb2:	4018                	lw	a4,0(s0)
 8002eb4:	fdf77713          	andi	a4,a4,-33
 8002eb8:	c018                	sw	a4,0(s0)
 8002eba:	b7a9                	j	8002e04 <_printf_i+0xee>
 8002ebc:	419c                	lw	a5,0(a1)
 8002ebe:	0207e793          	ori	a5,a5,32
 8002ec2:	c19c                	sw	a5,0(a1)
 8002ec4:	07800793          	li	a5,120
 8002ec8:	04f402a3          	sb	a5,69(s0)
 8002ecc:	ffffd617          	auipc	a2,0xffffd
 8002ed0:	53460613          	addi	a2,a2,1332 # 8000400 <__sf_fake_stdout+0x48>
 8002ed4:	bf75                	j	8002e90 <_printf_i+0x17a>
 8002ed6:	0405f813          	andi	a6,a1,64
 8002eda:	c308                	sw	a0,0(a4)
 8002edc:	fc0803e3          	beqz	a6,8002ea2 <_printf_i+0x18c>
 8002ee0:	07c2                	slli	a5,a5,0x10
 8002ee2:	83c1                	srli	a5,a5,0x10
 8002ee4:	bf7d                	j	8002ea2 <_printf_i+0x18c>
 8002ee6:	4821                	li	a6,8
 8002ee8:	bf31                	j	8002e04 <_printf_i+0xee>
 8002eea:	4190                	lw	a2,0(a1)
 8002eec:	431c                	lw	a5,0(a4)
 8002eee:	49cc                	lw	a1,20(a1)
 8002ef0:	08067813          	andi	a6,a2,128
 8002ef4:	00478513          	addi	a0,a5,4
 8002ef8:	00080663          	beqz	a6,8002f04 <_printf_i+0x1ee>
 8002efc:	c308                	sw	a0,0(a4)
 8002efe:	439c                	lw	a5,0(a5)
 8002f00:	c38c                	sw	a1,0(a5)
 8002f02:	a801                	j	8002f12 <_printf_i+0x1fc>
 8002f04:	c308                	sw	a0,0(a4)
 8002f06:	04067613          	andi	a2,a2,64
 8002f0a:	439c                	lw	a5,0(a5)
 8002f0c:	da75                	beqz	a2,8002f00 <_printf_i+0x1ea>
 8002f0e:	00b79023          	sh	a1,0(a5)
 8002f12:	00042823          	sw	zero,16(s0)
 8002f16:	8ab6                	mv	s5,a3
 8002f18:	b791                	j	8002e5c <_printf_i+0x146>
 8002f1a:	431c                	lw	a5,0(a4)
 8002f1c:	41d0                	lw	a2,4(a1)
 8002f1e:	4581                	li	a1,0
 8002f20:	00478693          	addi	a3,a5,4
 8002f24:	c314                	sw	a3,0(a4)
 8002f26:	0007aa83          	lw	s5,0(a5)
 8002f2a:	8556                	mv	a0,s5
 8002f2c:	2501                	jal	800352c <memchr>
 8002f2e:	c501                	beqz	a0,8002f36 <_printf_i+0x220>
 8002f30:	41550533          	sub	a0,a0,s5
 8002f34:	c048                	sw	a0,4(s0)
 8002f36:	405c                	lw	a5,4(s0)
 8002f38:	c81c                	sw	a5,16(s0)
 8002f3a:	040401a3          	sb	zero,67(s0)
 8002f3e:	bf39                	j	8002e5c <_printf_i+0x146>
 8002f40:	4814                	lw	a3,16(s0)
 8002f42:	8656                	mv	a2,s5
 8002f44:	85ca                	mv	a1,s2
 8002f46:	8526                	mv	a0,s1
 8002f48:	9982                	jalr	s3
 8002f4a:	f34502e3          	beq	a0,s4,8002e6e <_printf_i+0x158>
 8002f4e:	401c                	lw	a5,0(s0)
 8002f50:	8b89                	andi	a5,a5,2
 8002f52:	e78d                	bnez	a5,8002f7c <_printf_i+0x266>
 8002f54:	47b2                	lw	a5,12(sp)
 8002f56:	4448                	lw	a0,12(s0)
 8002f58:	f0f55ce3          	bge	a0,a5,8002e70 <_printf_i+0x15a>
 8002f5c:	853e                	mv	a0,a5
 8002f5e:	bf09                	j	8002e70 <_printf_i+0x15a>
 8002f60:	4685                	li	a3,1
 8002f62:	8656                	mv	a2,s5
 8002f64:	85ca                	mv	a1,s2
 8002f66:	8526                	mv	a0,s1
 8002f68:	9982                	jalr	s3
 8002f6a:	f16502e3          	beq	a0,s6,8002e6e <_printf_i+0x158>
 8002f6e:	0a05                	addi	s4,s4,1
 8002f70:	445c                	lw	a5,12(s0)
 8002f72:	4732                	lw	a4,12(sp)
 8002f74:	8f99                	sub	a5,a5,a4
 8002f76:	fefa45e3          	blt	s4,a5,8002f60 <_printf_i+0x24a>
 8002f7a:	bfe9                	j	8002f54 <_printf_i+0x23e>
 8002f7c:	4a01                	li	s4,0
 8002f7e:	01940a93          	addi	s5,s0,25
 8002f82:	5b7d                	li	s6,-1
 8002f84:	b7f5                	j	8002f70 <_printf_i+0x25a>

08002f86 <_sbrk_r>:
_sbrk_r():
 8002f86:	1141                	addi	sp,sp,-16
 8002f88:	c422                	sw	s0,8(sp)
 8002f8a:	842a                	mv	s0,a0
 8002f8c:	852e                	mv	a0,a1
 8002f8e:	8401a823          	sw	zero,-1968(gp) # 200000d8 <errno>
 8002f92:	c606                	sw	ra,12(sp)
 8002f94:	cb5fd0ef          	jal	ra,8000c48 <_sbrk>
 8002f98:	57fd                	li	a5,-1
 8002f9a:	00f51663          	bne	a0,a5,8002fa6 <_sbrk_r+0x20>
 8002f9e:	8501a783          	lw	a5,-1968(gp) # 200000d8 <errno>
 8002fa2:	c391                	beqz	a5,8002fa6 <_sbrk_r+0x20>
 8002fa4:	c01c                	sw	a5,0(s0)
 8002fa6:	40b2                	lw	ra,12(sp)
 8002fa8:	4422                	lw	s0,8(sp)
 8002faa:	0141                	addi	sp,sp,16
 8002fac:	8082                	ret

08002fae <__sread>:
__sread():
 8002fae:	1141                	addi	sp,sp,-16
 8002fb0:	c422                	sw	s0,8(sp)
 8002fb2:	842e                	mv	s0,a1
 8002fb4:	00e59583          	lh	a1,14(a1)
 8002fb8:	c606                	sw	ra,12(sp)
 8002fba:	253d                	jal	80035e8 <_read_r>
 8002fbc:	00054963          	bltz	a0,8002fce <__sread+0x20>
 8002fc0:	487c                	lw	a5,84(s0)
 8002fc2:	97aa                	add	a5,a5,a0
 8002fc4:	c87c                	sw	a5,84(s0)
 8002fc6:	40b2                	lw	ra,12(sp)
 8002fc8:	4422                	lw	s0,8(sp)
 8002fca:	0141                	addi	sp,sp,16
 8002fcc:	8082                	ret
 8002fce:	00c45783          	lhu	a5,12(s0)
 8002fd2:	777d                	lui	a4,0xfffff
 8002fd4:	177d                	addi	a4,a4,-1
 8002fd6:	8ff9                	and	a5,a5,a4
 8002fd8:	00f41623          	sh	a5,12(s0)
 8002fdc:	b7ed                	j	8002fc6 <__sread+0x18>

08002fde <__swrite>:
__swrite():
 8002fde:	00c5d783          	lhu	a5,12(a1)
 8002fe2:	1101                	addi	sp,sp,-32
 8002fe4:	cc22                	sw	s0,24(sp)
 8002fe6:	ca26                	sw	s1,20(sp)
 8002fe8:	c84a                	sw	s2,16(sp)
 8002fea:	c64e                	sw	s3,12(sp)
 8002fec:	ce06                	sw	ra,28(sp)
 8002fee:	1007f793          	andi	a5,a5,256
 8002ff2:	84aa                	mv	s1,a0
 8002ff4:	842e                	mv	s0,a1
 8002ff6:	8932                	mv	s2,a2
 8002ff8:	89b6                	mv	s3,a3
 8002ffa:	c791                	beqz	a5,8003006 <__swrite+0x28>
 8002ffc:	00e59583          	lh	a1,14(a1)
 8003000:	4689                	li	a3,2
 8003002:	4601                	li	a2,0
 8003004:	2111                	jal	8003408 <_lseek_r>
 8003006:	00c45783          	lhu	a5,12(s0)
 800300a:	777d                	lui	a4,0xfffff
 800300c:	177d                	addi	a4,a4,-1
 800300e:	8ff9                	and	a5,a5,a4
 8003010:	00e41583          	lh	a1,14(s0)
 8003014:	00f41623          	sh	a5,12(s0)
 8003018:	4462                	lw	s0,24(sp)
 800301a:	40f2                	lw	ra,28(sp)
 800301c:	86ce                	mv	a3,s3
 800301e:	864a                	mv	a2,s2
 8003020:	49b2                	lw	s3,12(sp)
 8003022:	4942                	lw	s2,16(sp)
 8003024:	8526                	mv	a0,s1
 8003026:	44d2                	lw	s1,20(sp)
 8003028:	6105                	addi	sp,sp,32
 800302a:	ca2ff06f          	j	80024cc <_write_r>

0800302e <__sseek>:
__sseek():
 800302e:	1141                	addi	sp,sp,-16
 8003030:	c422                	sw	s0,8(sp)
 8003032:	842e                	mv	s0,a1
 8003034:	00e59583          	lh	a1,14(a1)
 8003038:	c606                	sw	ra,12(sp)
 800303a:	26f9                	jal	8003408 <_lseek_r>
 800303c:	57fd                	li	a5,-1
 800303e:	00c45703          	lhu	a4,12(s0)
 8003042:	00f51b63          	bne	a0,a5,8003058 <__sseek+0x2a>
 8003046:	77fd                	lui	a5,0xfffff
 8003048:	17fd                	addi	a5,a5,-1
 800304a:	8ff9                	and	a5,a5,a4
 800304c:	00f41623          	sh	a5,12(s0)
 8003050:	40b2                	lw	ra,12(sp)
 8003052:	4422                	lw	s0,8(sp)
 8003054:	0141                	addi	sp,sp,16
 8003056:	8082                	ret
 8003058:	6785                	lui	a5,0x1
 800305a:	8fd9                	or	a5,a5,a4
 800305c:	00f41623          	sh	a5,12(s0)
 8003060:	c868                	sw	a0,84(s0)
 8003062:	b7fd                	j	8003050 <__sseek+0x22>

08003064 <__sclose>:
__sclose():
 8003064:	00e59583          	lh	a1,14(a1)
 8003068:	a2f1                	j	8003234 <_close_r>

0800306a <__swbuf_r>:
__swbuf_r():
 800306a:	1101                	addi	sp,sp,-32
 800306c:	cc22                	sw	s0,24(sp)
 800306e:	ca26                	sw	s1,20(sp)
 8003070:	c84a                	sw	s2,16(sp)
 8003072:	ce06                	sw	ra,28(sp)
 8003074:	c64e                	sw	s3,12(sp)
 8003076:	84aa                	mv	s1,a0
 8003078:	892e                	mv	s2,a1
 800307a:	8432                	mv	s0,a2
 800307c:	c509                	beqz	a0,8003086 <__swbuf_r+0x1c>
 800307e:	4d1c                	lw	a5,24(a0)
 8003080:	e399                	bnez	a5,8003086 <__swbuf_r+0x1c>
 8003082:	da0ff0ef          	jal	ra,8002622 <__sinit>
 8003086:	ffffd797          	auipc	a5,0xffffd
 800308a:	31278793          	addi	a5,a5,786 # 8000398 <__sf_fake_stdin>
 800308e:	06f41963          	bne	s0,a5,8003100 <__swbuf_r+0x96>
 8003092:	40c0                	lw	s0,4(s1)
 8003094:	4c1c                	lw	a5,24(s0)
 8003096:	c41c                	sw	a5,8(s0)
 8003098:	00c45783          	lhu	a5,12(s0)
 800309c:	8ba1                	andi	a5,a5,8
 800309e:	c3c9                	beqz	a5,8003120 <__swbuf_r+0xb6>
 80030a0:	481c                	lw	a5,16(s0)
 80030a2:	cfbd                	beqz	a5,8003120 <__swbuf_r+0xb6>
 80030a4:	481c                	lw	a5,16(s0)
 80030a6:	4008                	lw	a0,0(s0)
 80030a8:	0ff97993          	zext.b	s3,s2
 80030ac:	0ff97913          	zext.b	s2,s2
 80030b0:	8d1d                	sub	a0,a0,a5
 80030b2:	485c                	lw	a5,20(s0)
 80030b4:	00f54663          	blt	a0,a5,80030c0 <__swbuf_r+0x56>
 80030b8:	85a2                	mv	a1,s0
 80030ba:	8526                	mv	a0,s1
 80030bc:	24dd                	jal	80033a2 <_fflush_r>
 80030be:	e52d                	bnez	a0,8003128 <__swbuf_r+0xbe>
 80030c0:	441c                	lw	a5,8(s0)
 80030c2:	0505                	addi	a0,a0,1
 80030c4:	17fd                	addi	a5,a5,-1
 80030c6:	c41c                	sw	a5,8(s0)
 80030c8:	401c                	lw	a5,0(s0)
 80030ca:	00178713          	addi	a4,a5,1
 80030ce:	c018                	sw	a4,0(s0)
 80030d0:	01378023          	sb	s3,0(a5)
 80030d4:	485c                	lw	a5,20(s0)
 80030d6:	00a78963          	beq	a5,a0,80030e8 <__swbuf_r+0x7e>
 80030da:	00c45783          	lhu	a5,12(s0)
 80030de:	8b85                	andi	a5,a5,1
 80030e0:	cb81                	beqz	a5,80030f0 <__swbuf_r+0x86>
 80030e2:	47a9                	li	a5,10
 80030e4:	00f91663          	bne	s2,a5,80030f0 <__swbuf_r+0x86>
 80030e8:	85a2                	mv	a1,s0
 80030ea:	8526                	mv	a0,s1
 80030ec:	2c5d                	jal	80033a2 <_fflush_r>
 80030ee:	ed0d                	bnez	a0,8003128 <__swbuf_r+0xbe>
 80030f0:	40f2                	lw	ra,28(sp)
 80030f2:	4462                	lw	s0,24(sp)
 80030f4:	44d2                	lw	s1,20(sp)
 80030f6:	49b2                	lw	s3,12(sp)
 80030f8:	854a                	mv	a0,s2
 80030fa:	4942                	lw	s2,16(sp)
 80030fc:	6105                	addi	sp,sp,32
 80030fe:	8082                	ret
 8003100:	ffffd797          	auipc	a5,0xffffd
 8003104:	2b878793          	addi	a5,a5,696 # 80003b8 <__sf_fake_stdout>
 8003108:	00f41463          	bne	s0,a5,8003110 <__swbuf_r+0xa6>
 800310c:	4480                	lw	s0,8(s1)
 800310e:	b759                	j	8003094 <__swbuf_r+0x2a>
 8003110:	ffffd797          	auipc	a5,0xffffd
 8003114:	26878793          	addi	a5,a5,616 # 8000378 <__sf_fake_stderr>
 8003118:	f6f41ee3          	bne	s0,a5,8003094 <__swbuf_r+0x2a>
 800311c:	44c0                	lw	s0,12(s1)
 800311e:	bf9d                	j	8003094 <__swbuf_r+0x2a>
 8003120:	85a2                	mv	a1,s0
 8003122:	8526                	mv	a0,s1
 8003124:	2021                	jal	800312c <__swsetup_r>
 8003126:	dd3d                	beqz	a0,80030a4 <__swbuf_r+0x3a>
 8003128:	597d                	li	s2,-1
 800312a:	b7d9                	j	80030f0 <__swbuf_r+0x86>

0800312c <__swsetup_r>:
__swsetup_r():
 800312c:	1141                	addi	sp,sp,-16
 800312e:	c422                	sw	s0,8(sp)
 8003130:	c226                	sw	s1,4(sp)
 8003132:	c04a                	sw	s2,0(sp)
 8003134:	c606                	sw	ra,12(sp)
 8003136:	8281a483          	lw	s1,-2008(gp) # 200000b0 <_impure_ptr>
 800313a:	892a                	mv	s2,a0
 800313c:	842e                	mv	s0,a1
 800313e:	c491                	beqz	s1,800314a <__swsetup_r+0x1e>
 8003140:	4c9c                	lw	a5,24(s1)
 8003142:	e781                	bnez	a5,800314a <__swsetup_r+0x1e>
 8003144:	8526                	mv	a0,s1
 8003146:	cdcff0ef          	jal	ra,8002622 <__sinit>
 800314a:	ffffd797          	auipc	a5,0xffffd
 800314e:	24e78793          	addi	a5,a5,590 # 8000398 <__sf_fake_stdin>
 8003152:	02f41763          	bne	s0,a5,8003180 <__swsetup_r+0x54>
 8003156:	40c0                	lw	s0,4(s1)
 8003158:	00c41783          	lh	a5,12(s0)
 800315c:	01079713          	slli	a4,a5,0x10
 8003160:	0087f693          	andi	a3,a5,8
 8003164:	8341                	srli	a4,a4,0x10
 8003166:	eaad                	bnez	a3,80031d8 <__swsetup_r+0xac>
 8003168:	01077693          	andi	a3,a4,16
 800316c:	ea95                	bnez	a3,80031a0 <__swsetup_r+0x74>
 800316e:	4725                	li	a4,9
 8003170:	00e92023          	sw	a4,0(s2)
 8003174:	0407e793          	ori	a5,a5,64
 8003178:	00f41623          	sh	a5,12(s0)
 800317c:	557d                	li	a0,-1
 800317e:	a871                	j	800321a <__swsetup_r+0xee>
 8003180:	ffffd797          	auipc	a5,0xffffd
 8003184:	23878793          	addi	a5,a5,568 # 80003b8 <__sf_fake_stdout>
 8003188:	00f41463          	bne	s0,a5,8003190 <__swsetup_r+0x64>
 800318c:	4480                	lw	s0,8(s1)
 800318e:	b7e9                	j	8003158 <__swsetup_r+0x2c>
 8003190:	ffffd797          	auipc	a5,0xffffd
 8003194:	1e878793          	addi	a5,a5,488 # 8000378 <__sf_fake_stderr>
 8003198:	fcf410e3          	bne	s0,a5,8003158 <__swsetup_r+0x2c>
 800319c:	44c0                	lw	s0,12(s1)
 800319e:	bf6d                	j	8003158 <__swsetup_r+0x2c>
 80031a0:	8b11                	andi	a4,a4,4
 80031a2:	c70d                	beqz	a4,80031cc <__swsetup_r+0xa0>
 80031a4:	584c                	lw	a1,52(s0)
 80031a6:	c989                	beqz	a1,80031b8 <__swsetup_r+0x8c>
 80031a8:	04440793          	addi	a5,s0,68
 80031ac:	00f58463          	beq	a1,a5,80031b4 <__swsetup_r+0x88>
 80031b0:	854a                	mv	a0,s2
 80031b2:	2e61                	jal	800354a <_free_r>
 80031b4:	02042a23          	sw	zero,52(s0)
 80031b8:	00c45783          	lhu	a5,12(s0)
 80031bc:	00042223          	sw	zero,4(s0)
 80031c0:	fdb7f793          	andi	a5,a5,-37
 80031c4:	00f41623          	sh	a5,12(s0)
 80031c8:	481c                	lw	a5,16(s0)
 80031ca:	c01c                	sw	a5,0(s0)
 80031cc:	00c45783          	lhu	a5,12(s0)
 80031d0:	0087e793          	ori	a5,a5,8
 80031d4:	00f41623          	sh	a5,12(s0)
 80031d8:	481c                	lw	a5,16(s0)
 80031da:	ef81                	bnez	a5,80031f2 <__swsetup_r+0xc6>
 80031dc:	00c45783          	lhu	a5,12(s0)
 80031e0:	20000713          	li	a4,512
 80031e4:	2807f793          	andi	a5,a5,640
 80031e8:	00e78563          	beq	a5,a4,80031f2 <__swsetup_r+0xc6>
 80031ec:	85a2                	mv	a1,s0
 80031ee:	854a                	mv	a0,s2
 80031f0:	2c79                	jal	800348e <__smakebuf_r>
 80031f2:	00c41783          	lh	a5,12(s0)
 80031f6:	01079713          	slli	a4,a5,0x10
 80031fa:	0017f693          	andi	a3,a5,1
 80031fe:	8341                	srli	a4,a4,0x10
 8003200:	c29d                	beqz	a3,8003226 <__swsetup_r+0xfa>
 8003202:	4854                	lw	a3,20(s0)
 8003204:	00042423          	sw	zero,8(s0)
 8003208:	40d006b3          	neg	a3,a3
 800320c:	cc14                	sw	a3,24(s0)
 800320e:	4814                	lw	a3,16(s0)
 8003210:	4501                	li	a0,0
 8003212:	e681                	bnez	a3,800321a <__swsetup_r+0xee>
 8003214:	08077713          	andi	a4,a4,128
 8003218:	ff31                	bnez	a4,8003174 <__swsetup_r+0x48>
 800321a:	40b2                	lw	ra,12(sp)
 800321c:	4422                	lw	s0,8(sp)
 800321e:	4492                	lw	s1,4(sp)
 8003220:	4902                	lw	s2,0(sp)
 8003222:	0141                	addi	sp,sp,16
 8003224:	8082                	ret
 8003226:	00277693          	andi	a3,a4,2
 800322a:	4601                	li	a2,0
 800322c:	e291                	bnez	a3,8003230 <__swsetup_r+0x104>
 800322e:	4850                	lw	a2,20(s0)
 8003230:	c410                	sw	a2,8(s0)
 8003232:	bff1                	j	800320e <__swsetup_r+0xe2>

08003234 <_close_r>:
_close_r():
 8003234:	1141                	addi	sp,sp,-16
 8003236:	c422                	sw	s0,8(sp)
 8003238:	842a                	mv	s0,a0
 800323a:	852e                	mv	a0,a1
 800323c:	8401a823          	sw	zero,-1968(gp) # 200000d8 <errno>
 8003240:	c606                	sw	ra,12(sp)
 8003242:	8f3fd0ef          	jal	ra,8000b34 <_close>
 8003246:	57fd                	li	a5,-1
 8003248:	00f51663          	bne	a0,a5,8003254 <_close_r+0x20>
 800324c:	8501a783          	lw	a5,-1968(gp) # 200000d8 <errno>
 8003250:	c391                	beqz	a5,8003254 <_close_r+0x20>
 8003252:	c01c                	sw	a5,0(s0)
 8003254:	40b2                	lw	ra,12(sp)
 8003256:	4422                	lw	s0,8(sp)
 8003258:	0141                	addi	sp,sp,16
 800325a:	8082                	ret

0800325c <__sflush_r>:
__sflush_r():
 800325c:	00c5d783          	lhu	a5,12(a1)
 8003260:	1101                	addi	sp,sp,-32
 8003262:	cc22                	sw	s0,24(sp)
 8003264:	ca26                	sw	s1,20(sp)
 8003266:	ce06                	sw	ra,28(sp)
 8003268:	c84a                	sw	s2,16(sp)
 800326a:	c64e                	sw	s3,12(sp)
 800326c:	0087f713          	andi	a4,a5,8
 8003270:	84aa                	mv	s1,a0
 8003272:	842e                	mv	s0,a1
 8003274:	e375                	bnez	a4,8003358 <__sflush_r+0xfc>
 8003276:	41d8                	lw	a4,4(a1)
 8003278:	00e04763          	bgtz	a4,8003286 <__sflush_r+0x2a>
 800327c:	41b8                	lw	a4,64(a1)
 800327e:	00e04463          	bgtz	a4,8003286 <__sflush_r+0x2a>
 8003282:	4501                	li	a0,0
 8003284:	a875                	j	8003340 <__sflush_r+0xe4>
 8003286:	5458                	lw	a4,44(s0)
 8003288:	df6d                	beqz	a4,8003282 <__sflush_r+0x26>
 800328a:	6685                	lui	a3,0x1
 800328c:	0004a903          	lw	s2,0(s1)
 8003290:	8ff5                	and	a5,a5,a3
 8003292:	0004a023          	sw	zero,0(s1)
 8003296:	cfa5                	beqz	a5,800330e <__sflush_r+0xb2>
 8003298:	4868                	lw	a0,84(s0)
 800329a:	00c45783          	lhu	a5,12(s0)
 800329e:	8b91                	andi	a5,a5,4
 80032a0:	c799                	beqz	a5,80032ae <__sflush_r+0x52>
 80032a2:	405c                	lw	a5,4(s0)
 80032a4:	8d1d                	sub	a0,a0,a5
 80032a6:	585c                	lw	a5,52(s0)
 80032a8:	c399                	beqz	a5,80032ae <__sflush_r+0x52>
 80032aa:	403c                	lw	a5,64(s0)
 80032ac:	8d1d                	sub	a0,a0,a5
 80032ae:	545c                	lw	a5,44(s0)
 80032b0:	500c                	lw	a1,32(s0)
 80032b2:	862a                	mv	a2,a0
 80032b4:	4681                	li	a3,0
 80032b6:	8526                	mv	a0,s1
 80032b8:	9782                	jalr	a5
 80032ba:	57fd                	li	a5,-1
 80032bc:	00c45703          	lhu	a4,12(s0)
 80032c0:	00f51d63          	bne	a0,a5,80032da <__sflush_r+0x7e>
 80032c4:	4094                	lw	a3,0(s1)
 80032c6:	47f5                	li	a5,29
 80032c8:	08d7e363          	bltu	a5,a3,800334e <__sflush_r+0xf2>
 80032cc:	204007b7          	lui	a5,0x20400
 80032d0:	0785                	addi	a5,a5,1
 80032d2:	00d7d7b3          	srl	a5,a5,a3
 80032d6:	8b85                	andi	a5,a5,1
 80032d8:	cbbd                	beqz	a5,800334e <__sflush_r+0xf2>
 80032da:	481c                	lw	a5,16(s0)
 80032dc:	00042223          	sw	zero,4(s0)
 80032e0:	c01c                	sw	a5,0(s0)
 80032e2:	6785                	lui	a5,0x1
 80032e4:	8f7d                	and	a4,a4,a5
 80032e6:	c719                	beqz	a4,80032f4 <__sflush_r+0x98>
 80032e8:	57fd                	li	a5,-1
 80032ea:	00f51463          	bne	a0,a5,80032f2 <__sflush_r+0x96>
 80032ee:	409c                	lw	a5,0(s1)
 80032f0:	e391                	bnez	a5,80032f4 <__sflush_r+0x98>
 80032f2:	c868                	sw	a0,84(s0)
 80032f4:	584c                	lw	a1,52(s0)
 80032f6:	0124a023          	sw	s2,0(s1)
 80032fa:	d5c1                	beqz	a1,8003282 <__sflush_r+0x26>
 80032fc:	04440793          	addi	a5,s0,68
 8003300:	00f58463          	beq	a1,a5,8003308 <__sflush_r+0xac>
 8003304:	8526                	mv	a0,s1
 8003306:	2491                	jal	800354a <_free_r>
 8003308:	02042a23          	sw	zero,52(s0)
 800330c:	bf9d                	j	8003282 <__sflush_r+0x26>
 800330e:	500c                	lw	a1,32(s0)
 8003310:	4685                	li	a3,1
 8003312:	4601                	li	a2,0
 8003314:	8526                	mv	a0,s1
 8003316:	9702                	jalr	a4
 8003318:	57fd                	li	a5,-1
 800331a:	f8f510e3          	bne	a0,a5,800329a <__sflush_r+0x3e>
 800331e:	409c                	lw	a5,0(s1)
 8003320:	dfad                	beqz	a5,800329a <__sflush_r+0x3e>
 8003322:	4775                	li	a4,29
 8003324:	00e78563          	beq	a5,a4,800332e <__sflush_r+0xd2>
 8003328:	4759                	li	a4,22
 800332a:	00e79563          	bne	a5,a4,8003334 <__sflush_r+0xd8>
 800332e:	0124a023          	sw	s2,0(s1)
 8003332:	bf81                	j	8003282 <__sflush_r+0x26>
 8003334:	00c45783          	lhu	a5,12(s0)
 8003338:	0407e793          	ori	a5,a5,64
 800333c:	00f41623          	sh	a5,12(s0)
 8003340:	40f2                	lw	ra,28(sp)
 8003342:	4462                	lw	s0,24(sp)
 8003344:	44d2                	lw	s1,20(sp)
 8003346:	4942                	lw	s2,16(sp)
 8003348:	49b2                	lw	s3,12(sp)
 800334a:	6105                	addi	sp,sp,32
 800334c:	8082                	ret
 800334e:	04076713          	ori	a4,a4,64
 8003352:	00e41623          	sh	a4,12(s0)
 8003356:	b7ed                	j	8003340 <__sflush_r+0xe4>
 8003358:	0105a983          	lw	s3,16(a1)
 800335c:	f20983e3          	beqz	s3,8003282 <__sflush_r+0x26>
 8003360:	0005a903          	lw	s2,0(a1)
 8003364:	8b8d                	andi	a5,a5,3
 8003366:	0135a023          	sw	s3,0(a1)
 800336a:	41390933          	sub	s2,s2,s3
 800336e:	4701                	li	a4,0
 8003370:	e391                	bnez	a5,8003374 <__sflush_r+0x118>
 8003372:	49d8                	lw	a4,20(a1)
 8003374:	c418                	sw	a4,8(s0)
 8003376:	f12056e3          	blez	s2,8003282 <__sflush_r+0x26>
 800337a:	541c                	lw	a5,40(s0)
 800337c:	500c                	lw	a1,32(s0)
 800337e:	86ca                	mv	a3,s2
 8003380:	864e                	mv	a2,s3
 8003382:	8526                	mv	a0,s1
 8003384:	9782                	jalr	a5
 8003386:	00a04a63          	bgtz	a0,800339a <__sflush_r+0x13e>
 800338a:	00c45783          	lhu	a5,12(s0)
 800338e:	557d                	li	a0,-1
 8003390:	0407e793          	ori	a5,a5,64
 8003394:	00f41623          	sh	a5,12(s0)
 8003398:	b765                	j	8003340 <__sflush_r+0xe4>
 800339a:	99aa                	add	s3,s3,a0
 800339c:	40a90933          	sub	s2,s2,a0
 80033a0:	bfd9                	j	8003376 <__sflush_r+0x11a>

080033a2 <_fflush_r>:
_fflush_r():
 80033a2:	499c                	lw	a5,16(a1)
 80033a4:	c3a5                	beqz	a5,8003404 <_fflush_r+0x62>
 80033a6:	1101                	addi	sp,sp,-32
 80033a8:	cc22                	sw	s0,24(sp)
 80033aa:	ce06                	sw	ra,28(sp)
 80033ac:	842a                	mv	s0,a0
 80033ae:	c519                	beqz	a0,80033bc <_fflush_r+0x1a>
 80033b0:	4d1c                	lw	a5,24(a0)
 80033b2:	e789                	bnez	a5,80033bc <_fflush_r+0x1a>
 80033b4:	c62e                	sw	a1,12(sp)
 80033b6:	a6cff0ef          	jal	ra,8002622 <__sinit>
 80033ba:	45b2                	lw	a1,12(sp)
 80033bc:	ffffd797          	auipc	a5,0xffffd
 80033c0:	fdc78793          	addi	a5,a5,-36 # 8000398 <__sf_fake_stdin>
 80033c4:	00f59b63          	bne	a1,a5,80033da <_fflush_r+0x38>
 80033c8:	404c                	lw	a1,4(s0)
 80033ca:	00c59783          	lh	a5,12(a1)
 80033ce:	c795                	beqz	a5,80033fa <_fflush_r+0x58>
 80033d0:	8522                	mv	a0,s0
 80033d2:	4462                	lw	s0,24(sp)
 80033d4:	40f2                	lw	ra,28(sp)
 80033d6:	6105                	addi	sp,sp,32
 80033d8:	b551                	j	800325c <__sflush_r>
 80033da:	ffffd797          	auipc	a5,0xffffd
 80033de:	fde78793          	addi	a5,a5,-34 # 80003b8 <__sf_fake_stdout>
 80033e2:	00f59463          	bne	a1,a5,80033ea <_fflush_r+0x48>
 80033e6:	440c                	lw	a1,8(s0)
 80033e8:	b7cd                	j	80033ca <_fflush_r+0x28>
 80033ea:	ffffd797          	auipc	a5,0xffffd
 80033ee:	f8e78793          	addi	a5,a5,-114 # 8000378 <__sf_fake_stderr>
 80033f2:	fcf59ce3          	bne	a1,a5,80033ca <_fflush_r+0x28>
 80033f6:	444c                	lw	a1,12(s0)
 80033f8:	bfc9                	j	80033ca <_fflush_r+0x28>
 80033fa:	40f2                	lw	ra,28(sp)
 80033fc:	4462                	lw	s0,24(sp)
 80033fe:	4501                	li	a0,0
 8003400:	6105                	addi	sp,sp,32
 8003402:	8082                	ret
 8003404:	4501                	li	a0,0
 8003406:	8082                	ret

08003408 <_lseek_r>:
_lseek_r():
 8003408:	1141                	addi	sp,sp,-16
 800340a:	c422                	sw	s0,8(sp)
 800340c:	842a                	mv	s0,a0
 800340e:	852e                	mv	a0,a1
 8003410:	85b2                	mv	a1,a2
 8003412:	8636                	mv	a2,a3
 8003414:	8401a823          	sw	zero,-1968(gp) # 200000d8 <errno>
 8003418:	c606                	sw	ra,12(sp)
 800341a:	fc2fd0ef          	jal	ra,8000bdc <_lseek>
 800341e:	57fd                	li	a5,-1
 8003420:	00f51663          	bne	a0,a5,800342c <_lseek_r+0x24>
 8003424:	8501a783          	lw	a5,-1968(gp) # 200000d8 <errno>
 8003428:	c391                	beqz	a5,800342c <_lseek_r+0x24>
 800342a:	c01c                	sw	a5,0(s0)
 800342c:	40b2                	lw	ra,12(sp)
 800342e:	4422                	lw	s0,8(sp)
 8003430:	0141                	addi	sp,sp,16
 8003432:	8082                	ret

08003434 <__swhatbuf_r>:
__swhatbuf_r():
 8003434:	7159                	addi	sp,sp,-112
 8003436:	d0ca                	sw	s2,96(sp)
 8003438:	892e                	mv	s2,a1
 800343a:	00e59583          	lh	a1,14(a1)
 800343e:	d4a2                	sw	s0,104(sp)
 8003440:	d2a6                	sw	s1,100(sp)
 8003442:	d686                	sw	ra,108(sp)
 8003444:	8432                	mv	s0,a2
 8003446:	84b6                	mv	s1,a3
 8003448:	0005dc63          	bgez	a1,8003460 <__swhatbuf_r+0x2c>
 800344c:	00c91783          	lh	a5,12(s2)
 8003450:	0004a023          	sw	zero,0(s1)
 8003454:	0807f793          	andi	a5,a5,128
 8003458:	e38d                	bnez	a5,800347a <__swhatbuf_r+0x46>
 800345a:	40000793          	li	a5,1024
 800345e:	a005                	j	800347e <__swhatbuf_r+0x4a>
 8003460:	0030                	addi	a2,sp,8
 8003462:	2a4d                	jal	8003614 <_fstat_r>
 8003464:	fe0544e3          	bltz	a0,800344c <__swhatbuf_r+0x18>
 8003468:	4732                	lw	a4,12(sp)
 800346a:	67bd                	lui	a5,0xf
 800346c:	8ff9                	and	a5,a5,a4
 800346e:	7779                	lui	a4,0xffffe
 8003470:	97ba                	add	a5,a5,a4
 8003472:	0017b793          	seqz	a5,a5
 8003476:	c09c                	sw	a5,0(s1)
 8003478:	b7cd                	j	800345a <__swhatbuf_r+0x26>
 800347a:	04000793          	li	a5,64
 800347e:	50b6                	lw	ra,108(sp)
 8003480:	c01c                	sw	a5,0(s0)
 8003482:	5426                	lw	s0,104(sp)
 8003484:	5496                	lw	s1,100(sp)
 8003486:	5906                	lw	s2,96(sp)
 8003488:	4501                	li	a0,0
 800348a:	6165                	addi	sp,sp,112
 800348c:	8082                	ret

0800348e <__smakebuf_r>:
__smakebuf_r():
 800348e:	00c5d783          	lhu	a5,12(a1)
 8003492:	1101                	addi	sp,sp,-32
 8003494:	cc22                	sw	s0,24(sp)
 8003496:	ce06                	sw	ra,28(sp)
 8003498:	ca26                	sw	s1,20(sp)
 800349a:	c84a                	sw	s2,16(sp)
 800349c:	8b89                	andi	a5,a5,2
 800349e:	842e                	mv	s0,a1
 80034a0:	cf89                	beqz	a5,80034ba <__smakebuf_r+0x2c>
 80034a2:	04740793          	addi	a5,s0,71
 80034a6:	c01c                	sw	a5,0(s0)
 80034a8:	c81c                	sw	a5,16(s0)
 80034aa:	4785                	li	a5,1
 80034ac:	c85c                	sw	a5,20(s0)
 80034ae:	40f2                	lw	ra,28(sp)
 80034b0:	4462                	lw	s0,24(sp)
 80034b2:	44d2                	lw	s1,20(sp)
 80034b4:	4942                	lw	s2,16(sp)
 80034b6:	6105                	addi	sp,sp,32
 80034b8:	8082                	ret
 80034ba:	0074                	addi	a3,sp,12
 80034bc:	0030                	addi	a2,sp,8
 80034be:	892a                	mv	s2,a0
 80034c0:	3f95                	jal	8003434 <__swhatbuf_r>
 80034c2:	45a2                	lw	a1,8(sp)
 80034c4:	84aa                	mv	s1,a0
 80034c6:	854a                	mv	a0,s2
 80034c8:	b6aff0ef          	jal	ra,8002832 <_malloc_r>
 80034cc:	ed01                	bnez	a0,80034e4 <__smakebuf_r+0x56>
 80034ce:	00c41783          	lh	a5,12(s0)
 80034d2:	2007f713          	andi	a4,a5,512
 80034d6:	ff61                	bnez	a4,80034ae <__smakebuf_r+0x20>
 80034d8:	9bf1                	andi	a5,a5,-4
 80034da:	0027e793          	ori	a5,a5,2
 80034de:	00f41623          	sh	a5,12(s0)
 80034e2:	b7c1                	j	80034a2 <__smakebuf_r+0x14>
 80034e4:	fffff797          	auipc	a5,0xfffff
 80034e8:	0f078793          	addi	a5,a5,240 # 80025d4 <_cleanup_r>
 80034ec:	02f92423          	sw	a5,40(s2)
 80034f0:	00c45783          	lhu	a5,12(s0)
 80034f4:	c008                	sw	a0,0(s0)
 80034f6:	c808                	sw	a0,16(s0)
 80034f8:	0807e793          	ori	a5,a5,128
 80034fc:	00f41623          	sh	a5,12(s0)
 8003500:	47a2                	lw	a5,8(sp)
 8003502:	c85c                	sw	a5,20(s0)
 8003504:	47b2                	lw	a5,12(sp)
 8003506:	cf89                	beqz	a5,8003520 <__smakebuf_r+0x92>
 8003508:	00e41583          	lh	a1,14(s0)
 800350c:	854a                	mv	a0,s2
 800350e:	2a05                	jal	800363e <_isatty_r>
 8003510:	c901                	beqz	a0,8003520 <__smakebuf_r+0x92>
 8003512:	00c45783          	lhu	a5,12(s0)
 8003516:	9bf1                	andi	a5,a5,-4
 8003518:	0017e793          	ori	a5,a5,1
 800351c:	00f41623          	sh	a5,12(s0)
 8003520:	00c45503          	lhu	a0,12(s0)
 8003524:	8cc9                	or	s1,s1,a0
 8003526:	00941623          	sh	s1,12(s0)
 800352a:	b751                	j	80034ae <__smakebuf_r+0x20>

0800352c <memchr>:
memchr():
 800352c:	0ff5f593          	zext.b	a1,a1
 8003530:	962a                	add	a2,a2,a0
 8003532:	00c51463          	bne	a0,a2,800353a <memchr+0xe>
 8003536:	4501                	li	a0,0
 8003538:	8082                	ret
 800353a:	00054783          	lbu	a5,0(a0)
 800353e:	feb78de3          	beq	a5,a1,8003538 <memchr+0xc>
 8003542:	0505                	addi	a0,a0,1
 8003544:	b7fd                	j	8003532 <memchr+0x6>

08003546 <__malloc_lock>:
__malloc_lock():
 8003546:	8082                	ret

08003548 <__malloc_unlock>:
__malloc_unlock():
 8003548:	8082                	ret

0800354a <_free_r>:
_free_r():
 800354a:	cdd1                	beqz	a1,80035e6 <_free_r+0x9c>
 800354c:	ffc5a783          	lw	a5,-4(a1)
 8003550:	1101                	addi	sp,sp,-32
 8003552:	cc22                	sw	s0,24(sp)
 8003554:	ce06                	sw	ra,28(sp)
 8003556:	ffc58413          	addi	s0,a1,-4
 800355a:	0007d363          	bgez	a5,8003560 <_free_r+0x16>
 800355e:	943e                	add	s0,s0,a5
 8003560:	c62a                	sw	a0,12(sp)
 8003562:	37d5                	jal	8003546 <__malloc_lock>
 8003564:	84818713          	addi	a4,gp,-1976 # 200000d0 <__malloc_free_list>
 8003568:	431c                	lw	a5,0(a4)
 800356a:	4532                	lw	a0,12(sp)
 800356c:	eb81                	bnez	a5,800357c <_free_r+0x32>
 800356e:	00042223          	sw	zero,4(s0)
 8003572:	c300                	sw	s0,0(a4)
 8003574:	4462                	lw	s0,24(sp)
 8003576:	40f2                	lw	ra,28(sp)
 8003578:	6105                	addi	sp,sp,32
 800357a:	b7f9                	j	8003548 <__malloc_unlock>
 800357c:	00f47d63          	bgeu	s0,a5,8003596 <_free_r+0x4c>
 8003580:	4010                	lw	a2,0(s0)
 8003582:	00c406b3          	add	a3,s0,a2
 8003586:	00d79663          	bne	a5,a3,8003592 <_free_r+0x48>
 800358a:	4394                	lw	a3,0(a5)
 800358c:	43dc                	lw	a5,4(a5)
 800358e:	96b2                	add	a3,a3,a2
 8003590:	c014                	sw	a3,0(s0)
 8003592:	c05c                	sw	a5,4(s0)
 8003594:	bff9                	j	8003572 <_free_r+0x28>
 8003596:	873e                	mv	a4,a5
 8003598:	43dc                	lw	a5,4(a5)
 800359a:	c399                	beqz	a5,80035a0 <_free_r+0x56>
 800359c:	fef47de3          	bgeu	s0,a5,8003596 <_free_r+0x4c>
 80035a0:	4314                	lw	a3,0(a4)
 80035a2:	00d70633          	add	a2,a4,a3
 80035a6:	00861f63          	bne	a2,s0,80035c4 <_free_r+0x7a>
 80035aa:	4010                	lw	a2,0(s0)
 80035ac:	96b2                	add	a3,a3,a2
 80035ae:	c314                	sw	a3,0(a4)
 80035b0:	00d70633          	add	a2,a4,a3
 80035b4:	fcc790e3          	bne	a5,a2,8003574 <_free_r+0x2a>
 80035b8:	4390                	lw	a2,0(a5)
 80035ba:	43dc                	lw	a5,4(a5)
 80035bc:	96b2                	add	a3,a3,a2
 80035be:	c314                	sw	a3,0(a4)
 80035c0:	c35c                	sw	a5,4(a4)
 80035c2:	bf4d                	j	8003574 <_free_r+0x2a>
 80035c4:	00c47563          	bgeu	s0,a2,80035ce <_free_r+0x84>
 80035c8:	47b1                	li	a5,12
 80035ca:	c11c                	sw	a5,0(a0)
 80035cc:	b765                	j	8003574 <_free_r+0x2a>
 80035ce:	4010                	lw	a2,0(s0)
 80035d0:	00c406b3          	add	a3,s0,a2
 80035d4:	00d79663          	bne	a5,a3,80035e0 <_free_r+0x96>
 80035d8:	4394                	lw	a3,0(a5)
 80035da:	43dc                	lw	a5,4(a5)
 80035dc:	96b2                	add	a3,a3,a2
 80035de:	c014                	sw	a3,0(s0)
 80035e0:	c05c                	sw	a5,4(s0)
 80035e2:	c340                	sw	s0,4(a4)
 80035e4:	bf41                	j	8003574 <_free_r+0x2a>
 80035e6:	8082                	ret

080035e8 <_read_r>:
_read_r():
 80035e8:	1141                	addi	sp,sp,-16
 80035ea:	c422                	sw	s0,8(sp)
 80035ec:	842a                	mv	s0,a0
 80035ee:	852e                	mv	a0,a1
 80035f0:	85b2                	mv	a1,a2
 80035f2:	8636                	mv	a2,a3
 80035f4:	8401a823          	sw	zero,-1968(gp) # 200000d8 <errno>
 80035f8:	c606                	sw	ra,12(sp)
 80035fa:	e2afd0ef          	jal	ra,8000c24 <_read>
 80035fe:	57fd                	li	a5,-1
 8003600:	00f51663          	bne	a0,a5,800360c <_read_r+0x24>
 8003604:	8501a783          	lw	a5,-1968(gp) # 200000d8 <errno>
 8003608:	c391                	beqz	a5,800360c <_read_r+0x24>
 800360a:	c01c                	sw	a5,0(s0)
 800360c:	40b2                	lw	ra,12(sp)
 800360e:	4422                	lw	s0,8(sp)
 8003610:	0141                	addi	sp,sp,16
 8003612:	8082                	ret

08003614 <_fstat_r>:
_fstat_r():
 8003614:	1141                	addi	sp,sp,-16
 8003616:	c422                	sw	s0,8(sp)
 8003618:	842a                	mv	s0,a0
 800361a:	852e                	mv	a0,a1
 800361c:	85b2                	mv	a1,a2
 800361e:	8401a823          	sw	zero,-1968(gp) # 200000d8 <errno>
 8003622:	c606                	sw	ra,12(sp)
 8003624:	d40fd0ef          	jal	ra,8000b64 <_fstat>
 8003628:	57fd                	li	a5,-1
 800362a:	00f51663          	bne	a0,a5,8003636 <_fstat_r+0x22>
 800362e:	8501a783          	lw	a5,-1968(gp) # 200000d8 <errno>
 8003632:	c391                	beqz	a5,8003636 <_fstat_r+0x22>
 8003634:	c01c                	sw	a5,0(s0)
 8003636:	40b2                	lw	ra,12(sp)
 8003638:	4422                	lw	s0,8(sp)
 800363a:	0141                	addi	sp,sp,16
 800363c:	8082                	ret

0800363e <_isatty_r>:
_isatty_r():
 800363e:	1141                	addi	sp,sp,-16
 8003640:	c422                	sw	s0,8(sp)
 8003642:	842a                	mv	s0,a0
 8003644:	852e                	mv	a0,a1
 8003646:	8401a823          	sw	zero,-1968(gp) # 200000d8 <errno>
 800364a:	c606                	sw	ra,12(sp)
 800364c:	d50fd0ef          	jal	ra,8000b9c <_isatty>
 8003650:	57fd                	li	a5,-1
 8003652:	00f51663          	bne	a0,a5,800365e <_isatty_r+0x20>
 8003656:	8501a783          	lw	a5,-1968(gp) # 200000d8 <errno>
 800365a:	c391                	beqz	a5,800365e <_isatty_r+0x20>
 800365c:	c01c                	sw	a5,0(s0)
 800365e:	40b2                	lw	ra,12(sp)
 8003660:	4422                	lw	s0,8(sp)
 8003662:	0141                	addi	sp,sp,16
 8003664:	8082                	ret
