#Start recording tcl command: 6/23/2025 13:15:21
#Project Location: C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40; Project name: SWS_iCE40
prj_open "C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/SWS_iCE40.rdf"
prj_add_source "C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_fifo.vhd"
prj_set_impl_opt -impl "impl_1" {hdl_sort} {off}
prj_run Synthesis -impl impl_1
#Stop recording: 6/24/2025 10:54:33
