# SystemVerilog Modules & Testbenches ğŸ§ âš™ï¸

This repository contains a collection of digital design modules implemented in **SystemVerilog**, along with their corresponding **testbenches** for simulation and verification.

---

## ğŸ“ Repository Structure

Each design is accompanied by a testbench file to verify its functionality.

