#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a7a803ed80 .scope module, "alu" "alu" 2 20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /OUTPUT 1 "ZERO";
    .port_info 4 /INPUT 3 "SELECT";
o000001a7a81b1e18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001a7a8235a10_0 .net "DATA1", 7 0, o000001a7a81b1e18;  0 drivers
o000001a7a81b1e48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001a7a82353d0_0 .net "DATA2", 7 0, o000001a7a81b1e48;  0 drivers
v000001a7a8235bf0_0 .var "RESULT", 7 0;
o000001a7a81be1d8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001a7a8235c90_0 .net "SELECT", 2 0, o000001a7a81be1d8;  0 drivers
v000001a7a8235dd0_0 .var "TYPE", 1 0;
v000001a7a8236cd0_0 .var "ZERO", 0 0;
v000001a7a8236d70_0 .net "addOut", 7 0, L_000001a7a8236ff0;  1 drivers
v000001a7a8236eb0_0 .net "andOut", 7 0, L_000001a7a817de30;  1 drivers
v000001a7a8236e10_0 .net "fwdOut", 7 0, L_000001a7a817d880;  1 drivers
v000001a7a8236910_0 .net "mulOut", 7 0, v000001a7a82333f0_0;  1 drivers
v000001a7a82369b0_0 .net "orOut", 7 0, L_000001a7a817d420;  1 drivers
v000001a7a8236f50_0 .net "shiftOut", 7 0, v000001a7a82344d0_0;  1 drivers
E_000001a7a819fd00/0 .event anyedge, v000001a7a82333f0_0, v000001a7a82344d0_0, v000001a7a82338f0_0, v000001a7a817eb40_0;
E_000001a7a819fd00/1 .event anyedge, v000001a7a817f7c0_0, v000001a7a8180bc0_0, v000001a7a8235c90_0;
E_000001a7a819fd00 .event/or E_000001a7a819fd00/0, E_000001a7a819fd00/1;
S_000001a7a803ef10 .scope module, "addUnit" "add" 2 32, 3 12 0, S_000001a7a803ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001a7a817f720_0 .net "DATA1", 7 0, o000001a7a81b1e18;  alias, 0 drivers
v000001a7a817f040_0 .net "DATA2", 7 0, o000001a7a81b1e48;  alias, 0 drivers
v000001a7a817f7c0_0 .net "RESULT", 7 0, L_000001a7a8236ff0;  alias, 1 drivers
L_000001a7a8236ff0 .delay 8 (2,2,2) L_000001a7a8236ff0/d;
L_000001a7a8236ff0/d .arith/sum 8, o000001a7a81b1e18, o000001a7a81b1e48;
S_000001a7a810d020 .scope module, "andUnit" "myAND" 2 33, 4 12 0, S_000001a7a803ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001a7a817de30/d .functor AND 8, o000001a7a81b1e18, o000001a7a81b1e48, C4<11111111>, C4<11111111>;
L_000001a7a817de30 .delay 8 (1,1,1) L_000001a7a817de30/d;
v000001a7a8180800_0 .net "DATA1", 7 0, o000001a7a81b1e18;  alias, 0 drivers
v000001a7a8180620_0 .net "DATA2", 7 0, o000001a7a81b1e48;  alias, 0 drivers
v000001a7a817eb40_0 .net "RESULT", 7 0, L_000001a7a817de30;  alias, 1 drivers
S_000001a7a810d1b0 .scope module, "fwdUnit" "forward" 2 31, 5 12 0, S_000001a7a803ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000001a7a817d880/d .functor BUFZ 8, o000001a7a81b1e48, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001a7a817d880 .delay 8 (1,1,1) L_000001a7a817d880/d;
v000001a7a817ff40_0 .net "DATA2", 7 0, o000001a7a81b1e48;  alias, 0 drivers
v000001a7a8180bc0_0 .net "RESULT", 7 0, L_000001a7a817d880;  alias, 1 drivers
S_000001a7a8035e50 .scope module, "mulUnit" "mul" 2 36, 6 12 0, S_000001a7a803ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001a7a8231b90_0 .net "DATA1", 7 0, o000001a7a81b1e18;  alias, 0 drivers
v000001a7a8233170_0 .net "DATA2", 7 0, o000001a7a81b1e48;  alias, 0 drivers
v000001a7a82333f0_0 .var "RESULT", 7 0;
v000001a7a8232270_0 .net *"_ivl_15", 0 0, L_000001a7a8291b20;  1 drivers
v000001a7a8231af0_0 .net *"_ivl_17", 6 0, L_000001a7a8291bc0;  1 drivers
v000001a7a8232770_0 .net *"_ivl_25", 0 0, L_000001a7a8294780;  1 drivers
v000001a7a8233e90_0 .net *"_ivl_27", 6 0, L_000001a7a8292ac0;  1 drivers
v000001a7a8233ad0_0 .net *"_ivl_35", 0 0, L_000001a7a8292480;  1 drivers
v000001a7a8231c30_0 .net *"_ivl_37", 6 0, L_000001a7a8292980;  1 drivers
v000001a7a8232c70_0 .net *"_ivl_45", 0 0, L_000001a7a8294d20;  1 drivers
v000001a7a8231cd0_0 .net *"_ivl_47", 6 0, L_000001a7a8294e60;  1 drivers
v000001a7a82337b0_0 .net *"_ivl_5", 0 0, L_000001a7a82914e0;  1 drivers
v000001a7a8232f90_0 .net *"_ivl_55", 0 0, L_000001a7a828e100;  1 drivers
v000001a7a8233030_0 .net *"_ivl_57", 6 0, L_000001a7a828e7e0;  1 drivers
o000001a7a81bcd68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001a7a8231910_0 name=_ivl_68
v000001a7a8233710_0 .net *"_ivl_7", 6 0, L_000001a7a8291580;  1 drivers
v000001a7a8232630_0 .net "carry", 7 0, L_000001a7a828e420;  1 drivers
v000001a7a8232d10_0 .var "partialProduct_0", 7 0;
v000001a7a8232310_0 .var "partialProduct_1", 7 0;
v000001a7a8232a90_0 .var "partialProduct_2", 7 0;
v000001a7a82319b0_0 .var "partialProduct_3", 7 0;
v000001a7a8232950_0 .var "partialProduct_4", 7 0;
v000001a7a8231e10_0 .var "partialProduct_5", 7 0;
v000001a7a8232450_0 .var "partialProduct_6", 7 0;
v000001a7a82335d0_0 .var "partialProduct_7", 7 0;
v000001a7a8233df0_0 .net "sum_0", 7 0, L_000001a7a8230470;  1 drivers
v000001a7a8231eb0_0 .net "sum_1", 7 0, L_000001a7a8290cc0;  1 drivers
v000001a7a82321d0_0 .net "sum_2", 7 0, L_000001a7a82909a0;  1 drivers
v000001a7a8232db0_0 .net "sum_3", 7 0, L_000001a7a8293420;  1 drivers
v000001a7a8233990_0 .net "sum_4", 7 0, L_000001a7a8293060;  1 drivers
v000001a7a8231ff0_0 .net "sum_5", 7 0, L_000001a7a8294f00;  1 drivers
v000001a7a8231f50_0 .net "sum_6", 7 0, L_000001a7a828d660;  1 drivers
E_000001a7a819efc0/0 .event anyedge, v000001a7a817f720_0, v000001a7a817f040_0, v000001a7a80b44c0_0, v000001a7a820cba0_0;
E_000001a7a819efc0/1 .event anyedge, v000001a7a8212660_0, v000001a7a8215680_0, v000001a7a821d970_0, v000001a7a8221890_0;
E_000001a7a819efc0/2 .event anyedge, v000001a7a8232590_0;
E_000001a7a819efc0 .event/or E_000001a7a819efc0/0, E_000001a7a819efc0/1, E_000001a7a819efc0/2;
L_000001a7a82914e0 .part L_000001a7a828e420, 0, 1;
L_000001a7a8291580 .part L_000001a7a8230470, 1, 7;
L_000001a7a828fc80 .concat [ 7 1 0 0], L_000001a7a8291580, L_000001a7a82914e0;
L_000001a7a8291b20 .part L_000001a7a828e420, 1, 1;
L_000001a7a8291bc0 .part L_000001a7a8290cc0, 1, 7;
L_000001a7a8291260 .concat [ 7 1 0 0], L_000001a7a8291bc0, L_000001a7a8291b20;
L_000001a7a8294780 .part L_000001a7a828e420, 2, 1;
L_000001a7a8292ac0 .part L_000001a7a82909a0, 1, 7;
L_000001a7a8292340 .concat [ 7 1 0 0], L_000001a7a8292ac0, L_000001a7a8294780;
L_000001a7a8292480 .part L_000001a7a828e420, 3, 1;
L_000001a7a8292980 .part L_000001a7a8293420, 1, 7;
L_000001a7a8292a20 .concat [ 7 1 0 0], L_000001a7a8292980, L_000001a7a8292480;
L_000001a7a8294d20 .part L_000001a7a828e420, 4, 1;
L_000001a7a8294e60 .part L_000001a7a8293060, 1, 7;
L_000001a7a8294fa0 .concat [ 7 1 0 0], L_000001a7a8294e60, L_000001a7a8294d20;
L_000001a7a828e100 .part L_000001a7a828e420, 5, 1;
L_000001a7a828e7e0 .part L_000001a7a8294f00, 1, 7;
L_000001a7a828dd40 .concat [ 7 1 0 0], L_000001a7a828e7e0, L_000001a7a828e100;
LS_000001a7a828e420_0_0 .concat [ 1 1 1 1], L_000001a7a8231190, L_000001a7a828fbe0, L_000001a7a82911c0, L_000001a7a8294140;
LS_000001a7a828e420_0_4 .concat [ 1 1 1 1], L_000001a7a8292160, L_000001a7a8294b40, L_000001a7a828ed80, o000001a7a81bcd68;
L_000001a7a828e420 .concat [ 4 4 0 0], LS_000001a7a828e420_0_0, LS_000001a7a828e420_0_4;
S_000001a7a8035fe0 .scope module, "addUnit_0" "adder_8bit" 6 27, 7 6 0, S_000001a7a8035e50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Ain";
    .port_info 1 /INPUT 8 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001a7a80cf850_0 .net "Ain", 7 0, v000001a7a8232d10_0;  1 drivers
v000001a7a80ec350_0 .net "Bin", 7 0, v000001a7a8232310_0;  1 drivers
L_000001a7a8237308 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a7a8121940_0 .net "Cin", 0 0, L_000001a7a8237308;  1 drivers
v000001a7a8141e80_0 .net "Cout", 0 0, L_000001a7a8231190;  1 drivers
v000001a7a80b44c0_0 .net "Sum", 7 0, L_000001a7a8230470;  alias, 1 drivers
v000001a7a820b660_0 .net "carry", 7 0, L_000001a7a82310f0;  1 drivers
L_000001a7a822f750 .part v000001a7a8232d10_0, 0, 1;
L_000001a7a82312d0 .part v000001a7a8232310_0, 0, 1;
L_000001a7a8230fb0 .part v000001a7a8232d10_0, 1, 1;
L_000001a7a82308d0 .part v000001a7a8232310_0, 1, 1;
L_000001a7a8230a10 .part L_000001a7a82310f0, 0, 1;
L_000001a7a822fb10 .part v000001a7a8232d10_0, 2, 1;
L_000001a7a8231410 .part v000001a7a8232310_0, 2, 1;
L_000001a7a822f890 .part L_000001a7a82310f0, 1, 1;
L_000001a7a82314b0 .part v000001a7a8232d10_0, 3, 1;
L_000001a7a8230b50 .part v000001a7a8232310_0, 3, 1;
L_000001a7a8230650 .part L_000001a7a82310f0, 2, 1;
L_000001a7a82301f0 .part v000001a7a8232d10_0, 4, 1;
L_000001a7a8231730 .part v000001a7a8232310_0, 4, 1;
L_000001a7a8230bf0 .part L_000001a7a82310f0, 3, 1;
L_000001a7a822ff70 .part v000001a7a8232d10_0, 5, 1;
L_000001a7a8230c90 .part v000001a7a8232310_0, 5, 1;
L_000001a7a822f390 .part L_000001a7a82310f0, 4, 1;
L_000001a7a822f930 .part v000001a7a8232d10_0, 6, 1;
L_000001a7a822fcf0 .part v000001a7a8232310_0, 6, 1;
L_000001a7a822fd90 .part L_000001a7a82310f0, 5, 1;
L_000001a7a8230290 .part v000001a7a8232d10_0, 7, 1;
L_000001a7a8230330 .part v000001a7a8232310_0, 7, 1;
L_000001a7a82303d0 .part L_000001a7a82310f0, 6, 1;
LS_000001a7a8230470_0_0 .concat8 [ 1 1 1 1], L_000001a7a817db20, L_000001a7a817d7a0, L_000001a7a817d260, L_000001a7a817dd50;
LS_000001a7a8230470_0_4 .concat8 [ 1 1 1 1], L_000001a7a817e290, L_000001a7a828b370, L_000001a7a828c800, L_000001a7a828bd10;
L_000001a7a8230470 .concat8 [ 4 4 0 0], LS_000001a7a8230470_0_0, LS_000001a7a8230470_0_4;
LS_000001a7a82310f0_0_0 .concat8 [ 1 1 1 1], L_000001a7a817d490, L_000001a7a817d500, L_000001a7a817d5e0, L_000001a7a817e450;
LS_000001a7a82310f0_0_4 .concat8 [ 1 1 1 1], L_000001a7a828cb10, L_000001a7a828c9c0, L_000001a7a828b680, L_000001a7a828bed0;
L_000001a7a82310f0 .concat8 [ 4 4 0 0], LS_000001a7a82310f0_0_0, LS_000001a7a82310f0_0_4;
L_000001a7a8231190 .part L_000001a7a82310f0, 7, 1;
S_000001a7a810e0d0 .scope module, "FA_0" "fullAdder" 7 20, 8 10 0, S_000001a7a8035fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a817cfc0 .functor XOR 1, L_000001a7a822f750, L_000001a7a82312d0, C4<0>, C4<0>;
L_000001a7a817db20 .functor XOR 1, L_000001a7a817cfc0, L_000001a7a8237308, C4<0>, C4<0>;
L_000001a7a817dff0 .functor AND 1, L_000001a7a822f750, L_000001a7a82312d0, C4<1>, C4<1>;
L_000001a7a817cc40 .functor AND 1, L_000001a7a822f750, L_000001a7a8237308, C4<1>, C4<1>;
L_000001a7a817d730 .functor OR 1, L_000001a7a817dff0, L_000001a7a817cc40, C4<0>, C4<0>;
L_000001a7a817db90 .functor AND 1, L_000001a7a82312d0, L_000001a7a8237308, C4<1>, C4<1>;
L_000001a7a817d490 .functor OR 1, L_000001a7a817d730, L_000001a7a817db90, C4<0>, C4<0>;
v000001a7a817f860_0 .net "Ain", 0 0, L_000001a7a822f750;  1 drivers
v000001a7a817fae0_0 .net "Bin", 0 0, L_000001a7a82312d0;  1 drivers
v000001a7a817e780_0 .net "Cin", 0 0, L_000001a7a8237308;  alias, 1 drivers
v000001a7a817fb80_0 .net "Cout", 0 0, L_000001a7a817d490;  1 drivers
v000001a7a817fcc0_0 .net "Sum", 0 0, L_000001a7a817db20;  1 drivers
v000001a7a8180c60_0 .net *"_ivl_0", 0 0, L_000001a7a817cfc0;  1 drivers
v000001a7a817fd60_0 .net *"_ivl_10", 0 0, L_000001a7a817db90;  1 drivers
v000001a7a817e6e0_0 .net *"_ivl_4", 0 0, L_000001a7a817dff0;  1 drivers
v000001a7a817e640_0 .net *"_ivl_6", 0 0, L_000001a7a817cc40;  1 drivers
v000001a7a817f2c0_0 .net *"_ivl_8", 0 0, L_000001a7a817d730;  1 drivers
S_000001a7a810e260 .scope module, "FA_1" "fullAdder" 7 21, 8 10 0, S_000001a7a8035fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a817c620 .functor XOR 1, L_000001a7a8230fb0, L_000001a7a82308d0, C4<0>, C4<0>;
L_000001a7a817d7a0 .functor XOR 1, L_000001a7a817c620, L_000001a7a8230a10, C4<0>, C4<0>;
L_000001a7a817d960 .functor AND 1, L_000001a7a8230fb0, L_000001a7a82308d0, C4<1>, C4<1>;
L_000001a7a817c700 .functor AND 1, L_000001a7a8230fb0, L_000001a7a8230a10, C4<1>, C4<1>;
L_000001a7a817ccb0 .functor OR 1, L_000001a7a817d960, L_000001a7a817c700, C4<0>, C4<0>;
L_000001a7a817ce00 .functor AND 1, L_000001a7a82308d0, L_000001a7a8230a10, C4<1>, C4<1>;
L_000001a7a817d500 .functor OR 1, L_000001a7a817ccb0, L_000001a7a817ce00, C4<0>, C4<0>;
v000001a7a817fe00_0 .net "Ain", 0 0, L_000001a7a8230fb0;  1 drivers
v000001a7a817ebe0_0 .net "Bin", 0 0, L_000001a7a82308d0;  1 drivers
v000001a7a817f180_0 .net "Cin", 0 0, L_000001a7a8230a10;  1 drivers
v000001a7a817ec80_0 .net "Cout", 0 0, L_000001a7a817d500;  1 drivers
v000001a7a817f220_0 .net "Sum", 0 0, L_000001a7a817d7a0;  1 drivers
v000001a7a817fea0_0 .net *"_ivl_0", 0 0, L_000001a7a817c620;  1 drivers
v000001a7a8180da0_0 .net *"_ivl_10", 0 0, L_000001a7a817ce00;  1 drivers
v000001a7a8180d00_0 .net *"_ivl_4", 0 0, L_000001a7a817d960;  1 drivers
v000001a7a81809e0_0 .net *"_ivl_6", 0 0, L_000001a7a817c700;  1 drivers
v000001a7a817ffe0_0 .net *"_ivl_8", 0 0, L_000001a7a817ccb0;  1 drivers
S_000001a7a803aa70 .scope module, "FA_2" "fullAdder" 7 22, 8 10 0, S_000001a7a8035fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a817d1f0 .functor XOR 1, L_000001a7a822fb10, L_000001a7a8231410, C4<0>, C4<0>;
L_000001a7a817d260 .functor XOR 1, L_000001a7a817d1f0, L_000001a7a822f890, C4<0>, C4<0>;
L_000001a7a817cee0 .functor AND 1, L_000001a7a822fb10, L_000001a7a8231410, C4<1>, C4<1>;
L_000001a7a817cf50 .functor AND 1, L_000001a7a822fb10, L_000001a7a822f890, C4<1>, C4<1>;
L_000001a7a817d2d0 .functor OR 1, L_000001a7a817cee0, L_000001a7a817cf50, C4<0>, C4<0>;
L_000001a7a817d570 .functor AND 1, L_000001a7a8231410, L_000001a7a822f890, C4<1>, C4<1>;
L_000001a7a817d5e0 .functor OR 1, L_000001a7a817d2d0, L_000001a7a817d570, C4<0>, C4<0>;
v000001a7a8180080_0 .net "Ain", 0 0, L_000001a7a822fb10;  1 drivers
v000001a7a8180120_0 .net "Bin", 0 0, L_000001a7a8231410;  1 drivers
v000001a7a81801c0_0 .net "Cin", 0 0, L_000001a7a822f890;  1 drivers
v000001a7a81808a0_0 .net "Cout", 0 0, L_000001a7a817d5e0;  1 drivers
v000001a7a81803a0_0 .net "Sum", 0 0, L_000001a7a817d260;  1 drivers
v000001a7a8180940_0 .net *"_ivl_0", 0 0, L_000001a7a817d1f0;  1 drivers
v000001a7a8180a80_0 .net *"_ivl_10", 0 0, L_000001a7a817d570;  1 drivers
v000001a7a8180f80_0 .net *"_ivl_4", 0 0, L_000001a7a817cee0;  1 drivers
v000001a7a8181020_0 .net *"_ivl_6", 0 0, L_000001a7a817cf50;  1 drivers
v000001a7a8181e80_0 .net *"_ivl_8", 0 0, L_000001a7a817d2d0;  1 drivers
S_000001a7a803ac00 .scope module, "FA_3" "fullAdder" 7 23, 8 10 0, S_000001a7a8035fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a817dc00 .functor XOR 1, L_000001a7a82314b0, L_000001a7a8230b50, C4<0>, C4<0>;
L_000001a7a817dd50 .functor XOR 1, L_000001a7a817dc00, L_000001a7a8230650, C4<0>, C4<0>;
L_000001a7a817df10 .functor AND 1, L_000001a7a82314b0, L_000001a7a8230b50, C4<1>, C4<1>;
L_000001a7a817e4c0 .functor AND 1, L_000001a7a82314b0, L_000001a7a8230650, C4<1>, C4<1>;
L_000001a7a817e220 .functor OR 1, L_000001a7a817df10, L_000001a7a817e4c0, C4<0>, C4<0>;
L_000001a7a817e3e0 .functor AND 1, L_000001a7a8230b50, L_000001a7a8230650, C4<1>, C4<1>;
L_000001a7a817e450 .functor OR 1, L_000001a7a817e220, L_000001a7a817e3e0, C4<0>, C4<0>;
v000001a7a8181700_0 .net "Ain", 0 0, L_000001a7a82314b0;  1 drivers
v000001a7a8180e40_0 .net "Bin", 0 0, L_000001a7a8230b50;  1 drivers
v000001a7a8181660_0 .net "Cin", 0 0, L_000001a7a8230650;  1 drivers
v000001a7a8180ee0_0 .net "Cout", 0 0, L_000001a7a817e450;  1 drivers
v000001a7a8181480_0 .net "Sum", 0 0, L_000001a7a817dd50;  1 drivers
v000001a7a8181160_0 .net *"_ivl_0", 0 0, L_000001a7a817dc00;  1 drivers
v000001a7a81815c0_0 .net *"_ivl_10", 0 0, L_000001a7a817e3e0;  1 drivers
v000001a7a8181ca0_0 .net *"_ivl_4", 0 0, L_000001a7a817df10;  1 drivers
v000001a7a81810c0_0 .net *"_ivl_6", 0 0, L_000001a7a817e4c0;  1 drivers
v000001a7a8181d40_0 .net *"_ivl_8", 0 0, L_000001a7a817e220;  1 drivers
S_000001a7a80507c0 .scope module, "FA_4" "fullAdder" 7 24, 8 10 0, S_000001a7a8035fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a817e530 .functor XOR 1, L_000001a7a82301f0, L_000001a7a8231730, C4<0>, C4<0>;
L_000001a7a817e290 .functor XOR 1, L_000001a7a817e530, L_000001a7a8230bf0, C4<0>, C4<0>;
L_000001a7a817e300 .functor AND 1, L_000001a7a82301f0, L_000001a7a8231730, C4<1>, C4<1>;
L_000001a7a817e370 .functor AND 1, L_000001a7a82301f0, L_000001a7a8230bf0, C4<1>, C4<1>;
L_000001a7a828bf40 .functor OR 1, L_000001a7a817e300, L_000001a7a817e370, C4<0>, C4<0>;
L_000001a7a828bca0 .functor AND 1, L_000001a7a8231730, L_000001a7a8230bf0, C4<1>, C4<1>;
L_000001a7a828cb10 .functor OR 1, L_000001a7a828bf40, L_000001a7a828bca0, C4<0>, C4<0>;
v000001a7a81817a0_0 .net "Ain", 0 0, L_000001a7a82301f0;  1 drivers
v000001a7a8182380_0 .net "Bin", 0 0, L_000001a7a8231730;  1 drivers
v000001a7a8182060_0 .net "Cin", 0 0, L_000001a7a8230bf0;  1 drivers
v000001a7a8181200_0 .net "Cout", 0 0, L_000001a7a828cb10;  1 drivers
v000001a7a8181840_0 .net "Sum", 0 0, L_000001a7a817e290;  1 drivers
v000001a7a81812a0_0 .net *"_ivl_0", 0 0, L_000001a7a817e530;  1 drivers
v000001a7a8181de0_0 .net *"_ivl_10", 0 0, L_000001a7a828bca0;  1 drivers
v000001a7a8181f20_0 .net *"_ivl_4", 0 0, L_000001a7a817e300;  1 drivers
v000001a7a8181b60_0 .net *"_ivl_6", 0 0, L_000001a7a817e370;  1 drivers
v000001a7a8181340_0 .net *"_ivl_8", 0 0, L_000001a7a828bf40;  1 drivers
S_000001a7a8050950 .scope module, "FA_5" "fullAdder" 7 25, 8 10 0, S_000001a7a8035fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a828c090 .functor XOR 1, L_000001a7a822ff70, L_000001a7a8230c90, C4<0>, C4<0>;
L_000001a7a828b370 .functor XOR 1, L_000001a7a828c090, L_000001a7a822f390, C4<0>, C4<0>;
L_000001a7a828c100 .functor AND 1, L_000001a7a822ff70, L_000001a7a8230c90, C4<1>, C4<1>;
L_000001a7a828bc30 .functor AND 1, L_000001a7a822ff70, L_000001a7a822f390, C4<1>, C4<1>;
L_000001a7a828b8b0 .functor OR 1, L_000001a7a828c100, L_000001a7a828bc30, C4<0>, C4<0>;
L_000001a7a828caa0 .functor AND 1, L_000001a7a8230c90, L_000001a7a822f390, C4<1>, C4<1>;
L_000001a7a828c9c0 .functor OR 1, L_000001a7a828b8b0, L_000001a7a828caa0, C4<0>, C4<0>;
v000001a7a8182100_0 .net "Ain", 0 0, L_000001a7a822ff70;  1 drivers
v000001a7a81813e0_0 .net "Bin", 0 0, L_000001a7a8230c90;  1 drivers
v000001a7a8181520_0 .net "Cin", 0 0, L_000001a7a822f390;  1 drivers
v000001a7a81818e0_0 .net "Cout", 0 0, L_000001a7a828c9c0;  1 drivers
v000001a7a8181980_0 .net "Sum", 0 0, L_000001a7a828b370;  1 drivers
v000001a7a8181a20_0 .net *"_ivl_0", 0 0, L_000001a7a828c090;  1 drivers
v000001a7a8181ac0_0 .net *"_ivl_10", 0 0, L_000001a7a828caa0;  1 drivers
v000001a7a81824c0_0 .net *"_ivl_4", 0 0, L_000001a7a828c100;  1 drivers
v000001a7a8181c00_0 .net *"_ivl_6", 0 0, L_000001a7a828bc30;  1 drivers
v000001a7a8181fc0_0 .net *"_ivl_8", 0 0, L_000001a7a828b8b0;  1 drivers
S_000001a7a80471b0 .scope module, "FA_6" "fullAdder" 7 26, 8 10 0, S_000001a7a8035fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a828c330 .functor XOR 1, L_000001a7a822f930, L_000001a7a822fcf0, C4<0>, C4<0>;
L_000001a7a828c800 .functor XOR 1, L_000001a7a828c330, L_000001a7a822fd90, C4<0>, C4<0>;
L_000001a7a828c5d0 .functor AND 1, L_000001a7a822f930, L_000001a7a822fcf0, C4<1>, C4<1>;
L_000001a7a828b610 .functor AND 1, L_000001a7a822f930, L_000001a7a822fd90, C4<1>, C4<1>;
L_000001a7a828c410 .functor OR 1, L_000001a7a828c5d0, L_000001a7a828b610, C4<0>, C4<0>;
L_000001a7a828c8e0 .functor AND 1, L_000001a7a822fcf0, L_000001a7a822fd90, C4<1>, C4<1>;
L_000001a7a828b680 .functor OR 1, L_000001a7a828c410, L_000001a7a828c8e0, C4<0>, C4<0>;
v000001a7a81821a0_0 .net "Ain", 0 0, L_000001a7a822f930;  1 drivers
v000001a7a8182240_0 .net "Bin", 0 0, L_000001a7a822fcf0;  1 drivers
v000001a7a81822e0_0 .net "Cin", 0 0, L_000001a7a822fd90;  1 drivers
v000001a7a8182420_0 .net "Cout", 0 0, L_000001a7a828b680;  1 drivers
v000001a7a816b330_0 .net "Sum", 0 0, L_000001a7a828c800;  1 drivers
v000001a7a816a610_0 .net *"_ivl_0", 0 0, L_000001a7a828c330;  1 drivers
v000001a7a816a9d0_0 .net *"_ivl_10", 0 0, L_000001a7a828c8e0;  1 drivers
v000001a7a816b470_0 .net *"_ivl_4", 0 0, L_000001a7a828c5d0;  1 drivers
v000001a7a816b150_0 .net *"_ivl_6", 0 0, L_000001a7a828b610;  1 drivers
v000001a7a816d310_0 .net *"_ivl_8", 0 0, L_000001a7a828c410;  1 drivers
S_000001a7a8047340 .scope module, "FA_7" "fullAdder" 7 27, 8 10 0, S_000001a7a8035fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a828bd80 .functor XOR 1, L_000001a7a8230290, L_000001a7a8230330, C4<0>, C4<0>;
L_000001a7a828bd10 .functor XOR 1, L_000001a7a828bd80, L_000001a7a82303d0, C4<0>, C4<0>;
L_000001a7a828cb80 .functor AND 1, L_000001a7a8230290, L_000001a7a8230330, C4<1>, C4<1>;
L_000001a7a828bdf0 .functor AND 1, L_000001a7a8230290, L_000001a7a82303d0, C4<1>, C4<1>;
L_000001a7a828b3e0 .functor OR 1, L_000001a7a828cb80, L_000001a7a828bdf0, C4<0>, C4<0>;
L_000001a7a828be60 .functor AND 1, L_000001a7a8230330, L_000001a7a82303d0, C4<1>, C4<1>;
L_000001a7a828bed0 .functor OR 1, L_000001a7a828b3e0, L_000001a7a828be60, C4<0>, C4<0>;
v000001a7a816d130_0 .net "Ain", 0 0, L_000001a7a8230290;  1 drivers
v000001a7a816dbd0_0 .net "Bin", 0 0, L_000001a7a8230330;  1 drivers
v000001a7a816ddb0_0 .net "Cin", 0 0, L_000001a7a82303d0;  1 drivers
v000001a7a816def0_0 .net "Cout", 0 0, L_000001a7a828bed0;  1 drivers
v000001a7a816ceb0_0 .net "Sum", 0 0, L_000001a7a828bd10;  1 drivers
v000001a7a81482a0_0 .net *"_ivl_0", 0 0, L_000001a7a828bd80;  1 drivers
v000001a7a814ac80_0 .net *"_ivl_10", 0 0, L_000001a7a828be60;  1 drivers
v000001a7a814b0e0_0 .net *"_ivl_4", 0 0, L_000001a7a828cb80;  1 drivers
v000001a7a80afea0_0 .net *"_ivl_6", 0 0, L_000001a7a828bdf0;  1 drivers
v000001a7a80af400_0 .net *"_ivl_8", 0 0, L_000001a7a828b3e0;  1 drivers
S_000001a7a8002760 .scope module, "addUnit_1" "adder_8bit" 6 28, 7 6 0, S_000001a7a8035e50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Ain";
    .port_info 1 /INPUT 8 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001a7a820d460_0 .net "Ain", 7 0, L_000001a7a828fc80;  1 drivers
v000001a7a820dbe0_0 .net "Bin", 7 0, v000001a7a8232a90_0;  1 drivers
L_000001a7a8237350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a7a820d780_0 .net "Cin", 0 0, L_000001a7a8237350;  1 drivers
v000001a7a820dc80_0 .net "Cout", 0 0, L_000001a7a828fbe0;  1 drivers
v000001a7a820cba0_0 .net "Sum", 7 0, L_000001a7a8290cc0;  alias, 1 drivers
v000001a7a820da00_0 .net "carry", 7 0, L_000001a7a8291a80;  1 drivers
L_000001a7a82306f0 .part L_000001a7a828fc80, 0, 1;
L_000001a7a8230d30 .part v000001a7a8232a90_0, 0, 1;
L_000001a7a8231230 .part L_000001a7a828fc80, 1, 1;
L_000001a7a822f110 .part v000001a7a8232a90_0, 1, 1;
L_000001a7a8231550 .part L_000001a7a8291a80, 0, 1;
L_000001a7a82315f0 .part L_000001a7a828fc80, 2, 1;
L_000001a7a82317d0 .part v000001a7a8232a90_0, 2, 1;
L_000001a7a822f1b0 .part L_000001a7a8291a80, 1, 1;
L_000001a7a822f250 .part L_000001a7a828fc80, 3, 1;
L_000001a7a8291f80 .part v000001a7a8232a90_0, 3, 1;
L_000001a7a8290680 .part L_000001a7a8291a80, 2, 1;
L_000001a7a828ffa0 .part L_000001a7a828fc80, 4, 1;
L_000001a7a828fe60 .part v000001a7a8232a90_0, 4, 1;
L_000001a7a828f960 .part L_000001a7a8291a80, 3, 1;
L_000001a7a828faa0 .part L_000001a7a828fc80, 5, 1;
L_000001a7a8290c20 .part v000001a7a8232a90_0, 5, 1;
L_000001a7a82900e0 .part L_000001a7a8291a80, 4, 1;
L_000001a7a8290f40 .part L_000001a7a828fc80, 6, 1;
L_000001a7a8290ea0 .part v000001a7a8232a90_0, 6, 1;
L_000001a7a8291760 .part L_000001a7a8291a80, 5, 1;
L_000001a7a82904a0 .part L_000001a7a828fc80, 7, 1;
L_000001a7a8291620 .part v000001a7a8232a90_0, 7, 1;
L_000001a7a82919e0 .part L_000001a7a8291a80, 6, 1;
LS_000001a7a8290cc0_0_0 .concat8 [ 1 1 1 1], L_000001a7a828bfb0, L_000001a7a828c1e0, L_000001a7a828c3a0, L_000001a7a828b840;
LS_000001a7a8290cc0_0_4 .concat8 [ 1 1 1 1], L_000001a7a828b220, L_000001a7a828ba00, L_000001a7a828d050, L_000001a7a8295940;
L_000001a7a8290cc0 .concat8 [ 4 4 0 0], LS_000001a7a8290cc0_0_0, LS_000001a7a8290cc0_0_4;
LS_000001a7a8291a80_0_0 .concat8 [ 1 1 1 1], L_000001a7a828c4f0, L_000001a7a828c250, L_000001a7a828c6b0, L_000001a7a828b290;
LS_000001a7a8291a80_0_4 .concat8 [ 1 1 1 1], L_000001a7a828b920, L_000001a7a828cf00, L_000001a7a8296660, L_000001a7a8295cc0;
L_000001a7a8291a80 .concat8 [ 4 4 0 0], LS_000001a7a8291a80_0_0, LS_000001a7a8291a80_0_4;
L_000001a7a828fbe0 .part L_000001a7a8291a80, 7, 1;
S_000001a7a80028f0 .scope module, "FA_0" "fullAdder" 7 20, 8 10 0, S_000001a7a8002760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a828c2c0 .functor XOR 1, L_000001a7a82306f0, L_000001a7a8230d30, C4<0>, C4<0>;
L_000001a7a828bfb0 .functor XOR 1, L_000001a7a828c2c0, L_000001a7a8237350, C4<0>, C4<0>;
L_000001a7a828c020 .functor AND 1, L_000001a7a82306f0, L_000001a7a8230d30, C4<1>, C4<1>;
L_000001a7a828cbf0 .functor AND 1, L_000001a7a82306f0, L_000001a7a8237350, C4<1>, C4<1>;
L_000001a7a828b1b0 .functor OR 1, L_000001a7a828c020, L_000001a7a828cbf0, C4<0>, C4<0>;
L_000001a7a828cc60 .functor AND 1, L_000001a7a8230d30, L_000001a7a8237350, C4<1>, C4<1>;
L_000001a7a828c4f0 .functor OR 1, L_000001a7a828b1b0, L_000001a7a828cc60, C4<0>, C4<0>;
v000001a7a820a080_0 .net "Ain", 0 0, L_000001a7a82306f0;  1 drivers
v000001a7a820be80_0 .net "Bin", 0 0, L_000001a7a8230d30;  1 drivers
v000001a7a820ada0_0 .net "Cin", 0 0, L_000001a7a8237350;  alias, 1 drivers
v000001a7a820bd40_0 .net "Cout", 0 0, L_000001a7a828c4f0;  1 drivers
v000001a7a820c4c0_0 .net "Sum", 0 0, L_000001a7a828bfb0;  1 drivers
v000001a7a820a760_0 .net *"_ivl_0", 0 0, L_000001a7a828c2c0;  1 drivers
v000001a7a820b980_0 .net *"_ivl_10", 0 0, L_000001a7a828cc60;  1 drivers
v000001a7a820a1c0_0 .net *"_ivl_4", 0 0, L_000001a7a828c020;  1 drivers
v000001a7a820c600_0 .net *"_ivl_6", 0 0, L_000001a7a828cbf0;  1 drivers
v000001a7a820c560_0 .net *"_ivl_8", 0 0, L_000001a7a828b1b0;  1 drivers
S_000001a7a803db10 .scope module, "FA_1" "fullAdder" 7 21, 8 10 0, S_000001a7a8002760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a828b7d0 .functor XOR 1, L_000001a7a8231230, L_000001a7a822f110, C4<0>, C4<0>;
L_000001a7a828c1e0 .functor XOR 1, L_000001a7a828b7d0, L_000001a7a8231550, C4<0>, C4<0>;
L_000001a7a828c170 .functor AND 1, L_000001a7a8231230, L_000001a7a822f110, C4<1>, C4<1>;
L_000001a7a828b6f0 .functor AND 1, L_000001a7a8231230, L_000001a7a8231550, C4<1>, C4<1>;
L_000001a7a828ccd0 .functor OR 1, L_000001a7a828c170, L_000001a7a828b6f0, C4<0>, C4<0>;
L_000001a7a828b140 .functor AND 1, L_000001a7a822f110, L_000001a7a8231550, C4<1>, C4<1>;
L_000001a7a828c250 .functor OR 1, L_000001a7a828ccd0, L_000001a7a828b140, C4<0>, C4<0>;
v000001a7a820a940_0 .net "Ain", 0 0, L_000001a7a8231230;  1 drivers
v000001a7a820b3e0_0 .net "Bin", 0 0, L_000001a7a822f110;  1 drivers
v000001a7a820c100_0 .net "Cin", 0 0, L_000001a7a8231550;  1 drivers
v000001a7a820a800_0 .net "Cout", 0 0, L_000001a7a828c250;  1 drivers
v000001a7a820a580_0 .net "Sum", 0 0, L_000001a7a828c1e0;  1 drivers
v000001a7a820a120_0 .net *"_ivl_0", 0 0, L_000001a7a828b7d0;  1 drivers
v000001a7a820a300_0 .net *"_ivl_10", 0 0, L_000001a7a828b140;  1 drivers
v000001a7a820a8a0_0 .net *"_ivl_4", 0 0, L_000001a7a828c170;  1 drivers
v000001a7a820ad00_0 .net *"_ivl_6", 0 0, L_000001a7a828b6f0;  1 drivers
v000001a7a820a9e0_0 .net *"_ivl_8", 0 0, L_000001a7a828ccd0;  1 drivers
S_000001a7a820e6c0 .scope module, "FA_2" "fullAdder" 7 22, 8 10 0, S_000001a7a8002760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a828b450 .functor XOR 1, L_000001a7a82315f0, L_000001a7a82317d0, C4<0>, C4<0>;
L_000001a7a828c3a0 .functor XOR 1, L_000001a7a828b450, L_000001a7a822f1b0, C4<0>, C4<0>;
L_000001a7a828c790 .functor AND 1, L_000001a7a82315f0, L_000001a7a82317d0, C4<1>, C4<1>;
L_000001a7a828c480 .functor AND 1, L_000001a7a82315f0, L_000001a7a822f1b0, C4<1>, C4<1>;
L_000001a7a828b4c0 .functor OR 1, L_000001a7a828c790, L_000001a7a828c480, C4<0>, C4<0>;
L_000001a7a828c560 .functor AND 1, L_000001a7a82317d0, L_000001a7a822f1b0, C4<1>, C4<1>;
L_000001a7a828c6b0 .functor OR 1, L_000001a7a828b4c0, L_000001a7a828c560, C4<0>, C4<0>;
v000001a7a820ab20_0 .net "Ain", 0 0, L_000001a7a82315f0;  1 drivers
v000001a7a820a3a0_0 .net "Bin", 0 0, L_000001a7a82317d0;  1 drivers
v000001a7a820a440_0 .net "Cin", 0 0, L_000001a7a822f1b0;  1 drivers
v000001a7a820c380_0 .net "Cout", 0 0, L_000001a7a828c6b0;  1 drivers
v000001a7a820c7e0_0 .net "Sum", 0 0, L_000001a7a828c3a0;  1 drivers
v000001a7a820c740_0 .net *"_ivl_0", 0 0, L_000001a7a828b450;  1 drivers
v000001a7a820c420_0 .net *"_ivl_10", 0 0, L_000001a7a828c560;  1 drivers
v000001a7a820af80_0 .net *"_ivl_4", 0 0, L_000001a7a828c790;  1 drivers
v000001a7a820bb60_0 .net *"_ivl_6", 0 0, L_000001a7a828c480;  1 drivers
v000001a7a820a260_0 .net *"_ivl_8", 0 0, L_000001a7a828b4c0;  1 drivers
S_000001a7a820eb70 .scope module, "FA_3" "fullAdder" 7 23, 8 10 0, S_000001a7a8002760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a828c640 .functor XOR 1, L_000001a7a822f250, L_000001a7a8291f80, C4<0>, C4<0>;
L_000001a7a828b840 .functor XOR 1, L_000001a7a828c640, L_000001a7a8290680, C4<0>, C4<0>;
L_000001a7a828c720 .functor AND 1, L_000001a7a822f250, L_000001a7a8291f80, C4<1>, C4<1>;
L_000001a7a828c870 .functor AND 1, L_000001a7a822f250, L_000001a7a8290680, C4<1>, C4<1>;
L_000001a7a828c950 .functor OR 1, L_000001a7a828c720, L_000001a7a828c870, C4<0>, C4<0>;
L_000001a7a828b530 .functor AND 1, L_000001a7a8291f80, L_000001a7a8290680, C4<1>, C4<1>;
L_000001a7a828b290 .functor OR 1, L_000001a7a828c950, L_000001a7a828b530, C4<0>, C4<0>;
v000001a7a820c6a0_0 .net "Ain", 0 0, L_000001a7a822f250;  1 drivers
v000001a7a820bfc0_0 .net "Bin", 0 0, L_000001a7a8291f80;  1 drivers
v000001a7a820a6c0_0 .net "Cin", 0 0, L_000001a7a8290680;  1 drivers
v000001a7a820b7a0_0 .net "Cout", 0 0, L_000001a7a828b290;  1 drivers
v000001a7a820aa80_0 .net "Sum", 0 0, L_000001a7a828b840;  1 drivers
v000001a7a820a4e0_0 .net *"_ivl_0", 0 0, L_000001a7a828c640;  1 drivers
v000001a7a820a620_0 .net *"_ivl_10", 0 0, L_000001a7a828b530;  1 drivers
v000001a7a820bde0_0 .net *"_ivl_4", 0 0, L_000001a7a828c720;  1 drivers
v000001a7a820abc0_0 .net *"_ivl_6", 0 0, L_000001a7a828c870;  1 drivers
v000001a7a820ac60_0 .net *"_ivl_8", 0 0, L_000001a7a828c950;  1 drivers
S_000001a7a820e080 .scope module, "FA_4" "fullAdder" 7 24, 8 10 0, S_000001a7a8002760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a828ca30 .functor XOR 1, L_000001a7a828ffa0, L_000001a7a828fe60, C4<0>, C4<0>;
L_000001a7a828b220 .functor XOR 1, L_000001a7a828ca30, L_000001a7a828f960, C4<0>, C4<0>;
L_000001a7a828bae0 .functor AND 1, L_000001a7a828ffa0, L_000001a7a828fe60, C4<1>, C4<1>;
L_000001a7a828b300 .functor AND 1, L_000001a7a828ffa0, L_000001a7a828f960, C4<1>, C4<1>;
L_000001a7a828b5a0 .functor OR 1, L_000001a7a828bae0, L_000001a7a828b300, C4<0>, C4<0>;
L_000001a7a828b760 .functor AND 1, L_000001a7a828fe60, L_000001a7a828f960, C4<1>, C4<1>;
L_000001a7a828b920 .functor OR 1, L_000001a7a828b5a0, L_000001a7a828b760, C4<0>, C4<0>;
v000001a7a820bf20_0 .net "Ain", 0 0, L_000001a7a828ffa0;  1 drivers
v000001a7a820ae40_0 .net "Bin", 0 0, L_000001a7a828fe60;  1 drivers
v000001a7a820aee0_0 .net "Cin", 0 0, L_000001a7a828f960;  1 drivers
v000001a7a820b020_0 .net "Cout", 0 0, L_000001a7a828b920;  1 drivers
v000001a7a820b0c0_0 .net "Sum", 0 0, L_000001a7a828b220;  1 drivers
v000001a7a820c060_0 .net *"_ivl_0", 0 0, L_000001a7a828ca30;  1 drivers
v000001a7a820b160_0 .net *"_ivl_10", 0 0, L_000001a7a828b760;  1 drivers
v000001a7a820b8e0_0 .net *"_ivl_4", 0 0, L_000001a7a828bae0;  1 drivers
v000001a7a820b520_0 .net *"_ivl_6", 0 0, L_000001a7a828b300;  1 drivers
v000001a7a820b200_0 .net *"_ivl_8", 0 0, L_000001a7a828b5a0;  1 drivers
S_000001a7a820ed00 .scope module, "FA_5" "fullAdder" 7 25, 8 10 0, S_000001a7a8002760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a828b990 .functor XOR 1, L_000001a7a828faa0, L_000001a7a8290c20, C4<0>, C4<0>;
L_000001a7a828ba00 .functor XOR 1, L_000001a7a828b990, L_000001a7a82900e0, C4<0>, C4<0>;
L_000001a7a828ba70 .functor AND 1, L_000001a7a828faa0, L_000001a7a8290c20, C4<1>, C4<1>;
L_000001a7a828bb50 .functor AND 1, L_000001a7a828faa0, L_000001a7a82900e0, C4<1>, C4<1>;
L_000001a7a828bbc0 .functor OR 1, L_000001a7a828ba70, L_000001a7a828bb50, C4<0>, C4<0>;
L_000001a7a828ce90 .functor AND 1, L_000001a7a8290c20, L_000001a7a82900e0, C4<1>, C4<1>;
L_000001a7a828cf00 .functor OR 1, L_000001a7a828bbc0, L_000001a7a828ce90, C4<0>, C4<0>;
v000001a7a820c1a0_0 .net "Ain", 0 0, L_000001a7a828faa0;  1 drivers
v000001a7a820b2a0_0 .net "Bin", 0 0, L_000001a7a8290c20;  1 drivers
v000001a7a820b840_0 .net "Cin", 0 0, L_000001a7a82900e0;  1 drivers
v000001a7a820b340_0 .net "Cout", 0 0, L_000001a7a828cf00;  1 drivers
v000001a7a820b480_0 .net "Sum", 0 0, L_000001a7a828ba00;  1 drivers
v000001a7a820b5c0_0 .net *"_ivl_0", 0 0, L_000001a7a828b990;  1 drivers
v000001a7a820c240_0 .net *"_ivl_10", 0 0, L_000001a7a828ce90;  1 drivers
v000001a7a820b700_0 .net *"_ivl_4", 0 0, L_000001a7a828ba70;  1 drivers
v000001a7a820ba20_0 .net *"_ivl_6", 0 0, L_000001a7a828bb50;  1 drivers
v000001a7a820bac0_0 .net *"_ivl_8", 0 0, L_000001a7a828bbc0;  1 drivers
S_000001a7a820e850 .scope module, "FA_6" "fullAdder" 7 26, 8 10 0, S_000001a7a8002760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a828cfe0 .functor XOR 1, L_000001a7a8290f40, L_000001a7a8290ea0, C4<0>, C4<0>;
L_000001a7a828d050 .functor XOR 1, L_000001a7a828cfe0, L_000001a7a8291760, C4<0>, C4<0>;
L_000001a7a828cdb0 .functor AND 1, L_000001a7a8290f40, L_000001a7a8290ea0, C4<1>, C4<1>;
L_000001a7a828cd40 .functor AND 1, L_000001a7a8290f40, L_000001a7a8291760, C4<1>, C4<1>;
L_000001a7a828cf70 .functor OR 1, L_000001a7a828cdb0, L_000001a7a828cd40, C4<0>, C4<0>;
L_000001a7a828ce20 .functor AND 1, L_000001a7a8290ea0, L_000001a7a8291760, C4<1>, C4<1>;
L_000001a7a8296660 .functor OR 1, L_000001a7a828cf70, L_000001a7a828ce20, C4<0>, C4<0>;
v000001a7a820bc00_0 .net "Ain", 0 0, L_000001a7a8290f40;  1 drivers
v000001a7a820bca0_0 .net "Bin", 0 0, L_000001a7a8290ea0;  1 drivers
v000001a7a820c2e0_0 .net "Cin", 0 0, L_000001a7a8291760;  1 drivers
v000001a7a820d0a0_0 .net "Cout", 0 0, L_000001a7a8296660;  1 drivers
v000001a7a820df00_0 .net "Sum", 0 0, L_000001a7a828d050;  1 drivers
v000001a7a820cc40_0 .net *"_ivl_0", 0 0, L_000001a7a828cfe0;  1 drivers
v000001a7a820d320_0 .net *"_ivl_10", 0 0, L_000001a7a828ce20;  1 drivers
v000001a7a820db40_0 .net *"_ivl_4", 0 0, L_000001a7a828cdb0;  1 drivers
v000001a7a820cb00_0 .net *"_ivl_6", 0 0, L_000001a7a828cd40;  1 drivers
v000001a7a820ddc0_0 .net *"_ivl_8", 0 0, L_000001a7a828cf70;  1 drivers
S_000001a7a820ee90 .scope module, "FA_7" "fullAdder" 7 27, 8 10 0, S_000001a7a8002760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a8296890 .functor XOR 1, L_000001a7a82904a0, L_000001a7a8291620, C4<0>, C4<0>;
L_000001a7a8295940 .functor XOR 1, L_000001a7a8296890, L_000001a7a82919e0, C4<0>, C4<0>;
L_000001a7a8295780 .functor AND 1, L_000001a7a82904a0, L_000001a7a8291620, C4<1>, C4<1>;
L_000001a7a8295d30 .functor AND 1, L_000001a7a82904a0, L_000001a7a82919e0, C4<1>, C4<1>;
L_000001a7a8296270 .functor OR 1, L_000001a7a8295780, L_000001a7a8295d30, C4<0>, C4<0>;
L_000001a7a8296040 .functor AND 1, L_000001a7a8291620, L_000001a7a82919e0, C4<1>, C4<1>;
L_000001a7a8295cc0 .functor OR 1, L_000001a7a8296270, L_000001a7a8296040, C4<0>, C4<0>;
v000001a7a820c9c0_0 .net "Ain", 0 0, L_000001a7a82904a0;  1 drivers
v000001a7a820c920_0 .net "Bin", 0 0, L_000001a7a8291620;  1 drivers
v000001a7a820cd80_0 .net "Cin", 0 0, L_000001a7a82919e0;  1 drivers
v000001a7a820d640_0 .net "Cout", 0 0, L_000001a7a8295cc0;  1 drivers
v000001a7a820daa0_0 .net "Sum", 0 0, L_000001a7a8295940;  1 drivers
v000001a7a820d1e0_0 .net *"_ivl_0", 0 0, L_000001a7a8296890;  1 drivers
v000001a7a820d3c0_0 .net *"_ivl_10", 0 0, L_000001a7a8296040;  1 drivers
v000001a7a820ca60_0 .net *"_ivl_4", 0 0, L_000001a7a8295780;  1 drivers
v000001a7a820d140_0 .net *"_ivl_6", 0 0, L_000001a7a8295d30;  1 drivers
v000001a7a820de60_0 .net *"_ivl_8", 0 0, L_000001a7a8296270;  1 drivers
S_000001a7a820e210 .scope module, "addUnit_2" "adder_8bit" 6 29, 7 6 0, S_000001a7a8035e50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Ain";
    .port_info 1 /INPUT 8 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001a7a8214000_0 .net "Ain", 7 0, L_000001a7a8291260;  1 drivers
v000001a7a8213100_0 .net "Bin", 7 0, v000001a7a82319b0_0;  1 drivers
L_000001a7a8237398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a7a8212a20_0 .net "Cin", 0 0, L_000001a7a8237398;  1 drivers
v000001a7a8211940_0 .net "Cout", 0 0, L_000001a7a82911c0;  1 drivers
v000001a7a8212660_0 .net "Sum", 7 0, L_000001a7a82909a0;  alias, 1 drivers
v000001a7a8211d00_0 .net "carry", 7 0, L_000001a7a8290a40;  1 drivers
L_000001a7a8290540 .part L_000001a7a8291260, 0, 1;
L_000001a7a8290d60 .part v000001a7a82319b0_0, 0, 1;
L_000001a7a8290180 .part L_000001a7a8291260, 1, 1;
L_000001a7a8290720 .part v000001a7a82319b0_0, 1, 1;
L_000001a7a8290400 .part L_000001a7a8290a40, 0, 1;
L_000001a7a82918a0 .part L_000001a7a8291260, 2, 1;
L_000001a7a8290040 .part v000001a7a82319b0_0, 2, 1;
L_000001a7a82916c0 .part L_000001a7a8290a40, 1, 1;
L_000001a7a8290fe0 .part L_000001a7a8291260, 3, 1;
L_000001a7a8290220 .part v000001a7a82319b0_0, 3, 1;
L_000001a7a8290b80 .part L_000001a7a8290a40, 2, 1;
L_000001a7a828fb40 .part L_000001a7a8291260, 4, 1;
L_000001a7a8290e00 .part v000001a7a82319b0_0, 4, 1;
L_000001a7a8290900 .part L_000001a7a8290a40, 3, 1;
L_000001a7a8290ae0 .part L_000001a7a8291260, 5, 1;
L_000001a7a8291080 .part v000001a7a82319b0_0, 5, 1;
L_000001a7a828fd20 .part L_000001a7a8290a40, 4, 1;
L_000001a7a8291300 .part L_000001a7a8291260, 6, 1;
L_000001a7a8291800 .part v000001a7a82319b0_0, 6, 1;
L_000001a7a828fdc0 .part L_000001a7a8290a40, 5, 1;
L_000001a7a8291940 .part L_000001a7a8291260, 7, 1;
L_000001a7a8291120 .part v000001a7a82319b0_0, 7, 1;
L_000001a7a82913a0 .part L_000001a7a8290a40, 6, 1;
LS_000001a7a82909a0_0_0 .concat8 [ 1 1 1 1], L_000001a7a8296970, L_000001a7a8296c10, L_000001a7a8295c50, L_000001a7a8295400;
LS_000001a7a82909a0_0_4 .concat8 [ 1 1 1 1], L_000001a7a8296c80, L_000001a7a82960b0, L_000001a7a8295e80, L_000001a7a8296120;
L_000001a7a82909a0 .concat8 [ 4 4 0 0], LS_000001a7a82909a0_0_0, LS_000001a7a82909a0_0_4;
LS_000001a7a8290a40_0_0 .concat8 [ 1 1 1 1], L_000001a7a8295b00, L_000001a7a8296900, L_000001a7a82955c0, L_000001a7a8295160;
LS_000001a7a8290a40_0_4 .concat8 [ 1 1 1 1], L_000001a7a8295240, L_000001a7a8295f60, L_000001a7a8295fd0, L_000001a7a8296580;
L_000001a7a8290a40 .concat8 [ 4 4 0 0], LS_000001a7a8290a40_0_0, LS_000001a7a8290a40_0_4;
L_000001a7a82911c0 .part L_000001a7a8290a40, 7, 1;
S_000001a7a820e9e0 .scope module, "FA_0" "fullAdder" 7 20, 8 10 0, S_000001a7a820e210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a8296a50 .functor XOR 1, L_000001a7a8290540, L_000001a7a8290d60, C4<0>, C4<0>;
L_000001a7a8296970 .functor XOR 1, L_000001a7a8296a50, L_000001a7a8237398, C4<0>, C4<0>;
L_000001a7a82962e0 .functor AND 1, L_000001a7a8290540, L_000001a7a8290d60, C4<1>, C4<1>;
L_000001a7a8296740 .functor AND 1, L_000001a7a8290540, L_000001a7a8237398, C4<1>, C4<1>;
L_000001a7a8296cf0 .functor OR 1, L_000001a7a82962e0, L_000001a7a8296740, C4<0>, C4<0>;
L_000001a7a8296ac0 .functor AND 1, L_000001a7a8290d60, L_000001a7a8237398, C4<1>, C4<1>;
L_000001a7a8295b00 .functor OR 1, L_000001a7a8296cf0, L_000001a7a8296ac0, C4<0>, C4<0>;
v000001a7a820d000_0 .net "Ain", 0 0, L_000001a7a8290540;  1 drivers
v000001a7a820dd20_0 .net "Bin", 0 0, L_000001a7a8290d60;  1 drivers
v000001a7a820c880_0 .net "Cin", 0 0, L_000001a7a8237398;  alias, 1 drivers
v000001a7a820d6e0_0 .net "Cout", 0 0, L_000001a7a8295b00;  1 drivers
v000001a7a820cce0_0 .net "Sum", 0 0, L_000001a7a8296970;  1 drivers
v000001a7a820d8c0_0 .net *"_ivl_0", 0 0, L_000001a7a8296a50;  1 drivers
v000001a7a820d820_0 .net *"_ivl_10", 0 0, L_000001a7a8296ac0;  1 drivers
v000001a7a820ce20_0 .net *"_ivl_4", 0 0, L_000001a7a82962e0;  1 drivers
v000001a7a820cec0_0 .net *"_ivl_6", 0 0, L_000001a7a8296740;  1 drivers
v000001a7a820d280_0 .net *"_ivl_8", 0 0, L_000001a7a8296cf0;  1 drivers
S_000001a7a820e3a0 .scope module, "FA_1" "fullAdder" 7 21, 8 10 0, S_000001a7a820e210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a82965f0 .functor XOR 1, L_000001a7a8290180, L_000001a7a8290720, C4<0>, C4<0>;
L_000001a7a8296c10 .functor XOR 1, L_000001a7a82965f0, L_000001a7a8290400, C4<0>, C4<0>;
L_000001a7a82966d0 .functor AND 1, L_000001a7a8290180, L_000001a7a8290720, C4<1>, C4<1>;
L_000001a7a8295320 .functor AND 1, L_000001a7a8290180, L_000001a7a8290400, C4<1>, C4<1>;
L_000001a7a8296820 .functor OR 1, L_000001a7a82966d0, L_000001a7a8295320, C4<0>, C4<0>;
L_000001a7a82967b0 .functor AND 1, L_000001a7a8290720, L_000001a7a8290400, C4<1>, C4<1>;
L_000001a7a8296900 .functor OR 1, L_000001a7a8296820, L_000001a7a82967b0, C4<0>, C4<0>;
v000001a7a820d500_0 .net "Ain", 0 0, L_000001a7a8290180;  1 drivers
v000001a7a820d960_0 .net "Bin", 0 0, L_000001a7a8290720;  1 drivers
v000001a7a820d5a0_0 .net "Cin", 0 0, L_000001a7a8290400;  1 drivers
v000001a7a820cf60_0 .net "Cout", 0 0, L_000001a7a8296900;  1 drivers
v000001a7a8210220_0 .net "Sum", 0 0, L_000001a7a8296c10;  1 drivers
v000001a7a8211300_0 .net *"_ivl_0", 0 0, L_000001a7a82965f0;  1 drivers
v000001a7a8210040_0 .net *"_ivl_10", 0 0, L_000001a7a82967b0;  1 drivers
v000001a7a82109a0_0 .net *"_ivl_4", 0 0, L_000001a7a82966d0;  1 drivers
v000001a7a8211620_0 .net *"_ivl_6", 0 0, L_000001a7a8295320;  1 drivers
v000001a7a820f140_0 .net *"_ivl_8", 0 0, L_000001a7a8296820;  1 drivers
S_000001a7a820e530 .scope module, "FA_2" "fullAdder" 7 22, 8 10 0, S_000001a7a820e210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a8296ba0 .functor XOR 1, L_000001a7a82918a0, L_000001a7a8290040, C4<0>, C4<0>;
L_000001a7a8295c50 .functor XOR 1, L_000001a7a8296ba0, L_000001a7a82916c0, C4<0>, C4<0>;
L_000001a7a8295550 .functor AND 1, L_000001a7a82918a0, L_000001a7a8290040, C4<1>, C4<1>;
L_000001a7a8295b70 .functor AND 1, L_000001a7a82918a0, L_000001a7a82916c0, C4<1>, C4<1>;
L_000001a7a82959b0 .functor OR 1, L_000001a7a8295550, L_000001a7a8295b70, C4<0>, C4<0>;
L_000001a7a82957f0 .functor AND 1, L_000001a7a8290040, L_000001a7a82916c0, C4<1>, C4<1>;
L_000001a7a82955c0 .functor OR 1, L_000001a7a82959b0, L_000001a7a82957f0, C4<0>, C4<0>;
v000001a7a82116c0_0 .net "Ain", 0 0, L_000001a7a82918a0;  1 drivers
v000001a7a820faa0_0 .net "Bin", 0 0, L_000001a7a8290040;  1 drivers
v000001a7a820fbe0_0 .net "Cin", 0 0, L_000001a7a82916c0;  1 drivers
v000001a7a820fe60_0 .net "Cout", 0 0, L_000001a7a82955c0;  1 drivers
v000001a7a820fa00_0 .net "Sum", 0 0, L_000001a7a8295c50;  1 drivers
v000001a7a8210e00_0 .net *"_ivl_0", 0 0, L_000001a7a8296ba0;  1 drivers
v000001a7a820f460_0 .net *"_ivl_10", 0 0, L_000001a7a82957f0;  1 drivers
v000001a7a820f780_0 .net *"_ivl_4", 0 0, L_000001a7a8295550;  1 drivers
v000001a7a820f6e0_0 .net *"_ivl_6", 0 0, L_000001a7a8295b70;  1 drivers
v000001a7a820f5a0_0 .net *"_ivl_8", 0 0, L_000001a7a82959b0;  1 drivers
S_000001a7a82189a0 .scope module, "FA_3" "fullAdder" 7 23, 8 10 0, S_000001a7a820e210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a8295390 .functor XOR 1, L_000001a7a8290fe0, L_000001a7a8290220, C4<0>, C4<0>;
L_000001a7a8295400 .functor XOR 1, L_000001a7a8295390, L_000001a7a8290b80, C4<0>, C4<0>;
L_000001a7a8296200 .functor AND 1, L_000001a7a8290fe0, L_000001a7a8290220, C4<1>, C4<1>;
L_000001a7a8295630 .functor AND 1, L_000001a7a8290fe0, L_000001a7a8290b80, C4<1>, C4<1>;
L_000001a7a82969e0 .functor OR 1, L_000001a7a8296200, L_000001a7a8295630, C4<0>, C4<0>;
L_000001a7a8295470 .functor AND 1, L_000001a7a8290220, L_000001a7a8290b80, C4<1>, C4<1>;
L_000001a7a8295160 .functor OR 1, L_000001a7a82969e0, L_000001a7a8295470, C4<0>, C4<0>;
v000001a7a820f3c0_0 .net "Ain", 0 0, L_000001a7a8290fe0;  1 drivers
v000001a7a820f500_0 .net "Bin", 0 0, L_000001a7a8290220;  1 drivers
v000001a7a820fb40_0 .net "Cin", 0 0, L_000001a7a8290b80;  1 drivers
v000001a7a8211120_0 .net "Cout", 0 0, L_000001a7a8295160;  1 drivers
v000001a7a82113a0_0 .net "Sum", 0 0, L_000001a7a8295400;  1 drivers
v000001a7a82100e0_0 .net *"_ivl_0", 0 0, L_000001a7a8295390;  1 drivers
v000001a7a8210a40_0 .net *"_ivl_10", 0 0, L_000001a7a8295470;  1 drivers
v000001a7a8211760_0 .net *"_ivl_4", 0 0, L_000001a7a8296200;  1 drivers
v000001a7a8210fe0_0 .net *"_ivl_6", 0 0, L_000001a7a8295630;  1 drivers
v000001a7a8211800_0 .net *"_ivl_8", 0 0, L_000001a7a82969e0;  1 drivers
S_000001a7a8217b90 .scope module, "FA_4" "fullAdder" 7 24, 8 10 0, S_000001a7a820e210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a8296b30 .functor XOR 1, L_000001a7a828fb40, L_000001a7a8290e00, C4<0>, C4<0>;
L_000001a7a8296c80 .functor XOR 1, L_000001a7a8296b30, L_000001a7a8290900, C4<0>, C4<0>;
L_000001a7a8295a20 .functor AND 1, L_000001a7a828fb40, L_000001a7a8290e00, C4<1>, C4<1>;
L_000001a7a82951d0 .functor AND 1, L_000001a7a828fb40, L_000001a7a8290900, C4<1>, C4<1>;
L_000001a7a82956a0 .functor OR 1, L_000001a7a8295a20, L_000001a7a82951d0, C4<0>, C4<0>;
L_000001a7a8296350 .functor AND 1, L_000001a7a8290e00, L_000001a7a8290900, C4<1>, C4<1>;
L_000001a7a8295240 .functor OR 1, L_000001a7a82956a0, L_000001a7a8296350, C4<0>, C4<0>;
v000001a7a820fc80_0 .net "Ain", 0 0, L_000001a7a828fb40;  1 drivers
v000001a7a820fd20_0 .net "Bin", 0 0, L_000001a7a8290e00;  1 drivers
v000001a7a820ff00_0 .net "Cin", 0 0, L_000001a7a8290900;  1 drivers
v000001a7a820ffa0_0 .net "Cout", 0 0, L_000001a7a8295240;  1 drivers
v000001a7a8210ea0_0 .net "Sum", 0 0, L_000001a7a8296c80;  1 drivers
v000001a7a8210860_0 .net *"_ivl_0", 0 0, L_000001a7a8296b30;  1 drivers
v000001a7a820f0a0_0 .net *"_ivl_10", 0 0, L_000001a7a8296350;  1 drivers
v000001a7a82104a0_0 .net *"_ivl_4", 0 0, L_000001a7a8295a20;  1 drivers
v000001a7a8210f40_0 .net *"_ivl_6", 0 0, L_000001a7a82951d0;  1 drivers
v000001a7a82102c0_0 .net *"_ivl_8", 0 0, L_000001a7a82956a0;  1 drivers
S_000001a7a8218680 .scope module, "FA_5" "fullAdder" 7 25, 8 10 0, S_000001a7a820e210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a8295da0 .functor XOR 1, L_000001a7a8290ae0, L_000001a7a8291080, C4<0>, C4<0>;
L_000001a7a82960b0 .functor XOR 1, L_000001a7a8295da0, L_000001a7a828fd20, C4<0>, C4<0>;
L_000001a7a82952b0 .functor AND 1, L_000001a7a8290ae0, L_000001a7a8291080, C4<1>, C4<1>;
L_000001a7a8295a90 .functor AND 1, L_000001a7a8290ae0, L_000001a7a828fd20, C4<1>, C4<1>;
L_000001a7a82954e0 .functor OR 1, L_000001a7a82952b0, L_000001a7a8295a90, C4<0>, C4<0>;
L_000001a7a8295be0 .functor AND 1, L_000001a7a8291080, L_000001a7a828fd20, C4<1>, C4<1>;
L_000001a7a8295f60 .functor OR 1, L_000001a7a82954e0, L_000001a7a8295be0, C4<0>, C4<0>;
v000001a7a8211440_0 .net "Ain", 0 0, L_000001a7a8290ae0;  1 drivers
v000001a7a8211080_0 .net "Bin", 0 0, L_000001a7a8291080;  1 drivers
v000001a7a820f820_0 .net "Cin", 0 0, L_000001a7a828fd20;  1 drivers
v000001a7a820f8c0_0 .net "Cout", 0 0, L_000001a7a8295f60;  1 drivers
v000001a7a82114e0_0 .net "Sum", 0 0, L_000001a7a82960b0;  1 drivers
v000001a7a82111c0_0 .net *"_ivl_0", 0 0, L_000001a7a8295da0;  1 drivers
v000001a7a820f640_0 .net *"_ivl_10", 0 0, L_000001a7a8295be0;  1 drivers
v000001a7a820f960_0 .net *"_ivl_4", 0 0, L_000001a7a82952b0;  1 drivers
v000001a7a820fdc0_0 .net *"_ivl_6", 0 0, L_000001a7a8295a90;  1 drivers
v000001a7a82105e0_0 .net *"_ivl_8", 0 0, L_000001a7a82954e0;  1 drivers
S_000001a7a8218b30 .scope module, "FA_6" "fullAdder" 7 26, 8 10 0, S_000001a7a820e210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a8295e10 .functor XOR 1, L_000001a7a8291300, L_000001a7a8291800, C4<0>, C4<0>;
L_000001a7a8295e80 .functor XOR 1, L_000001a7a8295e10, L_000001a7a828fdc0, C4<0>, C4<0>;
L_000001a7a8295710 .functor AND 1, L_000001a7a8291300, L_000001a7a8291800, C4<1>, C4<1>;
L_000001a7a8295860 .functor AND 1, L_000001a7a8291300, L_000001a7a828fdc0, C4<1>, C4<1>;
L_000001a7a82958d0 .functor OR 1, L_000001a7a8295710, L_000001a7a8295860, C4<0>, C4<0>;
L_000001a7a8295ef0 .functor AND 1, L_000001a7a8291800, L_000001a7a828fdc0, C4<1>, C4<1>;
L_000001a7a8295fd0 .functor OR 1, L_000001a7a82958d0, L_000001a7a8295ef0, C4<0>, C4<0>;
v000001a7a8210180_0 .net "Ain", 0 0, L_000001a7a8291300;  1 drivers
v000001a7a8210540_0 .net "Bin", 0 0, L_000001a7a8291800;  1 drivers
v000001a7a8210400_0 .net "Cin", 0 0, L_000001a7a828fdc0;  1 drivers
v000001a7a820f1e0_0 .net "Cout", 0 0, L_000001a7a8295fd0;  1 drivers
v000001a7a8210360_0 .net "Sum", 0 0, L_000001a7a8295e80;  1 drivers
v000001a7a8210680_0 .net *"_ivl_0", 0 0, L_000001a7a8295e10;  1 drivers
v000001a7a820f320_0 .net *"_ivl_10", 0 0, L_000001a7a8295ef0;  1 drivers
v000001a7a820f280_0 .net *"_ivl_4", 0 0, L_000001a7a8295710;  1 drivers
v000001a7a8210720_0 .net *"_ivl_6", 0 0, L_000001a7a8295860;  1 drivers
v000001a7a82107c0_0 .net *"_ivl_8", 0 0, L_000001a7a82958d0;  1 drivers
S_000001a7a82170a0 .scope module, "FA_7" "fullAdder" 7 27, 8 10 0, S_000001a7a820e210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a82963c0 .functor XOR 1, L_000001a7a8291940, L_000001a7a8291120, C4<0>, C4<0>;
L_000001a7a8296120 .functor XOR 1, L_000001a7a82963c0, L_000001a7a82913a0, C4<0>, C4<0>;
L_000001a7a8296190 .functor AND 1, L_000001a7a8291940, L_000001a7a8291120, C4<1>, C4<1>;
L_000001a7a8296430 .functor AND 1, L_000001a7a8291940, L_000001a7a82913a0, C4<1>, C4<1>;
L_000001a7a82964a0 .functor OR 1, L_000001a7a8296190, L_000001a7a8296430, C4<0>, C4<0>;
L_000001a7a8296510 .functor AND 1, L_000001a7a8291120, L_000001a7a82913a0, C4<1>, C4<1>;
L_000001a7a8296580 .functor OR 1, L_000001a7a82964a0, L_000001a7a8296510, C4<0>, C4<0>;
v000001a7a8210900_0 .net "Ain", 0 0, L_000001a7a8291940;  1 drivers
v000001a7a8210ae0_0 .net "Bin", 0 0, L_000001a7a8291120;  1 drivers
v000001a7a8211260_0 .net "Cin", 0 0, L_000001a7a82913a0;  1 drivers
v000001a7a8210b80_0 .net "Cout", 0 0, L_000001a7a8296580;  1 drivers
v000001a7a8210c20_0 .net "Sum", 0 0, L_000001a7a8296120;  1 drivers
v000001a7a8210cc0_0 .net *"_ivl_0", 0 0, L_000001a7a82963c0;  1 drivers
v000001a7a8211580_0 .net *"_ivl_10", 0 0, L_000001a7a8296510;  1 drivers
v000001a7a8210d60_0 .net *"_ivl_4", 0 0, L_000001a7a8296190;  1 drivers
v000001a7a82123e0_0 .net *"_ivl_6", 0 0, L_000001a7a8296430;  1 drivers
v000001a7a8212840_0 .net *"_ivl_8", 0 0, L_000001a7a82964a0;  1 drivers
S_000001a7a8218e50 .scope module, "addUnit_3" "adder_8bit" 6 30, 7 6 0, S_000001a7a8035e50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Ain";
    .port_info 1 /INPUT 8 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001a7a8214820_0 .net "Ain", 7 0, L_000001a7a8292340;  1 drivers
v000001a7a8215540_0 .net "Bin", 7 0, v000001a7a8232950_0;  1 drivers
L_000001a7a82373e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a7a82161c0_0 .net "Cin", 0 0, L_000001a7a82373e0;  1 drivers
v000001a7a82141e0_0 .net "Cout", 0 0, L_000001a7a8294140;  1 drivers
v000001a7a8215680_0 .net "Sum", 7 0, L_000001a7a8293420;  alias, 1 drivers
v000001a7a8215f40_0 .net "carry", 7 0, L_000001a7a82923e0;  1 drivers
L_000001a7a8291440 .part L_000001a7a8292340, 0, 1;
L_000001a7a828ff00 .part v000001a7a8232950_0, 0, 1;
L_000001a7a8291ee0 .part L_000001a7a8292340, 1, 1;
L_000001a7a828fa00 .part v000001a7a8232950_0, 1, 1;
L_000001a7a82920c0 .part L_000001a7a82923e0, 0, 1;
L_000001a7a82902c0 .part L_000001a7a8292340, 2, 1;
L_000001a7a8290360 .part v000001a7a8232950_0, 2, 1;
L_000001a7a82905e0 .part L_000001a7a82923e0, 1, 1;
L_000001a7a8291c60 .part L_000001a7a8292340, 3, 1;
L_000001a7a8292020 .part v000001a7a8232950_0, 3, 1;
L_000001a7a82907c0 .part L_000001a7a82923e0, 2, 1;
L_000001a7a8290860 .part L_000001a7a8292340, 4, 1;
L_000001a7a8291d00 .part v000001a7a8232950_0, 4, 1;
L_000001a7a8291da0 .part L_000001a7a82923e0, 3, 1;
L_000001a7a8291e40 .part L_000001a7a8292340, 5, 1;
L_000001a7a8292700 .part v000001a7a8232950_0, 5, 1;
L_000001a7a8294500 .part L_000001a7a82923e0, 4, 1;
L_000001a7a82941e0 .part L_000001a7a8292340, 6, 1;
L_000001a7a8292520 .part v000001a7a8232950_0, 6, 1;
L_000001a7a8294000 .part L_000001a7a82923e0, 5, 1;
L_000001a7a82931a0 .part L_000001a7a8292340, 7, 1;
L_000001a7a82934c0 .part v000001a7a8232950_0, 7, 1;
L_000001a7a82922a0 .part L_000001a7a82923e0, 6, 1;
LS_000001a7a8293420_0_0 .concat8 [ 1 1 1 1], L_000001a7a8296eb0, L_000001a7a8298610, L_000001a7a8297ce0, L_000001a7a8298920;
LS_000001a7a8293420_0_4 .concat8 [ 1 1 1 1], L_000001a7a8298a70, L_000001a7a8298530, L_000001a7a8298290, L_000001a7a8297650;
L_000001a7a8293420 .concat8 [ 4 4 0 0], LS_000001a7a8293420_0_0, LS_000001a7a8293420_0_4;
LS_000001a7a82923e0_0_0 .concat8 [ 1 1 1 1], L_000001a7a8296d60, L_000001a7a8297c70, L_000001a7a8298760, L_000001a7a8298a00;
LS_000001a7a82923e0_0_4 .concat8 [ 1 1 1 1], L_000001a7a8297500, L_000001a7a82971f0, L_000001a7a82980d0, L_000001a7a82975e0;
L_000001a7a82923e0 .concat8 [ 4 4 0 0], LS_000001a7a82923e0_0_0, LS_000001a7a82923e0_0_4;
L_000001a7a8294140 .part L_000001a7a82923e0, 7, 1;
S_000001a7a8218040 .scope module, "FA_0" "fullAdder" 7 20, 8 10 0, S_000001a7a8218e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a8296f20 .functor XOR 1, L_000001a7a8291440, L_000001a7a828ff00, C4<0>, C4<0>;
L_000001a7a8296eb0 .functor XOR 1, L_000001a7a8296f20, L_000001a7a82373e0, C4<0>, C4<0>;
L_000001a7a8297070 .functor AND 1, L_000001a7a8291440, L_000001a7a828ff00, C4<1>, C4<1>;
L_000001a7a8296f90 .functor AND 1, L_000001a7a8291440, L_000001a7a82373e0, C4<1>, C4<1>;
L_000001a7a8296e40 .functor OR 1, L_000001a7a8297070, L_000001a7a8296f90, C4<0>, C4<0>;
L_000001a7a8297000 .functor AND 1, L_000001a7a828ff00, L_000001a7a82373e0, C4<1>, C4<1>;
L_000001a7a8296d60 .functor OR 1, L_000001a7a8296e40, L_000001a7a8297000, C4<0>, C4<0>;
v000001a7a8212ca0_0 .net "Ain", 0 0, L_000001a7a8291440;  1 drivers
v000001a7a82122a0_0 .net "Bin", 0 0, L_000001a7a828ff00;  1 drivers
v000001a7a8212ac0_0 .net "Cin", 0 0, L_000001a7a82373e0;  alias, 1 drivers
v000001a7a82119e0_0 .net "Cout", 0 0, L_000001a7a8296d60;  1 drivers
v000001a7a8212700_0 .net "Sum", 0 0, L_000001a7a8296eb0;  1 drivers
v000001a7a8213c40_0 .net *"_ivl_0", 0 0, L_000001a7a8296f20;  1 drivers
v000001a7a8213ce0_0 .net *"_ivl_10", 0 0, L_000001a7a8297000;  1 drivers
v000001a7a8212b60_0 .net *"_ivl_4", 0 0, L_000001a7a8297070;  1 drivers
v000001a7a8213920_0 .net *"_ivl_6", 0 0, L_000001a7a8296f90;  1 drivers
v000001a7a8211c60_0 .net *"_ivl_8", 0 0, L_000001a7a8296e40;  1 drivers
S_000001a7a8218cc0 .scope module, "FA_1" "fullAdder" 7 21, 8 10 0, S_000001a7a8218e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a8296dd0 .functor XOR 1, L_000001a7a8291ee0, L_000001a7a828fa00, C4<0>, C4<0>;
L_000001a7a8298610 .functor XOR 1, L_000001a7a8296dd0, L_000001a7a82920c0, C4<0>, C4<0>;
L_000001a7a82984c0 .functor AND 1, L_000001a7a8291ee0, L_000001a7a828fa00, C4<1>, C4<1>;
L_000001a7a8297ea0 .functor AND 1, L_000001a7a8291ee0, L_000001a7a82920c0, C4<1>, C4<1>;
L_000001a7a8298680 .functor OR 1, L_000001a7a82984c0, L_000001a7a8297ea0, C4<0>, C4<0>;
L_000001a7a82986f0 .functor AND 1, L_000001a7a828fa00, L_000001a7a82920c0, C4<1>, C4<1>;
L_000001a7a8297c70 .functor OR 1, L_000001a7a8298680, L_000001a7a82986f0, C4<0>, C4<0>;
v000001a7a8211da0_0 .net "Ain", 0 0, L_000001a7a8291ee0;  1 drivers
v000001a7a82118a0_0 .net "Bin", 0 0, L_000001a7a828fa00;  1 drivers
v000001a7a8211b20_0 .net "Cin", 0 0, L_000001a7a82920c0;  1 drivers
v000001a7a8212020_0 .net "Cout", 0 0, L_000001a7a8297c70;  1 drivers
v000001a7a8213880_0 .net "Sum", 0 0, L_000001a7a8298610;  1 drivers
v000001a7a8212c00_0 .net *"_ivl_0", 0 0, L_000001a7a8296dd0;  1 drivers
v000001a7a82131a0_0 .net *"_ivl_10", 0 0, L_000001a7a82986f0;  1 drivers
v000001a7a8213d80_0 .net *"_ivl_4", 0 0, L_000001a7a82984c0;  1 drivers
v000001a7a8212d40_0 .net *"_ivl_6", 0 0, L_000001a7a8297ea0;  1 drivers
v000001a7a8211e40_0 .net *"_ivl_8", 0 0, L_000001a7a8298680;  1 drivers
S_000001a7a8217230 .scope module, "FA_2" "fullAdder" 7 22, 8 10 0, S_000001a7a8218e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a8297420 .functor XOR 1, L_000001a7a82902c0, L_000001a7a8290360, C4<0>, C4<0>;
L_000001a7a8297ce0 .functor XOR 1, L_000001a7a8297420, L_000001a7a82905e0, C4<0>, C4<0>;
L_000001a7a82979d0 .functor AND 1, L_000001a7a82902c0, L_000001a7a8290360, C4<1>, C4<1>;
L_000001a7a8297810 .functor AND 1, L_000001a7a82902c0, L_000001a7a82905e0, C4<1>, C4<1>;
L_000001a7a8297b20 .functor OR 1, L_000001a7a82979d0, L_000001a7a8297810, C4<0>, C4<0>;
L_000001a7a8297ab0 .functor AND 1, L_000001a7a8290360, L_000001a7a82905e0, C4<1>, C4<1>;
L_000001a7a8298760 .functor OR 1, L_000001a7a8297b20, L_000001a7a8297ab0, C4<0>, C4<0>;
v000001a7a82128e0_0 .net "Ain", 0 0, L_000001a7a82902c0;  1 drivers
v000001a7a8213380_0 .net "Bin", 0 0, L_000001a7a8290360;  1 drivers
v000001a7a8211ee0_0 .net "Cin", 0 0, L_000001a7a82905e0;  1 drivers
v000001a7a82134c0_0 .net "Cout", 0 0, L_000001a7a8298760;  1 drivers
v000001a7a8211a80_0 .net "Sum", 0 0, L_000001a7a8297ce0;  1 drivers
v000001a7a8212340_0 .net *"_ivl_0", 0 0, L_000001a7a8297420;  1 drivers
v000001a7a8211bc0_0 .net *"_ivl_10", 0 0, L_000001a7a8297ab0;  1 drivers
v000001a7a8213e20_0 .net *"_ivl_4", 0 0, L_000001a7a82979d0;  1 drivers
v000001a7a8212200_0 .net *"_ivl_6", 0 0, L_000001a7a8297810;  1 drivers
v000001a7a8211f80_0 .net *"_ivl_8", 0 0, L_000001a7a8297b20;  1 drivers
S_000001a7a8217870 .scope module, "FA_3" "fullAdder" 7 23, 8 10 0, S_000001a7a8218e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a82987d0 .functor XOR 1, L_000001a7a8291c60, L_000001a7a8292020, C4<0>, C4<0>;
L_000001a7a8298920 .functor XOR 1, L_000001a7a82987d0, L_000001a7a82907c0, C4<0>, C4<0>;
L_000001a7a8298990 .functor AND 1, L_000001a7a8291c60, L_000001a7a8292020, C4<1>, C4<1>;
L_000001a7a8297490 .functor AND 1, L_000001a7a8291c60, L_000001a7a82907c0, C4<1>, C4<1>;
L_000001a7a8297d50 .functor OR 1, L_000001a7a8298990, L_000001a7a8297490, C4<0>, C4<0>;
L_000001a7a8298ca0 .functor AND 1, L_000001a7a8292020, L_000001a7a82907c0, C4<1>, C4<1>;
L_000001a7a8298a00 .functor OR 1, L_000001a7a8297d50, L_000001a7a8298ca0, C4<0>, C4<0>;
v000001a7a8213420_0 .net "Ain", 0 0, L_000001a7a8291c60;  1 drivers
v000001a7a8212e80_0 .net "Bin", 0 0, L_000001a7a8292020;  1 drivers
v000001a7a8213ec0_0 .net "Cin", 0 0, L_000001a7a82907c0;  1 drivers
v000001a7a82139c0_0 .net "Cout", 0 0, L_000001a7a8298a00;  1 drivers
v000001a7a8213240_0 .net "Sum", 0 0, L_000001a7a8298920;  1 drivers
v000001a7a8212de0_0 .net *"_ivl_0", 0 0, L_000001a7a82987d0;  1 drivers
v000001a7a8213a60_0 .net *"_ivl_10", 0 0, L_000001a7a8298ca0;  1 drivers
v000001a7a8212f20_0 .net *"_ivl_4", 0 0, L_000001a7a8298990;  1 drivers
v000001a7a82127a0_0 .net *"_ivl_6", 0 0, L_000001a7a8297490;  1 drivers
v000001a7a8213b00_0 .net *"_ivl_8", 0 0, L_000001a7a8297d50;  1 drivers
S_000001a7a82176e0 .scope module, "FA_4" "fullAdder" 7 24, 8 10 0, S_000001a7a8218e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a82985a0 .functor XOR 1, L_000001a7a8290860, L_000001a7a8291d00, C4<0>, C4<0>;
L_000001a7a8298a70 .functor XOR 1, L_000001a7a82985a0, L_000001a7a8291da0, C4<0>, C4<0>;
L_000001a7a8297b90 .functor AND 1, L_000001a7a8290860, L_000001a7a8291d00, C4<1>, C4<1>;
L_000001a7a8298370 .functor AND 1, L_000001a7a8290860, L_000001a7a8291da0, C4<1>, C4<1>;
L_000001a7a8298bc0 .functor OR 1, L_000001a7a8297b90, L_000001a7a8298370, C4<0>, C4<0>;
L_000001a7a8297dc0 .functor AND 1, L_000001a7a8291d00, L_000001a7a8291da0, C4<1>, C4<1>;
L_000001a7a8297500 .functor OR 1, L_000001a7a8298bc0, L_000001a7a8297dc0, C4<0>, C4<0>;
v000001a7a8213ba0_0 .net "Ain", 0 0, L_000001a7a8290860;  1 drivers
v000001a7a8213f60_0 .net "Bin", 0 0, L_000001a7a8291d00;  1 drivers
v000001a7a82120c0_0 .net "Cin", 0 0, L_000001a7a8291da0;  1 drivers
v000001a7a8212fc0_0 .net "Cout", 0 0, L_000001a7a8297500;  1 drivers
v000001a7a8212160_0 .net "Sum", 0 0, L_000001a7a8298a70;  1 drivers
v000001a7a8212980_0 .net *"_ivl_0", 0 0, L_000001a7a82985a0;  1 drivers
v000001a7a8212480_0 .net *"_ivl_10", 0 0, L_000001a7a8297dc0;  1 drivers
v000001a7a82132e0_0 .net *"_ivl_4", 0 0, L_000001a7a8297b90;  1 drivers
v000001a7a8213600_0 .net *"_ivl_6", 0 0, L_000001a7a8298370;  1 drivers
v000001a7a8212520_0 .net *"_ivl_8", 0 0, L_000001a7a8298bc0;  1 drivers
S_000001a7a82173c0 .scope module, "FA_5" "fullAdder" 7 25, 8 10 0, S_000001a7a8218e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a8297340 .functor XOR 1, L_000001a7a8291e40, L_000001a7a8292700, C4<0>, C4<0>;
L_000001a7a8298530 .functor XOR 1, L_000001a7a8297340, L_000001a7a8294500, C4<0>, C4<0>;
L_000001a7a8297570 .functor AND 1, L_000001a7a8291e40, L_000001a7a8292700, C4<1>, C4<1>;
L_000001a7a8298840 .functor AND 1, L_000001a7a8291e40, L_000001a7a8294500, C4<1>, C4<1>;
L_000001a7a8297e30 .functor OR 1, L_000001a7a8297570, L_000001a7a8298840, C4<0>, C4<0>;
L_000001a7a8298c30 .functor AND 1, L_000001a7a8292700, L_000001a7a8294500, C4<1>, C4<1>;
L_000001a7a82971f0 .functor OR 1, L_000001a7a8297e30, L_000001a7a8298c30, C4<0>, C4<0>;
v000001a7a8213560_0 .net "Ain", 0 0, L_000001a7a8291e40;  1 drivers
v000001a7a82125c0_0 .net "Bin", 0 0, L_000001a7a8292700;  1 drivers
v000001a7a8213060_0 .net "Cin", 0 0, L_000001a7a8294500;  1 drivers
v000001a7a82136a0_0 .net "Cout", 0 0, L_000001a7a82971f0;  1 drivers
v000001a7a8213740_0 .net "Sum", 0 0, L_000001a7a8298530;  1 drivers
v000001a7a82137e0_0 .net *"_ivl_0", 0 0, L_000001a7a8297340;  1 drivers
v000001a7a8215fe0_0 .net *"_ivl_10", 0 0, L_000001a7a8298c30;  1 drivers
v000001a7a8216120_0 .net *"_ivl_4", 0 0, L_000001a7a8297570;  1 drivers
v000001a7a8215400_0 .net *"_ivl_6", 0 0, L_000001a7a8298840;  1 drivers
v000001a7a82155e0_0 .net *"_ivl_8", 0 0, L_000001a7a8297e30;  1 drivers
S_000001a7a8217550 .scope module, "FA_6" "fullAdder" 7 26, 8 10 0, S_000001a7a8218e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a82977a0 .functor XOR 1, L_000001a7a82941e0, L_000001a7a8292520, C4<0>, C4<0>;
L_000001a7a8298290 .functor XOR 1, L_000001a7a82977a0, L_000001a7a8294000, C4<0>, C4<0>;
L_000001a7a8297f10 .functor AND 1, L_000001a7a82941e0, L_000001a7a8292520, C4<1>, C4<1>;
L_000001a7a8297c00 .functor AND 1, L_000001a7a82941e0, L_000001a7a8294000, C4<1>, C4<1>;
L_000001a7a82988b0 .functor OR 1, L_000001a7a8297f10, L_000001a7a8297c00, C4<0>, C4<0>;
L_000001a7a82981b0 .functor AND 1, L_000001a7a8292520, L_000001a7a8294000, C4<1>, C4<1>;
L_000001a7a82980d0 .functor OR 1, L_000001a7a82988b0, L_000001a7a82981b0, C4<0>, C4<0>;
v000001a7a8215720_0 .net "Ain", 0 0, L_000001a7a82941e0;  1 drivers
v000001a7a82140a0_0 .net "Bin", 0 0, L_000001a7a8292520;  1 drivers
v000001a7a8215ea0_0 .net "Cin", 0 0, L_000001a7a8294000;  1 drivers
v000001a7a82143c0_0 .net "Cout", 0 0, L_000001a7a82980d0;  1 drivers
v000001a7a82159a0_0 .net "Sum", 0 0, L_000001a7a8298290;  1 drivers
v000001a7a8216440_0 .net *"_ivl_0", 0 0, L_000001a7a82977a0;  1 drivers
v000001a7a8215220_0 .net *"_ivl_10", 0 0, L_000001a7a82981b0;  1 drivers
v000001a7a8216300_0 .net *"_ivl_4", 0 0, L_000001a7a8297f10;  1 drivers
v000001a7a8215040_0 .net *"_ivl_6", 0 0, L_000001a7a8297c00;  1 drivers
v000001a7a82157c0_0 .net *"_ivl_8", 0 0, L_000001a7a82988b0;  1 drivers
S_000001a7a8217a00 .scope module, "FA_7" "fullAdder" 7 27, 8 10 0, S_000001a7a8218e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a8298220 .functor XOR 1, L_000001a7a82931a0, L_000001a7a82934c0, C4<0>, C4<0>;
L_000001a7a8297650 .functor XOR 1, L_000001a7a8298220, L_000001a7a82922a0, C4<0>, C4<0>;
L_000001a7a8298ae0 .functor AND 1, L_000001a7a82931a0, L_000001a7a82934c0, C4<1>, C4<1>;
L_000001a7a8298b50 .functor AND 1, L_000001a7a82931a0, L_000001a7a82922a0, C4<1>, C4<1>;
L_000001a7a8298300 .functor OR 1, L_000001a7a8298ae0, L_000001a7a8298b50, C4<0>, C4<0>;
L_000001a7a8298d10 .functor AND 1, L_000001a7a82934c0, L_000001a7a82922a0, C4<1>, C4<1>;
L_000001a7a82975e0 .functor OR 1, L_000001a7a8298300, L_000001a7a8298d10, C4<0>, C4<0>;
v000001a7a8214460_0 .net "Ain", 0 0, L_000001a7a82931a0;  1 drivers
v000001a7a82164e0_0 .net "Bin", 0 0, L_000001a7a82934c0;  1 drivers
v000001a7a8214140_0 .net "Cin", 0 0, L_000001a7a82922a0;  1 drivers
v000001a7a8214aa0_0 .net "Cout", 0 0, L_000001a7a82975e0;  1 drivers
v000001a7a8216800_0 .net "Sum", 0 0, L_000001a7a8297650;  1 drivers
v000001a7a8214280_0 .net *"_ivl_0", 0 0, L_000001a7a8298220;  1 drivers
v000001a7a8215360_0 .net *"_ivl_10", 0 0, L_000001a7a8298d10;  1 drivers
v000001a7a8214dc0_0 .net *"_ivl_4", 0 0, L_000001a7a8298ae0;  1 drivers
v000001a7a8214e60_0 .net *"_ivl_6", 0 0, L_000001a7a8298b50;  1 drivers
v000001a7a82166c0_0 .net *"_ivl_8", 0 0, L_000001a7a8298300;  1 drivers
S_000001a7a8217d20 .scope module, "addUnit_4" "adder_8bit" 6 31, 7 6 0, S_000001a7a8035e50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Ain";
    .port_info 1 /INPUT 8 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001a7a821d8d0_0 .net "Ain", 7 0, L_000001a7a8292a20;  1 drivers
v000001a7a821f590_0 .net "Bin", 7 0, v000001a7a8231e10_0;  1 drivers
L_000001a7a8237428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a7a821db50_0 .net "Cin", 0 0, L_000001a7a8237428;  1 drivers
v000001a7a821dd30_0 .net "Cout", 0 0, L_000001a7a8292160;  1 drivers
v000001a7a821d970_0 .net "Sum", 7 0, L_000001a7a8293060;  alias, 1 drivers
v000001a7a821f630_0 .net "carry", 7 0, L_000001a7a8292ca0;  1 drivers
L_000001a7a8294320 .part L_000001a7a8292a20, 0, 1;
L_000001a7a8292d40 .part v000001a7a8231e10_0, 0, 1;
L_000001a7a8294460 .part L_000001a7a8292a20, 1, 1;
L_000001a7a8293c40 .part v000001a7a8231e10_0, 1, 1;
L_000001a7a82927a0 .part L_000001a7a8292ca0, 0, 1;
L_000001a7a8294280 .part L_000001a7a8292a20, 2, 1;
L_000001a7a8294820 .part v000001a7a8231e10_0, 2, 1;
L_000001a7a8293920 .part L_000001a7a8292ca0, 1, 1;
L_000001a7a82943c0 .part L_000001a7a8292a20, 3, 1;
L_000001a7a8293b00 .part v000001a7a8231e10_0, 3, 1;
L_000001a7a82940a0 .part L_000001a7a8292ca0, 2, 1;
L_000001a7a82936a0 .part L_000001a7a8292a20, 4, 1;
L_000001a7a8293f60 .part v000001a7a8231e10_0, 4, 1;
L_000001a7a82945a0 .part L_000001a7a8292ca0, 3, 1;
L_000001a7a82925c0 .part L_000001a7a8292a20, 5, 1;
L_000001a7a8292840 .part v000001a7a8231e10_0, 5, 1;
L_000001a7a8292de0 .part L_000001a7a8292ca0, 4, 1;
L_000001a7a8292200 .part L_000001a7a8292a20, 6, 1;
L_000001a7a82948c0 .part v000001a7a8231e10_0, 6, 1;
L_000001a7a8292660 .part L_000001a7a8292ca0, 5, 1;
L_000001a7a8294640 .part L_000001a7a8292a20, 7, 1;
L_000001a7a82946e0 .part v000001a7a8231e10_0, 7, 1;
L_000001a7a82928e0 .part L_000001a7a8292ca0, 6, 1;
LS_000001a7a8293060_0_0 .concat8 [ 1 1 1 1], L_000001a7a8297260, L_000001a7a82976c0, L_000001a7a8298450, L_000001a7a8298d80;
LS_000001a7a8293060_0_4 .concat8 [ 1 1 1 1], L_000001a7a829a8a0, L_000001a7a829a600, L_000001a7a8298fb0, L_000001a7a829a1a0;
L_000001a7a8293060 .concat8 [ 4 4 0 0], LS_000001a7a8293060_0_0, LS_000001a7a8293060_0_4;
LS_000001a7a8292ca0_0_0 .concat8 [ 1 1 1 1], L_000001a7a8298060, L_000001a7a8297a40, L_000001a7a8299cd0, L_000001a7a829a4b0;
LS_000001a7a8292ca0_0_4 .concat8 [ 1 1 1 1], L_000001a7a829a050, L_000001a7a82992c0, L_000001a7a8299e20, L_000001a7a829a130;
L_000001a7a8292ca0 .concat8 [ 4 4 0 0], LS_000001a7a8292ca0_0_0, LS_000001a7a8292ca0_0_4;
L_000001a7a8292160 .part L_000001a7a8292ca0, 7, 1;
S_000001a7a8217eb0 .scope module, "FA_0" "fullAdder" 7 20, 8 10 0, S_000001a7a8217d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a8297f80 .functor XOR 1, L_000001a7a8294320, L_000001a7a8292d40, C4<0>, C4<0>;
L_000001a7a8297260 .functor XOR 1, L_000001a7a8297f80, L_000001a7a8237428, C4<0>, C4<0>;
L_000001a7a8297ff0 .functor AND 1, L_000001a7a8294320, L_000001a7a8292d40, C4<1>, C4<1>;
L_000001a7a8297180 .functor AND 1, L_000001a7a8294320, L_000001a7a8237428, C4<1>, C4<1>;
L_000001a7a8297960 .functor OR 1, L_000001a7a8297ff0, L_000001a7a8297180, C4<0>, C4<0>;
L_000001a7a82972d0 .functor AND 1, L_000001a7a8292d40, L_000001a7a8237428, C4<1>, C4<1>;
L_000001a7a8298060 .functor OR 1, L_000001a7a8297960, L_000001a7a82972d0, C4<0>, C4<0>;
v000001a7a8214320_0 .net "Ain", 0 0, L_000001a7a8294320;  1 drivers
v000001a7a8214960_0 .net "Bin", 0 0, L_000001a7a8292d40;  1 drivers
v000001a7a8215860_0 .net "Cin", 0 0, L_000001a7a8237428;  alias, 1 drivers
v000001a7a8216620_0 .net "Cout", 0 0, L_000001a7a8298060;  1 drivers
v000001a7a82163a0_0 .net "Sum", 0 0, L_000001a7a8297260;  1 drivers
v000001a7a8215900_0 .net *"_ivl_0", 0 0, L_000001a7a8297f80;  1 drivers
v000001a7a8215a40_0 .net *"_ivl_10", 0 0, L_000001a7a82972d0;  1 drivers
v000001a7a8215cc0_0 .net *"_ivl_4", 0 0, L_000001a7a8297ff0;  1 drivers
v000001a7a8216760_0 .net *"_ivl_6", 0 0, L_000001a7a8297180;  1 drivers
v000001a7a8215e00_0 .net *"_ivl_8", 0 0, L_000001a7a8297960;  1 drivers
S_000001a7a8218360 .scope module, "FA_1" "fullAdder" 7 21, 8 10 0, S_000001a7a8217d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a82973b0 .functor XOR 1, L_000001a7a8294460, L_000001a7a8293c40, C4<0>, C4<0>;
L_000001a7a82976c0 .functor XOR 1, L_000001a7a82973b0, L_000001a7a82927a0, C4<0>, C4<0>;
L_000001a7a8297730 .functor AND 1, L_000001a7a8294460, L_000001a7a8293c40, C4<1>, C4<1>;
L_000001a7a8297880 .functor AND 1, L_000001a7a8294460, L_000001a7a82927a0, C4<1>, C4<1>;
L_000001a7a82978f0 .functor OR 1, L_000001a7a8297730, L_000001a7a8297880, C4<0>, C4<0>;
L_000001a7a82983e0 .functor AND 1, L_000001a7a8293c40, L_000001a7a82927a0, C4<1>, C4<1>;
L_000001a7a8297a40 .functor OR 1, L_000001a7a82978f0, L_000001a7a82983e0, C4<0>, C4<0>;
v000001a7a8214fa0_0 .net "Ain", 0 0, L_000001a7a8294460;  1 drivers
v000001a7a8215ae0_0 .net "Bin", 0 0, L_000001a7a8293c40;  1 drivers
v000001a7a8216080_0 .net "Cin", 0 0, L_000001a7a82927a0;  1 drivers
v000001a7a82150e0_0 .net "Cout", 0 0, L_000001a7a8297a40;  1 drivers
v000001a7a8214a00_0 .net "Sum", 0 0, L_000001a7a82976c0;  1 drivers
v000001a7a8214500_0 .net *"_ivl_0", 0 0, L_000001a7a82973b0;  1 drivers
v000001a7a82154a0_0 .net *"_ivl_10", 0 0, L_000001a7a82983e0;  1 drivers
v000001a7a8216260_0 .net *"_ivl_4", 0 0, L_000001a7a8297730;  1 drivers
v000001a7a8216580_0 .net *"_ivl_6", 0 0, L_000001a7a8297880;  1 drivers
v000001a7a82145a0_0 .net *"_ivl_8", 0 0, L_000001a7a82978f0;  1 drivers
S_000001a7a82181d0 .scope module, "FA_2" "fullAdder" 7 22, 8 10 0, S_000001a7a8217d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a8298140 .functor XOR 1, L_000001a7a8294280, L_000001a7a8294820, C4<0>, C4<0>;
L_000001a7a8298450 .functor XOR 1, L_000001a7a8298140, L_000001a7a8293920, C4<0>, C4<0>;
L_000001a7a8299aa0 .functor AND 1, L_000001a7a8294280, L_000001a7a8294820, C4<1>, C4<1>;
L_000001a7a8299720 .functor AND 1, L_000001a7a8294280, L_000001a7a8293920, C4<1>, C4<1>;
L_000001a7a829a360 .functor OR 1, L_000001a7a8299aa0, L_000001a7a8299720, C4<0>, C4<0>;
L_000001a7a8299db0 .functor AND 1, L_000001a7a8294820, L_000001a7a8293920, C4<1>, C4<1>;
L_000001a7a8299cd0 .functor OR 1, L_000001a7a829a360, L_000001a7a8299db0, C4<0>, C4<0>;
v000001a7a8214be0_0 .net "Ain", 0 0, L_000001a7a8294280;  1 drivers
v000001a7a8214640_0 .net "Bin", 0 0, L_000001a7a8294820;  1 drivers
v000001a7a82146e0_0 .net "Cin", 0 0, L_000001a7a8293920;  1 drivers
v000001a7a82148c0_0 .net "Cout", 0 0, L_000001a7a8299cd0;  1 drivers
v000001a7a8214f00_0 .net "Sum", 0 0, L_000001a7a8298450;  1 drivers
v000001a7a8215d60_0 .net *"_ivl_0", 0 0, L_000001a7a8298140;  1 drivers
v000001a7a8215b80_0 .net *"_ivl_10", 0 0, L_000001a7a8299db0;  1 drivers
v000001a7a8214780_0 .net *"_ivl_4", 0 0, L_000001a7a8299aa0;  1 drivers
v000001a7a8215c20_0 .net *"_ivl_6", 0 0, L_000001a7a8299720;  1 drivers
v000001a7a8214d20_0 .net *"_ivl_8", 0 0, L_000001a7a829a360;  1 drivers
S_000001a7a82184f0 .scope module, "FA_3" "fullAdder" 7 23, 8 10 0, S_000001a7a8217d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a8299b10 .functor XOR 1, L_000001a7a82943c0, L_000001a7a8293b00, C4<0>, C4<0>;
L_000001a7a8298d80 .functor XOR 1, L_000001a7a8299b10, L_000001a7a82940a0, C4<0>, C4<0>;
L_000001a7a8298df0 .functor AND 1, L_000001a7a82943c0, L_000001a7a8293b00, C4<1>, C4<1>;
L_000001a7a8299870 .functor AND 1, L_000001a7a82943c0, L_000001a7a82940a0, C4<1>, C4<1>;
L_000001a7a8299c60 .functor OR 1, L_000001a7a8298df0, L_000001a7a8299870, C4<0>, C4<0>;
L_000001a7a8299090 .functor AND 1, L_000001a7a8293b00, L_000001a7a82940a0, C4<1>, C4<1>;
L_000001a7a829a4b0 .functor OR 1, L_000001a7a8299c60, L_000001a7a8299090, C4<0>, C4<0>;
v000001a7a8214b40_0 .net "Ain", 0 0, L_000001a7a82943c0;  1 drivers
v000001a7a8215180_0 .net "Bin", 0 0, L_000001a7a8293b00;  1 drivers
v000001a7a8214c80_0 .net "Cin", 0 0, L_000001a7a82940a0;  1 drivers
v000001a7a82152c0_0 .net "Cout", 0 0, L_000001a7a829a4b0;  1 drivers
v000001a7a8216e40_0 .net "Sum", 0 0, L_000001a7a8298d80;  1 drivers
v000001a7a82169e0_0 .net *"_ivl_0", 0 0, L_000001a7a8299b10;  1 drivers
v000001a7a8216940_0 .net *"_ivl_10", 0 0, L_000001a7a8299090;  1 drivers
v000001a7a8216a80_0 .net *"_ivl_4", 0 0, L_000001a7a8298df0;  1 drivers
v000001a7a8216ee0_0 .net *"_ivl_6", 0 0, L_000001a7a8299870;  1 drivers
v000001a7a8216f80_0 .net *"_ivl_8", 0 0, L_000001a7a8299c60;  1 drivers
S_000001a7a8218810 .scope module, "FA_4" "fullAdder" 7 24, 8 10 0, S_000001a7a8217d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a8299f70 .functor XOR 1, L_000001a7a82936a0, L_000001a7a8293f60, C4<0>, C4<0>;
L_000001a7a829a8a0 .functor XOR 1, L_000001a7a8299f70, L_000001a7a82945a0, C4<0>, C4<0>;
L_000001a7a8299b80 .functor AND 1, L_000001a7a82936a0, L_000001a7a8293f60, C4<1>, C4<1>;
L_000001a7a82998e0 .functor AND 1, L_000001a7a82936a0, L_000001a7a82945a0, C4<1>, C4<1>;
L_000001a7a8298e60 .functor OR 1, L_000001a7a8299b80, L_000001a7a82998e0, C4<0>, C4<0>;
L_000001a7a8299950 .functor AND 1, L_000001a7a8293f60, L_000001a7a82945a0, C4<1>, C4<1>;
L_000001a7a829a050 .functor OR 1, L_000001a7a8298e60, L_000001a7a8299950, C4<0>, C4<0>;
v000001a7a8216c60_0 .net "Ain", 0 0, L_000001a7a82936a0;  1 drivers
v000001a7a82168a0_0 .net "Bin", 0 0, L_000001a7a8293f60;  1 drivers
v000001a7a8216bc0_0 .net "Cin", 0 0, L_000001a7a82945a0;  1 drivers
v000001a7a8216b20_0 .net "Cout", 0 0, L_000001a7a829a050;  1 drivers
v000001a7a8216d00_0 .net "Sum", 0 0, L_000001a7a829a8a0;  1 drivers
v000001a7a8216da0_0 .net *"_ivl_0", 0 0, L_000001a7a8299f70;  1 drivers
v000001a7a821eeb0_0 .net *"_ivl_10", 0 0, L_000001a7a8299950;  1 drivers
v000001a7a821e050_0 .net *"_ivl_4", 0 0, L_000001a7a8299b80;  1 drivers
v000001a7a821e5f0_0 .net *"_ivl_6", 0 0, L_000001a7a82998e0;  1 drivers
v000001a7a821f6d0_0 .net *"_ivl_8", 0 0, L_000001a7a8298e60;  1 drivers
S_000001a7a8224e80 .scope module, "FA_5" "fullAdder" 7 25, 8 10 0, S_000001a7a8217d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a8299bf0 .functor XOR 1, L_000001a7a82925c0, L_000001a7a8292840, C4<0>, C4<0>;
L_000001a7a829a600 .functor XOR 1, L_000001a7a8299bf0, L_000001a7a8292de0, C4<0>, C4<0>;
L_000001a7a829a910 .functor AND 1, L_000001a7a82925c0, L_000001a7a8292840, C4<1>, C4<1>;
L_000001a7a8299250 .functor AND 1, L_000001a7a82925c0, L_000001a7a8292de0, C4<1>, C4<1>;
L_000001a7a8298ed0 .functor OR 1, L_000001a7a829a910, L_000001a7a8299250, C4<0>, C4<0>;
L_000001a7a8298f40 .functor AND 1, L_000001a7a8292840, L_000001a7a8292de0, C4<1>, C4<1>;
L_000001a7a82992c0 .functor OR 1, L_000001a7a8298ed0, L_000001a7a8298f40, C4<0>, C4<0>;
v000001a7a821f310_0 .net "Ain", 0 0, L_000001a7a82925c0;  1 drivers
v000001a7a821f3b0_0 .net "Bin", 0 0, L_000001a7a8292840;  1 drivers
v000001a7a821fdb0_0 .net "Cin", 0 0, L_000001a7a8292de0;  1 drivers
v000001a7a821fd10_0 .net "Cout", 0 0, L_000001a7a82992c0;  1 drivers
v000001a7a821e730_0 .net "Sum", 0 0, L_000001a7a829a600;  1 drivers
v000001a7a821fe50_0 .net *"_ivl_0", 0 0, L_000001a7a8299bf0;  1 drivers
v000001a7a821fa90_0 .net *"_ivl_10", 0 0, L_000001a7a8298f40;  1 drivers
v000001a7a821dbf0_0 .net *"_ivl_4", 0 0, L_000001a7a829a910;  1 drivers
v000001a7a821ee10_0 .net *"_ivl_6", 0 0, L_000001a7a8299250;  1 drivers
v000001a7a821dc90_0 .net *"_ivl_8", 0 0, L_000001a7a8298ed0;  1 drivers
S_000001a7a8224200 .scope module, "FA_6" "fullAdder" 7 26, 8 10 0, S_000001a7a8217d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a829a520 .functor XOR 1, L_000001a7a8292200, L_000001a7a82948c0, C4<0>, C4<0>;
L_000001a7a8298fb0 .functor XOR 1, L_000001a7a829a520, L_000001a7a8292660, C4<0>, C4<0>;
L_000001a7a829a0c0 .functor AND 1, L_000001a7a8292200, L_000001a7a82948c0, C4<1>, C4<1>;
L_000001a7a8299100 .functor AND 1, L_000001a7a8292200, L_000001a7a8292660, C4<1>, C4<1>;
L_000001a7a82999c0 .functor OR 1, L_000001a7a829a0c0, L_000001a7a8299100, C4<0>, C4<0>;
L_000001a7a8299a30 .functor AND 1, L_000001a7a82948c0, L_000001a7a8292660, C4<1>, C4<1>;
L_000001a7a8299e20 .functor OR 1, L_000001a7a82999c0, L_000001a7a8299a30, C4<0>, C4<0>;
v000001a7a821ff90_0 .net "Ain", 0 0, L_000001a7a8292200;  1 drivers
v000001a7a821e0f0_0 .net "Bin", 0 0, L_000001a7a82948c0;  1 drivers
v000001a7a821e9b0_0 .net "Cin", 0 0, L_000001a7a8292660;  1 drivers
v000001a7a821ecd0_0 .net "Cout", 0 0, L_000001a7a8299e20;  1 drivers
v000001a7a821f130_0 .net "Sum", 0 0, L_000001a7a8298fb0;  1 drivers
v000001a7a821fbd0_0 .net *"_ivl_0", 0 0, L_000001a7a829a520;  1 drivers
v000001a7a821ef50_0 .net *"_ivl_10", 0 0, L_000001a7a8299a30;  1 drivers
v000001a7a821e690_0 .net *"_ivl_4", 0 0, L_000001a7a829a0c0;  1 drivers
v000001a7a821fc70_0 .net *"_ivl_6", 0 0, L_000001a7a8299100;  1 drivers
v000001a7a821e870_0 .net *"_ivl_8", 0 0, L_000001a7a82999c0;  1 drivers
S_000001a7a8223260 .scope module, "FA_7" "fullAdder" 7 27, 8 10 0, S_000001a7a8217d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a829a670 .functor XOR 1, L_000001a7a8294640, L_000001a7a82946e0, C4<0>, C4<0>;
L_000001a7a829a1a0 .functor XOR 1, L_000001a7a829a670, L_000001a7a82928e0, C4<0>, C4<0>;
L_000001a7a8299020 .functor AND 1, L_000001a7a8294640, L_000001a7a82946e0, C4<1>, C4<1>;
L_000001a7a82996b0 .functor AND 1, L_000001a7a8294640, L_000001a7a82928e0, C4<1>, C4<1>;
L_000001a7a829a7c0 .functor OR 1, L_000001a7a8299020, L_000001a7a82996b0, C4<0>, C4<0>;
L_000001a7a82991e0 .functor AND 1, L_000001a7a82946e0, L_000001a7a82928e0, C4<1>, C4<1>;
L_000001a7a829a130 .functor OR 1, L_000001a7a829a7c0, L_000001a7a82991e0, C4<0>, C4<0>;
v000001a7a821f1d0_0 .net "Ain", 0 0, L_000001a7a8294640;  1 drivers
v000001a7a821fb30_0 .net "Bin", 0 0, L_000001a7a82946e0;  1 drivers
v000001a7a8220030_0 .net "Cin", 0 0, L_000001a7a82928e0;  1 drivers
v000001a7a821f450_0 .net "Cout", 0 0, L_000001a7a829a130;  1 drivers
v000001a7a821ddd0_0 .net "Sum", 0 0, L_000001a7a829a1a0;  1 drivers
v000001a7a821e370_0 .net *"_ivl_0", 0 0, L_000001a7a829a670;  1 drivers
v000001a7a821fef0_0 .net *"_ivl_10", 0 0, L_000001a7a82991e0;  1 drivers
v000001a7a821f270_0 .net *"_ivl_4", 0 0, L_000001a7a8299020;  1 drivers
v000001a7a821f810_0 .net *"_ivl_6", 0 0, L_000001a7a82996b0;  1 drivers
v000001a7a821f4f0_0 .net *"_ivl_8", 0 0, L_000001a7a829a7c0;  1 drivers
S_000001a7a82230d0 .scope module, "addUnit_5" "adder_8bit" 6 32, 7 6 0, S_000001a7a8035e50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Ain";
    .port_info 1 /INPUT 8 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001a7a8220d50_0 .net "Ain", 7 0, L_000001a7a8294fa0;  1 drivers
v000001a7a8221570_0 .net "Bin", 7 0, v000001a7a8232450_0;  1 drivers
L_000001a7a8237470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a7a8221cf0_0 .net "Cin", 0 0, L_000001a7a8237470;  1 drivers
v000001a7a82217f0_0 .net "Cout", 0 0, L_000001a7a8294b40;  1 drivers
v000001a7a8221890_0 .net "Sum", 7 0, L_000001a7a8294f00;  alias, 1 drivers
v000001a7a82219d0_0 .net "carry", 7 0, L_000001a7a8294a00;  1 drivers
L_000001a7a8293ba0 .part L_000001a7a8294fa0, 0, 1;
L_000001a7a8292b60 .part v000001a7a8232450_0, 0, 1;
L_000001a7a8292c00 .part L_000001a7a8294fa0, 1, 1;
L_000001a7a8292e80 .part v000001a7a8232450_0, 1, 1;
L_000001a7a8293740 .part L_000001a7a8294a00, 0, 1;
L_000001a7a8293100 .part L_000001a7a8294fa0, 2, 1;
L_000001a7a8292f20 .part v000001a7a8232450_0, 2, 1;
L_000001a7a8293ec0 .part L_000001a7a8294a00, 1, 1;
L_000001a7a8292fc0 .part L_000001a7a8294fa0, 3, 1;
L_000001a7a82932e0 .part v000001a7a8232450_0, 3, 1;
L_000001a7a8293240 .part L_000001a7a8294a00, 2, 1;
L_000001a7a82939c0 .part L_000001a7a8294fa0, 4, 1;
L_000001a7a8293380 .part v000001a7a8232450_0, 4, 1;
L_000001a7a8293560 .part L_000001a7a8294a00, 3, 1;
L_000001a7a8293600 .part L_000001a7a8294fa0, 5, 1;
L_000001a7a82937e0 .part v000001a7a8232450_0, 5, 1;
L_000001a7a8293880 .part L_000001a7a8294a00, 4, 1;
L_000001a7a8293a60 .part L_000001a7a8294fa0, 6, 1;
L_000001a7a8293d80 .part v000001a7a8232450_0, 6, 1;
L_000001a7a8293ce0 .part L_000001a7a8294a00, 5, 1;
L_000001a7a8293e20 .part L_000001a7a8294fa0, 7, 1;
L_000001a7a8294be0 .part v000001a7a8232450_0, 7, 1;
L_000001a7a8294c80 .part L_000001a7a8294a00, 6, 1;
LS_000001a7a8294f00_0_0 .concat8 [ 1 1 1 1], L_000001a7a8299d40, L_000001a7a829a210, L_000001a7a8299560, L_000001a7a8299640;
LS_000001a7a8294f00_0_4 .concat8 [ 1 1 1 1], L_000001a7a829aad0, L_000001a7a829ab40, L_000001a7a82a14f0, L_000001a7a82a0300;
L_000001a7a8294f00 .concat8 [ 4 4 0 0], LS_000001a7a8294f00_0_0, LS_000001a7a8294f00_0_4;
LS_000001a7a8294a00_0_0 .concat8 [ 1 1 1 1], L_000001a7a8299fe0, L_000001a7a829a590, L_000001a7a82994f0, L_000001a7a829abb0;
LS_000001a7a8294a00_0_4 .concat8 [ 1 1 1 1], L_000001a7a829ad70, L_000001a7a82a0b50, L_000001a7a82a0220, L_000001a7a82a08b0;
L_000001a7a8294a00 .concat8 [ 4 4 0 0], LS_000001a7a8294a00_0_0, LS_000001a7a8294a00_0_4;
L_000001a7a8294b40 .part L_000001a7a8294a00, 7, 1;
S_000001a7a8223bc0 .scope module, "FA_0" "fullAdder" 7 20, 8 10 0, S_000001a7a82230d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a8299170 .functor XOR 1, L_000001a7a8293ba0, L_000001a7a8292b60, C4<0>, C4<0>;
L_000001a7a8299d40 .functor XOR 1, L_000001a7a8299170, L_000001a7a8237470, C4<0>, C4<0>;
L_000001a7a8299e90 .functor AND 1, L_000001a7a8293ba0, L_000001a7a8292b60, C4<1>, C4<1>;
L_000001a7a8299790 .functor AND 1, L_000001a7a8293ba0, L_000001a7a8237470, C4<1>, C4<1>;
L_000001a7a829a280 .functor OR 1, L_000001a7a8299e90, L_000001a7a8299790, C4<0>, C4<0>;
L_000001a7a8299f00 .functor AND 1, L_000001a7a8292b60, L_000001a7a8237470, C4<1>, C4<1>;
L_000001a7a8299fe0 .functor OR 1, L_000001a7a829a280, L_000001a7a8299f00, C4<0>, C4<0>;
v000001a7a821da10_0 .net "Ain", 0 0, L_000001a7a8293ba0;  1 drivers
v000001a7a821e230_0 .net "Bin", 0 0, L_000001a7a8292b60;  1 drivers
v000001a7a821f770_0 .net "Cin", 0 0, L_000001a7a8237470;  alias, 1 drivers
v000001a7a821f090_0 .net "Cout", 0 0, L_000001a7a8299fe0;  1 drivers
v000001a7a821e7d0_0 .net "Sum", 0 0, L_000001a7a8299d40;  1 drivers
v000001a7a821e910_0 .net *"_ivl_0", 0 0, L_000001a7a8299170;  1 drivers
v000001a7a821de70_0 .net *"_ivl_10", 0 0, L_000001a7a8299f00;  1 drivers
v000001a7a821f8b0_0 .net *"_ivl_4", 0 0, L_000001a7a8299e90;  1 drivers
v000001a7a821eff0_0 .net *"_ivl_6", 0 0, L_000001a7a8299790;  1 drivers
v000001a7a821df10_0 .net *"_ivl_8", 0 0, L_000001a7a829a280;  1 drivers
S_000001a7a82233f0 .scope module, "FA_1" "fullAdder" 7 21, 8 10 0, S_000001a7a82230d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a8299800 .functor XOR 1, L_000001a7a8292c00, L_000001a7a8292e80, C4<0>, C4<0>;
L_000001a7a829a210 .functor XOR 1, L_000001a7a8299800, L_000001a7a8293740, C4<0>, C4<0>;
L_000001a7a829a2f0 .functor AND 1, L_000001a7a8292c00, L_000001a7a8292e80, C4<1>, C4<1>;
L_000001a7a829a3d0 .functor AND 1, L_000001a7a8292c00, L_000001a7a8293740, C4<1>, C4<1>;
L_000001a7a829a440 .functor OR 1, L_000001a7a829a2f0, L_000001a7a829a3d0, C4<0>, C4<0>;
L_000001a7a82993a0 .functor AND 1, L_000001a7a8292e80, L_000001a7a8293740, C4<1>, C4<1>;
L_000001a7a829a590 .functor OR 1, L_000001a7a829a440, L_000001a7a82993a0, C4<0>, C4<0>;
v000001a7a821dab0_0 .net "Ain", 0 0, L_000001a7a8292c00;  1 drivers
v000001a7a821e410_0 .net "Bin", 0 0, L_000001a7a8292e80;  1 drivers
v000001a7a821dfb0_0 .net "Cin", 0 0, L_000001a7a8293740;  1 drivers
v000001a7a821f950_0 .net "Cout", 0 0, L_000001a7a829a590;  1 drivers
v000001a7a821e2d0_0 .net "Sum", 0 0, L_000001a7a829a210;  1 drivers
v000001a7a821e190_0 .net *"_ivl_0", 0 0, L_000001a7a8299800;  1 drivers
v000001a7a821e4b0_0 .net *"_ivl_10", 0 0, L_000001a7a82993a0;  1 drivers
v000001a7a821e550_0 .net *"_ivl_4", 0 0, L_000001a7a829a2f0;  1 drivers
v000001a7a821f9f0_0 .net *"_ivl_6", 0 0, L_000001a7a829a3d0;  1 drivers
v000001a7a821ea50_0 .net *"_ivl_8", 0 0, L_000001a7a829a440;  1 drivers
S_000001a7a82246b0 .scope module, "FA_2" "fullAdder" 7 22, 8 10 0, S_000001a7a82230d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a829a750 .functor XOR 1, L_000001a7a8293100, L_000001a7a8292f20, C4<0>, C4<0>;
L_000001a7a8299560 .functor XOR 1, L_000001a7a829a750, L_000001a7a8293ec0, C4<0>, C4<0>;
L_000001a7a829a830 .functor AND 1, L_000001a7a8293100, L_000001a7a8292f20, C4<1>, C4<1>;
L_000001a7a8299330 .functor AND 1, L_000001a7a8293100, L_000001a7a8293ec0, C4<1>, C4<1>;
L_000001a7a8299410 .functor OR 1, L_000001a7a829a830, L_000001a7a8299330, C4<0>, C4<0>;
L_000001a7a8299480 .functor AND 1, L_000001a7a8292f20, L_000001a7a8293ec0, C4<1>, C4<1>;
L_000001a7a82994f0 .functor OR 1, L_000001a7a8299410, L_000001a7a8299480, C4<0>, C4<0>;
v000001a7a821eaf0_0 .net "Ain", 0 0, L_000001a7a8293100;  1 drivers
v000001a7a821eb90_0 .net "Bin", 0 0, L_000001a7a8292f20;  1 drivers
v000001a7a821ec30_0 .net "Cin", 0 0, L_000001a7a8293ec0;  1 drivers
v000001a7a821ed70_0 .net "Cout", 0 0, L_000001a7a82994f0;  1 drivers
v000001a7a82211b0_0 .net "Sum", 0 0, L_000001a7a8299560;  1 drivers
v000001a7a8221ed0_0 .net *"_ivl_0", 0 0, L_000001a7a829a750;  1 drivers
v000001a7a8222290_0 .net *"_ivl_10", 0 0, L_000001a7a8299480;  1 drivers
v000001a7a8220c10_0 .net *"_ivl_4", 0 0, L_000001a7a829a830;  1 drivers
v000001a7a8222330_0 .net *"_ivl_6", 0 0, L_000001a7a8299330;  1 drivers
v000001a7a8221e30_0 .net *"_ivl_8", 0 0, L_000001a7a8299410;  1 drivers
S_000001a7a8223d50 .scope module, "FA_3" "fullAdder" 7 23, 8 10 0, S_000001a7a82230d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a82995d0 .functor XOR 1, L_000001a7a8292fc0, L_000001a7a82932e0, C4<0>, C4<0>;
L_000001a7a8299640 .functor XOR 1, L_000001a7a82995d0, L_000001a7a8293240, C4<0>, C4<0>;
L_000001a7a829b010 .functor AND 1, L_000001a7a8292fc0, L_000001a7a82932e0, C4<1>, C4<1>;
L_000001a7a829afa0 .functor AND 1, L_000001a7a8292fc0, L_000001a7a8293240, C4<1>, C4<1>;
L_000001a7a829aec0 .functor OR 1, L_000001a7a829b010, L_000001a7a829afa0, C4<0>, C4<0>;
L_000001a7a829ade0 .functor AND 1, L_000001a7a82932e0, L_000001a7a8293240, C4<1>, C4<1>;
L_000001a7a829abb0 .functor OR 1, L_000001a7a829aec0, L_000001a7a829ade0, C4<0>, C4<0>;
v000001a7a8222790_0 .net "Ain", 0 0, L_000001a7a8292fc0;  1 drivers
v000001a7a82207b0_0 .net "Bin", 0 0, L_000001a7a82932e0;  1 drivers
v000001a7a82212f0_0 .net "Cin", 0 0, L_000001a7a8293240;  1 drivers
v000001a7a82221f0_0 .net "Cout", 0 0, L_000001a7a829abb0;  1 drivers
v000001a7a8221110_0 .net "Sum", 0 0, L_000001a7a8299640;  1 drivers
v000001a7a8221430_0 .net *"_ivl_0", 0 0, L_000001a7a82995d0;  1 drivers
v000001a7a82216b0_0 .net *"_ivl_10", 0 0, L_000001a7a829ade0;  1 drivers
v000001a7a8220850_0 .net *"_ivl_4", 0 0, L_000001a7a829b010;  1 drivers
v000001a7a8220df0_0 .net *"_ivl_6", 0 0, L_000001a7a829afa0;  1 drivers
v000001a7a8221f70_0 .net *"_ivl_8", 0 0, L_000001a7a829aec0;  1 drivers
S_000001a7a8223ee0 .scope module, "FA_4" "fullAdder" 7 24, 8 10 0, S_000001a7a82230d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a829ad00 .functor XOR 1, L_000001a7a82939c0, L_000001a7a8293380, C4<0>, C4<0>;
L_000001a7a829aad0 .functor XOR 1, L_000001a7a829ad00, L_000001a7a8293560, C4<0>, C4<0>;
L_000001a7a829ac90 .functor AND 1, L_000001a7a82939c0, L_000001a7a8293380, C4<1>, C4<1>;
L_000001a7a829ac20 .functor AND 1, L_000001a7a82939c0, L_000001a7a8293560, C4<1>, C4<1>;
L_000001a7a829a9f0 .functor OR 1, L_000001a7a829ac90, L_000001a7a829ac20, C4<0>, C4<0>;
L_000001a7a829b080 .functor AND 1, L_000001a7a8293380, L_000001a7a8293560, C4<1>, C4<1>;
L_000001a7a829ad70 .functor OR 1, L_000001a7a829a9f0, L_000001a7a829b080, C4<0>, C4<0>;
v000001a7a8221b10_0 .net "Ain", 0 0, L_000001a7a82939c0;  1 drivers
v000001a7a8221bb0_0 .net "Bin", 0 0, L_000001a7a8293380;  1 drivers
v000001a7a82225b0_0 .net "Cin", 0 0, L_000001a7a8293560;  1 drivers
v000001a7a8222510_0 .net "Cout", 0 0, L_000001a7a829ad70;  1 drivers
v000001a7a8220f30_0 .net "Sum", 0 0, L_000001a7a829aad0;  1 drivers
v000001a7a8222650_0 .net *"_ivl_0", 0 0, L_000001a7a829ad00;  1 drivers
v000001a7a82223d0_0 .net *"_ivl_10", 0 0, L_000001a7a829b080;  1 drivers
v000001a7a82203f0_0 .net *"_ivl_4", 0 0, L_000001a7a829ac90;  1 drivers
v000001a7a8221610_0 .net *"_ivl_6", 0 0, L_000001a7a829ac20;  1 drivers
v000001a7a8220490_0 .net *"_ivl_8", 0 0, L_000001a7a829a9f0;  1 drivers
S_000001a7a8224840 .scope module, "FA_5" "fullAdder" 7 25, 8 10 0, S_000001a7a82230d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a829a980 .functor XOR 1, L_000001a7a8293600, L_000001a7a82937e0, C4<0>, C4<0>;
L_000001a7a829ab40 .functor XOR 1, L_000001a7a829a980, L_000001a7a8293880, C4<0>, C4<0>;
L_000001a7a829aa60 .functor AND 1, L_000001a7a8293600, L_000001a7a82937e0, C4<1>, C4<1>;
L_000001a7a829ae50 .functor AND 1, L_000001a7a8293600, L_000001a7a8293880, C4<1>, C4<1>;
L_000001a7a829af30 .functor OR 1, L_000001a7a829aa60, L_000001a7a829ae50, C4<0>, C4<0>;
L_000001a7a82a1b10 .functor AND 1, L_000001a7a82937e0, L_000001a7a8293880, C4<1>, C4<1>;
L_000001a7a82a0b50 .functor OR 1, L_000001a7a829af30, L_000001a7a82a1b10, C4<0>, C4<0>;
v000001a7a8222830_0 .net "Ain", 0 0, L_000001a7a8293600;  1 drivers
v000001a7a82208f0_0 .net "Bin", 0 0, L_000001a7a82937e0;  1 drivers
v000001a7a8221250_0 .net "Cin", 0 0, L_000001a7a8293880;  1 drivers
v000001a7a82214d0_0 .net "Cout", 0 0, L_000001a7a82a0b50;  1 drivers
v000001a7a8221930_0 .net "Sum", 0 0, L_000001a7a829ab40;  1 drivers
v000001a7a8222470_0 .net *"_ivl_0", 0 0, L_000001a7a829a980;  1 drivers
v000001a7a8221750_0 .net *"_ivl_10", 0 0, L_000001a7a82a1b10;  1 drivers
v000001a7a8220e90_0 .net *"_ivl_4", 0 0, L_000001a7a829aa60;  1 drivers
v000001a7a82226f0_0 .net *"_ivl_6", 0 0, L_000001a7a829ae50;  1 drivers
v000001a7a8220990_0 .net *"_ivl_8", 0 0, L_000001a7a829af30;  1 drivers
S_000001a7a8224070 .scope module, "FA_6" "fullAdder" 7 26, 8 10 0, S_000001a7a82230d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a82a0370 .functor XOR 1, L_000001a7a8293a60, L_000001a7a8293d80, C4<0>, C4<0>;
L_000001a7a82a14f0 .functor XOR 1, L_000001a7a82a0370, L_000001a7a8293ce0, C4<0>, C4<0>;
L_000001a7a82a04c0 .functor AND 1, L_000001a7a8293a60, L_000001a7a8293d80, C4<1>, C4<1>;
L_000001a7a82a1870 .functor AND 1, L_000001a7a8293a60, L_000001a7a8293ce0, C4<1>, C4<1>;
L_000001a7a82a0ca0 .functor OR 1, L_000001a7a82a04c0, L_000001a7a82a1870, C4<0>, C4<0>;
L_000001a7a82a1bf0 .functor AND 1, L_000001a7a8293d80, L_000001a7a8293ce0, C4<1>, C4<1>;
L_000001a7a82a0220 .functor OR 1, L_000001a7a82a0ca0, L_000001a7a82a1bf0, C4<0>, C4<0>;
v000001a7a8220530_0 .net "Ain", 0 0, L_000001a7a8293a60;  1 drivers
v000001a7a8220a30_0 .net "Bin", 0 0, L_000001a7a8293d80;  1 drivers
v000001a7a8220710_0 .net "Cin", 0 0, L_000001a7a8293ce0;  1 drivers
v000001a7a82205d0_0 .net "Cout", 0 0, L_000001a7a82a0220;  1 drivers
v000001a7a8222010_0 .net "Sum", 0 0, L_000001a7a82a14f0;  1 drivers
v000001a7a82200d0_0 .net *"_ivl_0", 0 0, L_000001a7a82a0370;  1 drivers
v000001a7a8221c50_0 .net *"_ivl_10", 0 0, L_000001a7a82a1bf0;  1 drivers
v000001a7a82220b0_0 .net *"_ivl_4", 0 0, L_000001a7a82a04c0;  1 drivers
v000001a7a8221390_0 .net *"_ivl_6", 0 0, L_000001a7a82a1870;  1 drivers
v000001a7a8220670_0 .net *"_ivl_8", 0 0, L_000001a7a82a0ca0;  1 drivers
S_000001a7a8223710 .scope module, "FA_7" "fullAdder" 7 27, 8 10 0, S_000001a7a82230d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a82a15d0 .functor XOR 1, L_000001a7a8293e20, L_000001a7a8294be0, C4<0>, C4<0>;
L_000001a7a82a0300 .functor XOR 1, L_000001a7a82a15d0, L_000001a7a8294c80, C4<0>, C4<0>;
L_000001a7a82a0ae0 .functor AND 1, L_000001a7a8293e20, L_000001a7a8294be0, C4<1>, C4<1>;
L_000001a7a82a0bc0 .functor AND 1, L_000001a7a8293e20, L_000001a7a8294c80, C4<1>, C4<1>;
L_000001a7a82a0610 .functor OR 1, L_000001a7a82a0ae0, L_000001a7a82a0bc0, C4<0>, C4<0>;
L_000001a7a82a1640 .functor AND 1, L_000001a7a8294be0, L_000001a7a8294c80, C4<1>, C4<1>;
L_000001a7a82a08b0 .functor OR 1, L_000001a7a82a0610, L_000001a7a82a1640, C4<0>, C4<0>;
v000001a7a8220b70_0 .net "Ain", 0 0, L_000001a7a8293e20;  1 drivers
v000001a7a8220350_0 .net "Bin", 0 0, L_000001a7a8294be0;  1 drivers
v000001a7a8220ad0_0 .net "Cin", 0 0, L_000001a7a8294c80;  1 drivers
v000001a7a8220170_0 .net "Cout", 0 0, L_000001a7a82a08b0;  1 drivers
v000001a7a8220210_0 .net "Sum", 0 0, L_000001a7a82a0300;  1 drivers
v000001a7a82202b0_0 .net *"_ivl_0", 0 0, L_000001a7a82a15d0;  1 drivers
v000001a7a8220cb0_0 .net *"_ivl_10", 0 0, L_000001a7a82a1640;  1 drivers
v000001a7a8220fd0_0 .net *"_ivl_4", 0 0, L_000001a7a82a0ae0;  1 drivers
v000001a7a8222150_0 .net *"_ivl_6", 0 0, L_000001a7a82a0bc0;  1 drivers
v000001a7a8221070_0 .net *"_ivl_8", 0 0, L_000001a7a82a0610;  1 drivers
S_000001a7a82249d0 .scope module, "addUnit_6" "adder_8bit" 6 33, 7 6 0, S_000001a7a8035e50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Ain";
    .port_info 1 /INPUT 8 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001a7a8233b70_0 .net "Ain", 7 0, L_000001a7a828dd40;  1 drivers
v000001a7a8231d70_0 .net "Bin", 7 0, v000001a7a82335d0_0;  1 drivers
L_000001a7a82374b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a7a8231a50_0 .net "Cin", 0 0, L_000001a7a82374b8;  1 drivers
v000001a7a82332b0_0 .net "Cout", 0 0, L_000001a7a828ed80;  1 drivers
v000001a7a8232590_0 .net "Sum", 7 0, L_000001a7a828d660;  alias, 1 drivers
v000001a7a8233350_0 .net "carry", 7 0, L_000001a7a828d200;  1 drivers
L_000001a7a8295040 .part L_000001a7a828dd40, 0, 1;
L_000001a7a8294dc0 .part v000001a7a82335d0_0, 0, 1;
L_000001a7a8294960 .part L_000001a7a828dd40, 1, 1;
L_000001a7a8294aa0 .part v000001a7a82335d0_0, 1, 1;
L_000001a7a828d840 .part L_000001a7a828d200, 0, 1;
L_000001a7a828f000 .part L_000001a7a828dd40, 2, 1;
L_000001a7a828eb00 .part v000001a7a82335d0_0, 2, 1;
L_000001a7a828d3e0 .part L_000001a7a828d200, 1, 1;
L_000001a7a828e1a0 .part L_000001a7a828dd40, 3, 1;
L_000001a7a828e600 .part v000001a7a82335d0_0, 3, 1;
L_000001a7a828e560 .part L_000001a7a828d200, 2, 1;
L_000001a7a828e380 .part L_000001a7a828dd40, 4, 1;
L_000001a7a828f280 .part v000001a7a82335d0_0, 4, 1;
L_000001a7a828d5c0 .part L_000001a7a828d200, 3, 1;
L_000001a7a828dfc0 .part L_000001a7a828dd40, 5, 1;
L_000001a7a828ec40 .part v000001a7a82335d0_0, 5, 1;
L_000001a7a828f8c0 .part L_000001a7a828d200, 4, 1;
L_000001a7a828ece0 .part L_000001a7a828dd40, 6, 1;
L_000001a7a828f0a0 .part v000001a7a82335d0_0, 6, 1;
L_000001a7a828e2e0 .part L_000001a7a828d200, 5, 1;
L_000001a7a828f500 .part L_000001a7a828dd40, 7, 1;
L_000001a7a828d520 .part v000001a7a82335d0_0, 7, 1;
L_000001a7a828d7a0 .part L_000001a7a828d200, 6, 1;
LS_000001a7a828d660_0_0 .concat8 [ 1 1 1 1], L_000001a7a82a0c30, L_000001a7a82a0ed0, L_000001a7a82a0290, L_000001a7a82a1090;
LS_000001a7a828d660_0_4 .concat8 [ 1 1 1 1], L_000001a7a82a1100, L_000001a7a82a19c0, L_000001a7a82a1c60, L_000001a7a82a3710;
L_000001a7a828d660 .concat8 [ 4 4 0 0], LS_000001a7a828d660_0_0, LS_000001a7a828d660_0_4;
LS_000001a7a828d200_0_0 .concat8 [ 1 1 1 1], L_000001a7a82a1560, L_000001a7a82a18e0, L_000001a7a82a1800, L_000001a7a82a1720;
LS_000001a7a828d200_0_4 .concat8 [ 1 1 1 1], L_000001a7a82a1d40, L_000001a7a82a0680, L_000001a7a82a2f30, L_000001a7a82a2ad0;
L_000001a7a828d200 .concat8 [ 4 4 0 0], LS_000001a7a828d200_0_0, LS_000001a7a828d200_0_4;
L_000001a7a828ed80 .part L_000001a7a828d200, 7, 1;
S_000001a7a8223a30 .scope module, "FA_0" "fullAdder" 7 20, 8 10 0, S_000001a7a82249d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a82a13a0 .functor XOR 1, L_000001a7a8295040, L_000001a7a8294dc0, C4<0>, C4<0>;
L_000001a7a82a0c30 .functor XOR 1, L_000001a7a82a13a0, L_000001a7a82374b8, C4<0>, C4<0>;
L_000001a7a82a03e0 .functor AND 1, L_000001a7a8295040, L_000001a7a8294dc0, C4<1>, C4<1>;
L_000001a7a82a0530 .functor AND 1, L_000001a7a8295040, L_000001a7a82374b8, C4<1>, C4<1>;
L_000001a7a82a1330 .functor OR 1, L_000001a7a82a03e0, L_000001a7a82a0530, C4<0>, C4<0>;
L_000001a7a82a1790 .functor AND 1, L_000001a7a8294dc0, L_000001a7a82374b8, C4<1>, C4<1>;
L_000001a7a82a1560 .functor OR 1, L_000001a7a82a1330, L_000001a7a82a1790, C4<0>, C4<0>;
v000001a7a8221d90_0 .net "Ain", 0 0, L_000001a7a8295040;  1 drivers
v000001a7a8221a70_0 .net "Bin", 0 0, L_000001a7a8294dc0;  1 drivers
v000001a7a8222f10_0 .net "Cin", 0 0, L_000001a7a82374b8;  alias, 1 drivers
v000001a7a8222dd0_0 .net "Cout", 0 0, L_000001a7a82a1560;  1 drivers
v000001a7a8222d30_0 .net "Sum", 0 0, L_000001a7a82a0c30;  1 drivers
v000001a7a8222e70_0 .net *"_ivl_0", 0 0, L_000001a7a82a13a0;  1 drivers
v000001a7a8222ab0_0 .net *"_ivl_10", 0 0, L_000001a7a82a1790;  1 drivers
v000001a7a8222fb0_0 .net *"_ivl_4", 0 0, L_000001a7a82a03e0;  1 drivers
v000001a7a82228d0_0 .net *"_ivl_6", 0 0, L_000001a7a82a0530;  1 drivers
v000001a7a8222970_0 .net *"_ivl_8", 0 0, L_000001a7a82a1330;  1 drivers
S_000001a7a8223580 .scope module, "FA_1" "fullAdder" 7 21, 8 10 0, S_000001a7a82249d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a82a12c0 .functor XOR 1, L_000001a7a8294960, L_000001a7a8294aa0, C4<0>, C4<0>;
L_000001a7a82a0ed0 .functor XOR 1, L_000001a7a82a12c0, L_000001a7a828d840, C4<0>, C4<0>;
L_000001a7a82a0d10 .functor AND 1, L_000001a7a8294960, L_000001a7a8294aa0, C4<1>, C4<1>;
L_000001a7a82a0d80 .functor AND 1, L_000001a7a8294960, L_000001a7a828d840, C4<1>, C4<1>;
L_000001a7a82a11e0 .functor OR 1, L_000001a7a82a0d10, L_000001a7a82a0d80, C4<0>, C4<0>;
L_000001a7a82a1020 .functor AND 1, L_000001a7a8294aa0, L_000001a7a828d840, C4<1>, C4<1>;
L_000001a7a82a18e0 .functor OR 1, L_000001a7a82a11e0, L_000001a7a82a1020, C4<0>, C4<0>;
v000001a7a8222a10_0 .net "Ain", 0 0, L_000001a7a8294960;  1 drivers
v000001a7a8222b50_0 .net "Bin", 0 0, L_000001a7a8294aa0;  1 drivers
v000001a7a8222c90_0 .net "Cin", 0 0, L_000001a7a828d840;  1 drivers
v000001a7a8222bf0_0 .net "Cout", 0 0, L_000001a7a82a18e0;  1 drivers
v000001a7a821bfd0_0 .net "Sum", 0 0, L_000001a7a82a0ed0;  1 drivers
v000001a7a821cbb0_0 .net *"_ivl_0", 0 0, L_000001a7a82a12c0;  1 drivers
v000001a7a821d830_0 .net *"_ivl_10", 0 0, L_000001a7a82a1020;  1 drivers
v000001a7a821b2b0_0 .net *"_ivl_4", 0 0, L_000001a7a82a0d10;  1 drivers
v000001a7a821c390_0 .net *"_ivl_6", 0 0, L_000001a7a82a0d80;  1 drivers
v000001a7a821ce30_0 .net *"_ivl_8", 0 0, L_000001a7a82a11e0;  1 drivers
S_000001a7a8224b60 .scope module, "FA_2" "fullAdder" 7 22, 8 10 0, S_000001a7a82249d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a82a01b0 .functor XOR 1, L_000001a7a828f000, L_000001a7a828eb00, C4<0>, C4<0>;
L_000001a7a82a0290 .functor XOR 1, L_000001a7a82a01b0, L_000001a7a828d3e0, C4<0>, C4<0>;
L_000001a7a82a0df0 .functor AND 1, L_000001a7a828f000, L_000001a7a828eb00, C4<1>, C4<1>;
L_000001a7a82a1cd0 .functor AND 1, L_000001a7a828f000, L_000001a7a828d3e0, C4<1>, C4<1>;
L_000001a7a82a05a0 .functor OR 1, L_000001a7a82a0df0, L_000001a7a82a1cd0, C4<0>, C4<0>;
L_000001a7a82a0e60 .functor AND 1, L_000001a7a828eb00, L_000001a7a828d3e0, C4<1>, C4<1>;
L_000001a7a82a1800 .functor OR 1, L_000001a7a82a05a0, L_000001a7a82a0e60, C4<0>, C4<0>;
v000001a7a821cc50_0 .net "Ain", 0 0, L_000001a7a828f000;  1 drivers
v000001a7a821c6b0_0 .net "Bin", 0 0, L_000001a7a828eb00;  1 drivers
v000001a7a821d510_0 .net "Cin", 0 0, L_000001a7a828d3e0;  1 drivers
v000001a7a821d150_0 .net "Cout", 0 0, L_000001a7a82a1800;  1 drivers
v000001a7a821ca70_0 .net "Sum", 0 0, L_000001a7a82a0290;  1 drivers
v000001a7a821c610_0 .net *"_ivl_0", 0 0, L_000001a7a82a01b0;  1 drivers
v000001a7a821d290_0 .net *"_ivl_10", 0 0, L_000001a7a82a0e60;  1 drivers
v000001a7a821c430_0 .net *"_ivl_4", 0 0, L_000001a7a82a0df0;  1 drivers
v000001a7a821c070_0 .net *"_ivl_6", 0 0, L_000001a7a82a1cd0;  1 drivers
v000001a7a821d330_0 .net *"_ivl_8", 0 0, L_000001a7a82a05a0;  1 drivers
S_000001a7a8224390 .scope module, "FA_3" "fullAdder" 7 23, 8 10 0, S_000001a7a82249d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a82a0f40 .functor XOR 1, L_000001a7a828e1a0, L_000001a7a828e600, C4<0>, C4<0>;
L_000001a7a82a1090 .functor XOR 1, L_000001a7a82a0f40, L_000001a7a828e560, C4<0>, C4<0>;
L_000001a7a82a0840 .functor AND 1, L_000001a7a828e1a0, L_000001a7a828e600, C4<1>, C4<1>;
L_000001a7a82a0fb0 .functor AND 1, L_000001a7a828e1a0, L_000001a7a828e560, C4<1>, C4<1>;
L_000001a7a82a16b0 .functor OR 1, L_000001a7a82a0840, L_000001a7a82a0fb0, C4<0>, C4<0>;
L_000001a7a82a0450 .functor AND 1, L_000001a7a828e600, L_000001a7a828e560, C4<1>, C4<1>;
L_000001a7a82a1720 .functor OR 1, L_000001a7a82a16b0, L_000001a7a82a0450, C4<0>, C4<0>;
v000001a7a821b990_0 .net "Ain", 0 0, L_000001a7a828e1a0;  1 drivers
v000001a7a821c750_0 .net "Bin", 0 0, L_000001a7a828e600;  1 drivers
v000001a7a821d650_0 .net "Cin", 0 0, L_000001a7a828e560;  1 drivers
v000001a7a821b530_0 .net "Cout", 0 0, L_000001a7a82a1720;  1 drivers
v000001a7a821c930_0 .net "Sum", 0 0, L_000001a7a82a1090;  1 drivers
v000001a7a821c570_0 .net *"_ivl_0", 0 0, L_000001a7a82a0f40;  1 drivers
v000001a7a821ccf0_0 .net *"_ivl_10", 0 0, L_000001a7a82a0450;  1 drivers
v000001a7a821b210_0 .net *"_ivl_4", 0 0, L_000001a7a82a0840;  1 drivers
v000001a7a821cb10_0 .net *"_ivl_6", 0 0, L_000001a7a82a0fb0;  1 drivers
v000001a7a821bdf0_0 .net *"_ivl_8", 0 0, L_000001a7a82a16b0;  1 drivers
S_000001a7a82238a0 .scope module, "FA_4" "fullAdder" 7 24, 8 10 0, S_000001a7a82249d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a82a1a30 .functor XOR 1, L_000001a7a828e380, L_000001a7a828f280, C4<0>, C4<0>;
L_000001a7a82a1100 .functor XOR 1, L_000001a7a82a1a30, L_000001a7a828d5c0, C4<0>, C4<0>;
L_000001a7a82a1170 .functor AND 1, L_000001a7a828e380, L_000001a7a828f280, C4<1>, C4<1>;
L_000001a7a82a1250 .functor AND 1, L_000001a7a828e380, L_000001a7a828d5c0, C4<1>, C4<1>;
L_000001a7a82a1950 .functor OR 1, L_000001a7a82a1170, L_000001a7a82a1250, C4<0>, C4<0>;
L_000001a7a82a1410 .functor AND 1, L_000001a7a828f280, L_000001a7a828d5c0, C4<1>, C4<1>;
L_000001a7a82a1d40 .functor OR 1, L_000001a7a82a1950, L_000001a7a82a1410, C4<0>, C4<0>;
v000001a7a821d6f0_0 .net "Ain", 0 0, L_000001a7a828e380;  1 drivers
v000001a7a821d0b0_0 .net "Bin", 0 0, L_000001a7a828f280;  1 drivers
v000001a7a821c110_0 .net "Cin", 0 0, L_000001a7a828d5c0;  1 drivers
v000001a7a821c4d0_0 .net "Cout", 0 0, L_000001a7a82a1d40;  1 drivers
v000001a7a821b350_0 .net "Sum", 0 0, L_000001a7a82a1100;  1 drivers
v000001a7a821c7f0_0 .net *"_ivl_0", 0 0, L_000001a7a82a1a30;  1 drivers
v000001a7a821d010_0 .net *"_ivl_10", 0 0, L_000001a7a82a1410;  1 drivers
v000001a7a821d1f0_0 .net *"_ivl_4", 0 0, L_000001a7a82a1170;  1 drivers
v000001a7a821c890_0 .net *"_ivl_6", 0 0, L_000001a7a82a1250;  1 drivers
v000001a7a821c9d0_0 .net *"_ivl_8", 0 0, L_000001a7a82a1950;  1 drivers
S_000001a7a8224520 .scope module, "FA_5" "fullAdder" 7 25, 8 10 0, S_000001a7a82249d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a82a0a00 .functor XOR 1, L_000001a7a828dfc0, L_000001a7a828ec40, C4<0>, C4<0>;
L_000001a7a82a19c0 .functor XOR 1, L_000001a7a82a0a00, L_000001a7a828f8c0, C4<0>, C4<0>;
L_000001a7a82a1aa0 .functor AND 1, L_000001a7a828dfc0, L_000001a7a828ec40, C4<1>, C4<1>;
L_000001a7a82a0760 .functor AND 1, L_000001a7a828dfc0, L_000001a7a828f8c0, C4<1>, C4<1>;
L_000001a7a82a1480 .functor OR 1, L_000001a7a82a1aa0, L_000001a7a82a0760, C4<0>, C4<0>;
L_000001a7a82a0920 .functor AND 1, L_000001a7a828ec40, L_000001a7a828f8c0, C4<1>, C4<1>;
L_000001a7a82a0680 .functor OR 1, L_000001a7a82a1480, L_000001a7a82a0920, C4<0>, C4<0>;
v000001a7a821cd90_0 .net "Ain", 0 0, L_000001a7a828dfc0;  1 drivers
v000001a7a821b0d0_0 .net "Bin", 0 0, L_000001a7a828ec40;  1 drivers
v000001a7a821bad0_0 .net "Cin", 0 0, L_000001a7a828f8c0;  1 drivers
v000001a7a821d3d0_0 .net "Cout", 0 0, L_000001a7a82a0680;  1 drivers
v000001a7a821d470_0 .net "Sum", 0 0, L_000001a7a82a19c0;  1 drivers
v000001a7a821c1b0_0 .net *"_ivl_0", 0 0, L_000001a7a82a0a00;  1 drivers
v000001a7a821ced0_0 .net *"_ivl_10", 0 0, L_000001a7a82a0920;  1 drivers
v000001a7a821d790_0 .net *"_ivl_4", 0 0, L_000001a7a82a1aa0;  1 drivers
v000001a7a821d5b0_0 .net *"_ivl_6", 0 0, L_000001a7a82a0760;  1 drivers
v000001a7a821b170_0 .net *"_ivl_8", 0 0, L_000001a7a82a1480;  1 drivers
S_000001a7a8224cf0 .scope module, "FA_6" "fullAdder" 7 26, 8 10 0, S_000001a7a82249d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a82a1b80 .functor XOR 1, L_000001a7a828ece0, L_000001a7a828f0a0, C4<0>, C4<0>;
L_000001a7a82a1c60 .functor XOR 1, L_000001a7a82a1b80, L_000001a7a828e2e0, C4<0>, C4<0>;
L_000001a7a82a06f0 .functor AND 1, L_000001a7a828ece0, L_000001a7a828f0a0, C4<1>, C4<1>;
L_000001a7a82a07d0 .functor AND 1, L_000001a7a828ece0, L_000001a7a828e2e0, C4<1>, C4<1>;
L_000001a7a82a0990 .functor OR 1, L_000001a7a82a06f0, L_000001a7a82a07d0, C4<0>, C4<0>;
L_000001a7a82a0a70 .functor AND 1, L_000001a7a828f0a0, L_000001a7a828e2e0, C4<1>, C4<1>;
L_000001a7a82a2f30 .functor OR 1, L_000001a7a82a0990, L_000001a7a82a0a70, C4<0>, C4<0>;
v000001a7a821bb70_0 .net "Ain", 0 0, L_000001a7a828ece0;  1 drivers
v000001a7a821b3f0_0 .net "Bin", 0 0, L_000001a7a828f0a0;  1 drivers
v000001a7a821b490_0 .net "Cin", 0 0, L_000001a7a828e2e0;  1 drivers
v000001a7a821ba30_0 .net "Cout", 0 0, L_000001a7a82a2f30;  1 drivers
v000001a7a821be90_0 .net "Sum", 0 0, L_000001a7a82a1c60;  1 drivers
v000001a7a821bf30_0 .net *"_ivl_0", 0 0, L_000001a7a82a1b80;  1 drivers
v000001a7a821c250_0 .net *"_ivl_10", 0 0, L_000001a7a82a0a70;  1 drivers
v000001a7a821c2f0_0 .net *"_ivl_4", 0 0, L_000001a7a82a06f0;  1 drivers
v000001a7a821b5d0_0 .net *"_ivl_6", 0 0, L_000001a7a82a07d0;  1 drivers
v000001a7a821b850_0 .net *"_ivl_8", 0 0, L_000001a7a82a0990;  1 drivers
S_000001a7a822d280 .scope module, "FA_7" "fullAdder" 7 27, 8 10 0, S_000001a7a82249d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001a7a82a37f0 .functor XOR 1, L_000001a7a828f500, L_000001a7a828d520, C4<0>, C4<0>;
L_000001a7a82a3710 .functor XOR 1, L_000001a7a82a37f0, L_000001a7a828d7a0, C4<0>, C4<0>;
L_000001a7a82a3780 .functor AND 1, L_000001a7a828f500, L_000001a7a828d520, C4<1>, C4<1>;
L_000001a7a82a2bb0 .functor AND 1, L_000001a7a828f500, L_000001a7a828d7a0, C4<1>, C4<1>;
L_000001a7a82a2520 .functor OR 1, L_000001a7a82a3780, L_000001a7a82a2bb0, C4<0>, C4<0>;
L_000001a7a82a2fa0 .functor AND 1, L_000001a7a828d520, L_000001a7a828d7a0, C4<1>, C4<1>;
L_000001a7a82a2ad0 .functor OR 1, L_000001a7a82a2520, L_000001a7a82a2fa0, C4<0>, C4<0>;
v000001a7a821b670_0 .net "Ain", 0 0, L_000001a7a828f500;  1 drivers
v000001a7a821cf70_0 .net "Bin", 0 0, L_000001a7a828d520;  1 drivers
v000001a7a821b710_0 .net "Cin", 0 0, L_000001a7a828d7a0;  1 drivers
v000001a7a821bc10_0 .net "Cout", 0 0, L_000001a7a82a2ad0;  1 drivers
v000001a7a821b7b0_0 .net "Sum", 0 0, L_000001a7a82a3710;  1 drivers
v000001a7a821b8f0_0 .net *"_ivl_0", 0 0, L_000001a7a82a37f0;  1 drivers
v000001a7a821bcb0_0 .net *"_ivl_10", 0 0, L_000001a7a82a2fa0;  1 drivers
v000001a7a821bd50_0 .net *"_ivl_4", 0 0, L_000001a7a82a3780;  1 drivers
v000001a7a82330d0_0 .net *"_ivl_6", 0 0, L_000001a7a82a2bb0;  1 drivers
v000001a7a8232e50_0 .net *"_ivl_8", 0 0, L_000001a7a82a2520;  1 drivers
S_000001a7a822e540 .scope module, "orUnit" "myOR" 2 34, 9 12 0, S_000001a7a803ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001a7a817d420/d .functor OR 8, o000001a7a81b1e18, o000001a7a81b1e48, C4<00000000>, C4<00000000>;
L_000001a7a817d420 .delay 8 (1,1,1) L_000001a7a817d420/d;
v000001a7a8233850_0 .net "DATA1", 7 0, o000001a7a81b1e18;  alias, 0 drivers
v000001a7a82326d0_0 .net "DATA2", 7 0, o000001a7a81b1e48;  alias, 0 drivers
v000001a7a82338f0_0 .net "RESULT", 7 0, L_000001a7a817d420;  alias, 1 drivers
S_000001a7a822dbe0 .scope module, "shiftUnit" "shift" 2 35, 10 21 0, S_000001a7a803ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 2 "TYPE";
    .port_info 3 /OUTPUT 8 "RESULT";
L_000001a7a817d650 .functor OR 1, L_000001a7a8230510, L_000001a7a822f6b0, C4<0>, C4<0>;
L_000001a7a817cbd0 .functor OR 1, L_000001a7a817d650, L_000001a7a82305b0, C4<0>, C4<0>;
L_000001a7a817d6c0 .functor OR 1, L_000001a7a817cbd0, L_000001a7a8230150, C4<0>, C4<0>;
v000001a7a8236190_0 .net "ComplementOut", 7 0, L_000001a7a8236a50;  1 drivers
v000001a7a8234390_0 .net "DATA1", 7 0, o000001a7a81b1e18;  alias, 0 drivers
v000001a7a8235b50_0 .net "DATA2", 7 0, o000001a7a81b1e48;  alias, 0 drivers
v000001a7a8236230_0 .net "MSB", 7 0, v000001a7a82324f0_0;  1 drivers
v000001a7a8234e30_0 .net "Mux1Out", 7 0, v000001a7a8232b30_0;  1 drivers
v000001a7a82362d0_0 .net "Mux2Out", 7 0, v000001a7a8234070_0;  1 drivers
v000001a7a8234b10_0 .net "Mux3Out", 7 0, v000001a7a8235f10_0;  1 drivers
v000001a7a82364b0_0 .net "Mux4Out", 7 0, v000001a7a8236050_0;  1 drivers
v000001a7a82344d0_0 .var "RESULT", 7 0;
v000001a7a8234bb0_0 .net "SHIFT", 7 0, v000001a7a8236550_0;  1 drivers
v000001a7a8234610_0 .net "TYPE", 1 0, v000001a7a8235dd0_0;  1 drivers
v000001a7a82346b0_0 .net "Temp", 7 0, v000001a7a82329f0_0;  1 drivers
v000001a7a82365f0_0 .net *"_ivl_13", 0 0, L_000001a7a82300b0;  1 drivers
v000001a7a8235d30_0 .net *"_ivl_15", 6 0, L_000001a7a822fc50;  1 drivers
v000001a7a8234750_0 .net *"_ivl_19", 0 0, L_000001a7a822f4d0;  1 drivers
v000001a7a8236690_0 .net *"_ivl_21", 0 0, L_000001a7a822f9d0;  1 drivers
v000001a7a8234110_0 .net *"_ivl_25", 5 0, L_000001a7a8230ab0;  1 drivers
L_000001a7a82371e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a7a8234cf0_0 .net/2u *"_ivl_26", 1 0, L_000001a7a82371e8;  1 drivers
v000001a7a8234d90_0 .net *"_ivl_31", 1 0, L_000001a7a822f2f0;  1 drivers
v000001a7a8234ed0_0 .net *"_ivl_33", 5 0, L_000001a7a8230f10;  1 drivers
v000001a7a8235010_0 .net *"_ivl_37", 0 0, L_000001a7a8230830;  1 drivers
v000001a7a82347f0_0 .net *"_ivl_39", 0 0, L_000001a7a8231690;  1 drivers
v000001a7a8236730_0 .net *"_ivl_43", 3 0, L_000001a7a8231870;  1 drivers
L_000001a7a8237230 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001a7a8236870_0 .net/2u *"_ivl_44", 3 0, L_000001a7a8237230;  1 drivers
v000001a7a8234890_0 .net *"_ivl_49", 3 0, L_000001a7a8230010;  1 drivers
v000001a7a8235830_0 .net *"_ivl_51", 3 0, L_000001a7a8230790;  1 drivers
v000001a7a8235330_0 .net *"_ivl_55", 0 0, L_000001a7a822fed0;  1 drivers
v000001a7a8235790_0 .net *"_ivl_57", 0 0, L_000001a7a822fa70;  1 drivers
v000001a7a8234f70_0 .net *"_ivl_65", 0 0, L_000001a7a8231050;  1 drivers
v000001a7a8234930_0 .net *"_ivl_67", 0 0, L_000001a7a8230510;  1 drivers
v000001a7a82341b0_0 .net *"_ivl_69", 0 0, L_000001a7a822f6b0;  1 drivers
v000001a7a82350b0_0 .net *"_ivl_7", 6 0, L_000001a7a8236b90;  1 drivers
v000001a7a8235970_0 .net *"_ivl_70", 0 0, L_000001a7a817d650;  1 drivers
v000001a7a82351f0_0 .net *"_ivl_73", 0 0, L_000001a7a82305b0;  1 drivers
v000001a7a82342f0_0 .net *"_ivl_74", 0 0, L_000001a7a817cbd0;  1 drivers
v000001a7a8235290_0 .net *"_ivl_77", 0 0, L_000001a7a8230150;  1 drivers
v000001a7a82349d0_0 .net *"_ivl_78", 0 0, L_000001a7a817d6c0;  1 drivers
L_000001a7a82371a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a7a8234a70_0 .net/2u *"_ivl_8", 0 0, L_000001a7a82371a0;  1 drivers
E_000001a7a819f940 .event anyedge, v000001a7a82329f0_0;
L_000001a7a8236af0 .part o000001a7a81b1e48, 7, 1;
L_000001a7a8236b90 .part o000001a7a81b1e18, 0, 7;
L_000001a7a8236c30 .concat [ 1 7 0 0], L_000001a7a82371a0, L_000001a7a8236b90;
L_000001a7a82300b0 .part v000001a7a82324f0_0, 0, 1;
L_000001a7a822fc50 .part o000001a7a81b1e18, 1, 7;
L_000001a7a8230dd0 .concat [ 7 1 0 0], L_000001a7a822fc50, L_000001a7a82300b0;
L_000001a7a822f4d0 .part o000001a7a81b1e48, 7, 1;
L_000001a7a822f9d0 .part v000001a7a8236550_0, 0, 1;
L_000001a7a822fbb0 .concat [ 1 1 0 0], L_000001a7a822f9d0, L_000001a7a822f4d0;
L_000001a7a8230ab0 .part v000001a7a8232b30_0, 0, 6;
L_000001a7a822fe30 .concat [ 2 6 0 0], L_000001a7a82371e8, L_000001a7a8230ab0;
L_000001a7a822f2f0 .part v000001a7a82324f0_0, 1, 2;
L_000001a7a8230f10 .part v000001a7a8232b30_0, 2, 6;
L_000001a7a822f570 .concat [ 6 2 0 0], L_000001a7a8230f10, L_000001a7a822f2f0;
L_000001a7a8230830 .part o000001a7a81b1e48, 7, 1;
L_000001a7a8231690 .part v000001a7a8236550_0, 1, 1;
L_000001a7a822f430 .concat [ 1 1 0 0], L_000001a7a8231690, L_000001a7a8230830;
L_000001a7a8231870 .part v000001a7a8234070_0, 0, 4;
L_000001a7a822f610 .concat [ 4 4 0 0], L_000001a7a8237230, L_000001a7a8231870;
L_000001a7a8230010 .part v000001a7a82324f0_0, 3, 4;
L_000001a7a8230790 .part v000001a7a8234070_0, 4, 4;
L_000001a7a8230970 .concat [ 4 4 0 0], L_000001a7a8230790, L_000001a7a8230010;
L_000001a7a822fed0 .part o000001a7a81b1e48, 7, 1;
L_000001a7a822fa70 .part v000001a7a8236550_0, 2, 1;
L_000001a7a8230e70 .concat [ 1 1 0 0], L_000001a7a822fa70, L_000001a7a822fed0;
L_000001a7a8231050 .part o000001a7a81b1e48, 7, 1;
L_000001a7a8230510 .part v000001a7a8236550_0, 6, 1;
L_000001a7a822f6b0 .part v000001a7a8236550_0, 5, 1;
L_000001a7a82305b0 .part v000001a7a8236550_0, 4, 1;
L_000001a7a8230150 .part v000001a7a8236550_0, 3, 1;
L_000001a7a822f7f0 .concat [ 1 1 0 0], L_000001a7a817d6c0, L_000001a7a8231050;
L_000001a7a8231370 .part v000001a7a8235dd0_0, 1, 1;
S_000001a7a822da50 .scope module, "Final" "mux" 10 38, 11 10 0, S_000001a7a822dbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v000001a7a8232090_0 .net "IN1", 7 0, v000001a7a8236050_0;  alias, 1 drivers
v000001a7a8232ef0_0 .net "IN2", 7 0, v000001a7a8235f10_0;  alias, 1 drivers
v000001a7a82329f0_0 .var "OUT", 7 0;
v000001a7a8233a30_0 .net "SELECT", 0 0, L_000001a7a8231370;  1 drivers
E_000001a7a819fc00 .event anyedge, v000001a7a8233a30_0, v000001a7a8232ef0_0, v000001a7a8232090_0;
S_000001a7a822e9f0 .scope module, "MSBMux" "mux4" 10 33, 12 10 0, S_000001a7a822dbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 8 "IN3";
    .port_info 3 /INPUT 8 "IN4";
    .port_info 4 /INPUT 2 "SELECT";
    .port_info 5 /OUTPUT 8 "OUT";
L_000001a7a8237110 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001a7a8233210_0 .net "IN1", 7 0, L_000001a7a8237110;  1 drivers
L_000001a7a8237158 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001a7a8232130_0 .net "IN2", 7 0, L_000001a7a8237158;  1 drivers
v000001a7a82323b0_0 .net "IN3", 7 0, o000001a7a81b1e18;  alias, 0 drivers
v000001a7a8233c10_0 .net "IN4", 7 0, o000001a7a81b1e18;  alias, 0 drivers
v000001a7a82324f0_0 .var "OUT", 7 0;
v000001a7a8233490_0 .net "SELECT", 1 0, v000001a7a8235dd0_0;  alias, 1 drivers
E_000001a7a819f380 .event anyedge, v000001a7a8233490_0, v000001a7a817f720_0, v000001a7a8232130_0, v000001a7a8233210_0;
S_000001a7a822d410 .scope module, "Mux_1" "mux4" 10 34, 12 10 0, S_000001a7a822dbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 8 "IN3";
    .port_info 3 /INPUT 8 "IN4";
    .port_info 4 /INPUT 2 "SELECT";
    .port_info 5 /OUTPUT 8 "OUT";
v000001a7a8233cb0_0 .net "IN1", 7 0, o000001a7a81b1e18;  alias, 0 drivers
v000001a7a82328b0_0 .net "IN2", 7 0, L_000001a7a8236c30;  1 drivers
v000001a7a8233530_0 .net "IN3", 7 0, o000001a7a81b1e18;  alias, 0 drivers
v000001a7a8232810_0 .net "IN4", 7 0, L_000001a7a8230dd0;  1 drivers
v000001a7a8232b30_0 .var "OUT", 7 0;
v000001a7a8233670_0 .net "SELECT", 1 0, L_000001a7a822fbb0;  1 drivers
E_000001a7a819f440 .event anyedge, v000001a7a8233670_0, v000001a7a8232810_0, v000001a7a817f720_0, v000001a7a82328b0_0;
S_000001a7a822ed10 .scope module, "Mux_2" "mux4" 10 35, 12 10 0, S_000001a7a822dbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 8 "IN3";
    .port_info 3 /INPUT 8 "IN4";
    .port_info 4 /INPUT 2 "SELECT";
    .port_info 5 /OUTPUT 8 "OUT";
v000001a7a8232bd0_0 .net "IN1", 7 0, v000001a7a8232b30_0;  alias, 1 drivers
v000001a7a8233d50_0 .net "IN2", 7 0, L_000001a7a822fe30;  1 drivers
v000001a7a8233f30_0 .net "IN3", 7 0, v000001a7a8232b30_0;  alias, 1 drivers
v000001a7a8233fd0_0 .net "IN4", 7 0, L_000001a7a822f570;  1 drivers
v000001a7a8234070_0 .var "OUT", 7 0;
v000001a7a8235e70_0 .net "SELECT", 1 0, L_000001a7a822f430;  1 drivers
E_000001a7a819ed40 .event anyedge, v000001a7a8235e70_0, v000001a7a8233fd0_0, v000001a7a8232b30_0, v000001a7a8233d50_0;
S_000001a7a822d8c0 .scope module, "Mux_3" "mux4" 10 36, 12 10 0, S_000001a7a822dbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 8 "IN3";
    .port_info 3 /INPUT 8 "IN4";
    .port_info 4 /INPUT 2 "SELECT";
    .port_info 5 /OUTPUT 8 "OUT";
v000001a7a82358d0_0 .net "IN1", 7 0, v000001a7a8234070_0;  alias, 1 drivers
v000001a7a8235470_0 .net "IN2", 7 0, L_000001a7a822f610;  1 drivers
v000001a7a8234c50_0 .net "IN3", 7 0, v000001a7a8234070_0;  alias, 1 drivers
v000001a7a8236370_0 .net "IN4", 7 0, L_000001a7a8230970;  1 drivers
v000001a7a8235f10_0 .var "OUT", 7 0;
v000001a7a8235fb0_0 .net "SELECT", 1 0, L_000001a7a8230e70;  1 drivers
E_000001a7a819f340 .event anyedge, v000001a7a8235fb0_0, v000001a7a8236370_0, v000001a7a8234070_0, v000001a7a8235470_0;
S_000001a7a822e860 .scope module, "Mux_4" "mux4" 10 37, 12 10 0, S_000001a7a822dbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 8 "IN3";
    .port_info 3 /INPUT 8 "IN4";
    .port_info 4 /INPUT 2 "SELECT";
    .port_info 5 /OUTPUT 8 "OUT";
v000001a7a8236410_0 .net "IN1", 7 0, v000001a7a8235f10_0;  alias, 1 drivers
L_000001a7a8237278 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001a7a8234570_0 .net "IN2", 7 0, L_000001a7a8237278;  1 drivers
v000001a7a8234250_0 .net "IN3", 7 0, v000001a7a8235f10_0;  alias, 1 drivers
L_000001a7a82372c0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001a7a8235ab0_0 .net "IN4", 7 0, L_000001a7a82372c0;  1 drivers
v000001a7a8236050_0 .var "OUT", 7 0;
v000001a7a8235510_0 .net "SELECT", 1 0, L_000001a7a822f7f0;  1 drivers
E_000001a7a819ef00 .event anyedge, v000001a7a8235510_0, v000001a7a8235ab0_0, v000001a7a8232ef0_0, v000001a7a8234570_0;
S_000001a7a822d730 .scope module, "ShiftAmount" "mux" 10 32, 11 10 0, S_000001a7a822dbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v000001a7a8235150_0 .net "IN1", 7 0, o000001a7a81b1e48;  alias, 0 drivers
v000001a7a82355b0_0 .net "IN2", 7 0, L_000001a7a8236a50;  alias, 1 drivers
v000001a7a8236550_0 .var "OUT", 7 0;
v000001a7a82360f0_0 .net "SELECT", 0 0, L_000001a7a8236af0;  1 drivers
E_000001a7a819fa80 .event anyedge, v000001a7a82360f0_0, v000001a7a82355b0_0, v000001a7a817f040_0;
S_000001a7a822d5a0 .scope module, "complementUnit" "complement" 10 31, 13 12 0, S_000001a7a822dbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000001a7a817c850 .functor NOT 8, o000001a7a81b1e48, C4<00000000>, C4<00000000>, C4<00000000>;
v000001a7a8235650_0 .net "DATA2", 7 0, o000001a7a81b1e48;  alias, 0 drivers
v000001a7a8234430_0 .net "RESULT", 7 0, L_000001a7a8236a50;  alias, 1 drivers
v000001a7a82356f0_0 .net *"_ivl_0", 7 0, L_000001a7a817c850;  1 drivers
L_000001a7a82370c8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001a7a82367d0_0 .net/2u *"_ivl_2", 7 0, L_000001a7a82370c8;  1 drivers
L_000001a7a8236a50 .delay 8 (1,1,1) L_000001a7a8236a50/d;
L_000001a7a8236a50/d .arith/sum 8, L_000001a7a817c850, L_000001a7a82370c8;
    .scope S_000001a7a822d730;
T_0 ;
    %wait E_000001a7a819fa80;
    %load/vec4 v000001a7a82360f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000001a7a8235150_0;
    %store/vec4 v000001a7a8236550_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a7a82360f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000001a7a82355b0_0;
    %store/vec4 v000001a7a8236550_0, 0, 8;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001a7a822e9f0;
T_1 ;
    %wait E_000001a7a819f380;
    %load/vec4 v000001a7a8233490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001a7a8233210_0;
    %store/vec4 v000001a7a82324f0_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a7a8233490_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000001a7a8232130_0;
    %store/vec4 v000001a7a82324f0_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001a7a8233490_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v000001a7a82323b0_0;
    %store/vec4 v000001a7a82324f0_0, 0, 8;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001a7a8233490_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v000001a7a8233c10_0;
    %store/vec4 v000001a7a82324f0_0, 0, 8;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001a7a822d410;
T_2 ;
    %wait E_000001a7a819f440;
    %load/vec4 v000001a7a8233670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001a7a8233cb0_0;
    %store/vec4 v000001a7a8232b30_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001a7a8233670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v000001a7a82328b0_0;
    %store/vec4 v000001a7a8232b30_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001a7a8233670_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v000001a7a8233530_0;
    %store/vec4 v000001a7a8232b30_0, 0, 8;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001a7a8233670_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v000001a7a8232810_0;
    %store/vec4 v000001a7a8232b30_0, 0, 8;
T_2.6 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001a7a822ed10;
T_3 ;
    %wait E_000001a7a819ed40;
    %load/vec4 v000001a7a8235e70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000001a7a8232bd0_0;
    %store/vec4 v000001a7a8234070_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001a7a8235e70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000001a7a8233d50_0;
    %store/vec4 v000001a7a8234070_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001a7a8235e70_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v000001a7a8233f30_0;
    %store/vec4 v000001a7a8234070_0, 0, 8;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001a7a8235e70_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v000001a7a8233fd0_0;
    %store/vec4 v000001a7a8234070_0, 0, 8;
T_3.6 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001a7a822d8c0;
T_4 ;
    %wait E_000001a7a819f340;
    %load/vec4 v000001a7a8235fb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001a7a82358d0_0;
    %store/vec4 v000001a7a8235f10_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a7a8235fb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000001a7a8235470_0;
    %store/vec4 v000001a7a8235f10_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001a7a8235fb0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v000001a7a8234c50_0;
    %store/vec4 v000001a7a8235f10_0, 0, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001a7a8235fb0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v000001a7a8236370_0;
    %store/vec4 v000001a7a8235f10_0, 0, 8;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001a7a822e860;
T_5 ;
    %wait E_000001a7a819ef00;
    %load/vec4 v000001a7a8235510_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000001a7a8236410_0;
    %store/vec4 v000001a7a8236050_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001a7a8235510_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v000001a7a8234570_0;
    %store/vec4 v000001a7a8236050_0, 0, 8;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001a7a8235510_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v000001a7a8234250_0;
    %store/vec4 v000001a7a8236050_0, 0, 8;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000001a7a8235510_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v000001a7a8235ab0_0;
    %store/vec4 v000001a7a8236050_0, 0, 8;
T_5.6 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001a7a822da50;
T_6 ;
    %wait E_000001a7a819fc00;
    %load/vec4 v000001a7a8233a30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000001a7a8232090_0;
    %store/vec4 v000001a7a82329f0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001a7a8233a30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v000001a7a8232ef0_0;
    %store/vec4 v000001a7a82329f0_0, 0, 8;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001a7a822dbe0;
T_7 ;
    %wait E_000001a7a819f940;
    %delay 2, 0;
    %load/vec4 v000001a7a82346b0_0;
    %store/vec4 v000001a7a82344d0_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001a7a8035e50;
T_8 ;
    %wait E_000001a7a819efc0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 5, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 4, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 1, 2;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a7a8232d10_0, 0, 8;
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 5, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 4, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 1, 2;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a7a8232310_0, 0, 8;
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 5, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 4, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 1, 2;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a7a8232a90_0, 0, 8;
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 3, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 5, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 4, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 3, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 3, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 3, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 1, 2;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 3, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 3, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a7a82319b0_0, 0, 8;
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 4, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 5, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 4, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 4, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 4, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 4, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 1, 2;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 4, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 4, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a7a8232950_0, 0, 8;
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 5, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 5, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 4, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 5, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 5, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 5, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 1, 2;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 5, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 5, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a7a8231e10_0, 0, 8;
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 6, 4;
    %and;
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 6, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 5, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 4, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 6, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 6, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 6, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 1, 2;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 6, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 6, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a7a8232450_0, 0, 8;
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 7, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 5, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 4, 4;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 7, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 7, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 7, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 1, 2;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 7, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 7, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a7a82335d0_0, 0, 8;
    %load/vec4 v000001a7a8231b90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001a7a8233170_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a7a82333f0_0, 4, 1;
    %load/vec4 v000001a7a8233df0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a7a82333f0_0, 4, 1;
    %load/vec4 v000001a7a8231eb0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a7a82333f0_0, 4, 1;
    %load/vec4 v000001a7a82321d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a7a82333f0_0, 4, 1;
    %load/vec4 v000001a7a8232db0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a7a82333f0_0, 4, 1;
    %load/vec4 v000001a7a8233990_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a7a82333f0_0, 4, 1;
    %load/vec4 v000001a7a8231ff0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a7a82333f0_0, 4, 1;
    %load/vec4 v000001a7a8231f50_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a7a82333f0_0, 4, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001a7a803ed80;
T_9 ;
    %wait E_000001a7a819fd00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7a8236cd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a7a8235dd0_0, 0, 2;
    %load/vec4 v000001a7a8235c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v000001a7a8236e10_0;
    %store/vec4 v000001a7a8235bf0_0, 0, 8;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v000001a7a8236d70_0;
    %store/vec4 v000001a7a8235bf0_0, 0, 8;
    %load/vec4 v000001a7a8235bf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7a8236cd0_0, 0, 1;
T_9.9 ;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v000001a7a8236eb0_0;
    %store/vec4 v000001a7a8235bf0_0, 0, 8;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v000001a7a82369b0_0;
    %store/vec4 v000001a7a8235bf0_0, 0, 8;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v000001a7a8236f50_0;
    %store/vec4 v000001a7a8235bf0_0, 0, 8;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a7a8235dd0_0, 0, 2;
    %load/vec4 v000001a7a8236f50_0;
    %store/vec4 v000001a7a8235bf0_0, 0, 8;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a7a8235dd0_0, 0, 2;
    %load/vec4 v000001a7a8236f50_0;
    %store/vec4 v000001a7a8235bf0_0, 0, 8;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v000001a7a8236910_0;
    %store/vec4 v000001a7a8235bf0_0, 0, 8;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "alu.v";
    "./add.v";
    "./and.v";
    "./forward.v";
    "./mul.v";
    "./adder_8bit.v";
    "./fullAdder.v";
    "./or.v";
    "./shift.v";
    "./mux.v";
    "./mux4.v";
    "./complement.v";
