Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Sep 17 15:07:31 2024
| Host         : Lolo running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_methodology -file alu_fsm_top_methodology_drc_routed.rpt -pb alu_fsm_top_methodology_drc_routed.pb -rpx alu_fsm_top_methodology_drc_routed.rpx
| Design       : alu_fsm_top
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 35
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay  | 24         |
| TIMING-20 | Warning  | Non-clocked latch              | 10         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on buttons_in[0] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on buttons_in[1] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on buttons_in[2] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on buttons_in[3] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on switches_in[0] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on switches_in[1] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on switches_in[2] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on switches_in[3] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on switches_in[4] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on switches_in[5] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on switches_in[6] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on switches_in[7] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on an_out[0] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on an_out[1] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on an_out[2] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on an_out[3] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on sseg_out[0] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on sseg_out[1] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on sseg_out[2] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on sseg_out[3] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on sseg_out[4] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on sseg_out[5] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on sseg_out[6] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on sseg_out[7] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch alu_fsm_inst/error_out_reg cannot be properly analyzed as its control pin alu_fsm_inst/error_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch alu_fsm_inst/rd_addr_reg[0] cannot be properly analyzed as its control pin alu_fsm_inst/rd_addr_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch alu_fsm_inst/rd_addr_reg[1] cannot be properly analyzed as its control pin alu_fsm_inst/rd_addr_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch alu_fsm_inst/wr_addr_reg[0] cannot be properly analyzed as its control pin alu_fsm_inst/wr_addr_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch alu_fsm_inst/wr_addr_reg[1] cannot be properly analyzed as its control pin alu_fsm_inst/wr_addr_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch alu_fsm_inst/wr_data_reg[0] cannot be properly analyzed as its control pin alu_fsm_inst/wr_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch alu_fsm_inst/wr_data_reg[1] cannot be properly analyzed as its control pin alu_fsm_inst/wr_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch alu_fsm_inst/wr_data_reg[2] cannot be properly analyzed as its control pin alu_fsm_inst/wr_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch alu_fsm_inst/wr_data_reg[3] cannot be properly analyzed as its control pin alu_fsm_inst/wr_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch alu_fsm_inst/wr_data_reg[4] cannot be properly analyzed as its control pin alu_fsm_inst/wr_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 10 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


