Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Multi_CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Multi_CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Multi_CPU"
Output Format                      : NGC
Target Device                      : xc7k160t-2-ffg676

---- Source Options
Top Module Name                    : Multi_CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Anna\Desktop\Comp Org\Labs\Exp09\OExp09_IP2MCPU\M_datapath_IO.v" into library work
Parsing module <M_datapath>.
Analyzing Verilog file "C:\Users\Anna\Desktop\Comp Org\Labs\Exp09\OExp09_IP2MCPU\mulit_ctrl_IO.v" into library work
Parsing module <ctrl>.
Analyzing Verilog file "C:\Users\Anna\Desktop\Comp Org\Labs\Exp09\OExp09_IP2MCPU\Multi_CPU.vf" into library work
Parsing module <Multi_CPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Multi_CPU>.

Elaborating module <M_datapath>.
WARNING:HDLCompiler:1499 - "C:\Users\Anna\Desktop\Comp Org\Labs\Exp09\OExp09_IP2MCPU\M_datapath_IO.v" Line 21: Empty module <M_datapath> remains a black box.

Elaborating module <ctrl>.
WARNING:HDLCompiler:1499 - "C:\Users\Anna\Desktop\Comp Org\Labs\Exp09\OExp09_IP2MCPU\mulit_ctrl_IO.v" Line 21: Empty module <ctrl> remains a black box.

Elaborating module <INV>.

Elaborating module <AND2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Multi_CPU>.
    Related source file is "C:\Users\Anna\Desktop\Comp Org\Labs\Exp09\OExp09_IP2MCPU\Multi_CPU.vf".
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Multi_CPU> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <M_datapath.ngc>.
Reading core <ctrl.ngc>.
Loading core <M_datapath> for timing and area information for instance <U1_2>.
Loading core <ctrl> for timing and area information for instance <U11>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Multi_CPU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Multi_CPU, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <IR/Q_20> in Unit <U1_2> is equivalent to the following FF/Latch : <IR/Q_20_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_21> in Unit <U1_2> is equivalent to the following 3 FFs/Latches : <IR/Q_21_1> <IR/Q_21_2> <IR/Q_21_3> 
INFO:Xst:2260 - The FF/Latch <IR/Q_16> in Unit <U1_2> is equivalent to the following FF/Latch : <IR/Q_16_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_22> in Unit <U1_2> is equivalent to the following 3 FFs/Latches : <IR/Q_22_1> <IR/Q_22_2> <IR/Q_22_3> 
INFO:Xst:2260 - The FF/Latch <IR/Q_17> in Unit <U1_2> is equivalent to the following FF/Latch : <IR/Q_17_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_25> in Unit <U1_2> is equivalent to the following FF/Latch : <IR/Q_25_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_20> in Unit <U1_2> is equivalent to the following FF/Latch : <IR/Q_20_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_21> in Unit <U1_2> is equivalent to the following 3 FFs/Latches : <IR/Q_21_1> <IR/Q_21_2> <IR/Q_21_3> 
INFO:Xst:2260 - The FF/Latch <IR/Q_16> in Unit <U1_2> is equivalent to the following FF/Latch : <IR/Q_16_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_22> in Unit <U1_2> is equivalent to the following 3 FFs/Latches : <IR/Q_22_1> <IR/Q_22_2> <IR/Q_22_3> 
INFO:Xst:2260 - The FF/Latch <IR/Q_17> in Unit <U1_2> is equivalent to the following FF/Latch : <IR/Q_17_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_25> in Unit <U1_2> is equivalent to the following FF/Latch : <IR/Q_25_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Multi_CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2176
#      AND2                        : 3
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 1
#      LUT2                        : 4
#      LUT3                        : 1053
#      LUT4                        : 123
#      LUT5                        : 162
#      LUT6                        : 758
#      MUXCY                       : 32
#      MUXF7                       : 1
#      OR2                         : 1
#      XOR2                        : 1
#      XORCY                       : 33
# FlipFlops/Latches                : 1166
#      FD                          : 64
#      FDC                         : 28
#      FDCE                        : 1024
#      FDE                         : 43
#      FDP                         : 6
#      FDPE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 169
#      IBUF                        : 34
#      OBUF                        : 135

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1166  out of  202800     0%  
 Number of Slice LUTs:                 2104  out of  101400     2%  
    Number used as Logic:              2104  out of  101400     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3176
   Number with an unused Flip Flop:    2010  out of   3176    63%  
   Number with an unused LUT:          1072  out of   3176    33%  
   Number of fully used LUT-FF pairs:    94  out of   3176     2%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                         171
 Number of bonded IOBs:                 170  out of    400    42%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1166  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.251ns (Maximum Frequency: 121.196MHz)
   Minimum input arrival time before clock: 1.366ns
   Maximum output required time after clock: 2.268ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.251ns (frequency: 121.196MHz)
  Total number of paths / destination ports: 3710572 / 2159
-------------------------------------------------------------------------
Delay:               8.251ns (Levels of Logic = 41)
  Source:            U1_2/U2/register_31_224 (FF)
  Destination:       U1_2/PC/Q_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U1_2/U2/register_31_224 to U1_2/PC/Q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.236   0.625  U2/register_31_224 (U2/register_31<224>)
     LUT6:I0->O            1   0.043   0.522  U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_81 (U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_81)
     LUT6:I2->O            1   0.043   0.405  U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_3 (U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_3)
     LUT6:I4->O            4   0.043   0.422  MUX4/Mmux_o11 (XLXN_746<0>)
     LUT3:I1->O            1   0.043   0.000  U1/ADC_32/Madd_S_Madd_lut<0> (U1/ADC_32/Madd_S_Madd_lut<0>)
     MUXCY:S->O            1   0.238   0.000  U1/ADC_32/Madd_S_Madd_cy<0> (U1/ADC_32/Madd_S_Madd_cy<0>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<1> (U1/ADC_32/Madd_S_Madd_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<2> (U1/ADC_32/Madd_S_Madd_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<3> (U1/ADC_32/Madd_S_Madd_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<4> (U1/ADC_32/Madd_S_Madd_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<5> (U1/ADC_32/Madd_S_Madd_cy<5>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<6> (U1/ADC_32/Madd_S_Madd_cy<6>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<7> (U1/ADC_32/Madd_S_Madd_cy<7>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<8> (U1/ADC_32/Madd_S_Madd_cy<8>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<9> (U1/ADC_32/Madd_S_Madd_cy<9>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<10> (U1/ADC_32/Madd_S_Madd_cy<10>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<11> (U1/ADC_32/Madd_S_Madd_cy<11>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<12> (U1/ADC_32/Madd_S_Madd_cy<12>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<13> (U1/ADC_32/Madd_S_Madd_cy<13>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<14> (U1/ADC_32/Madd_S_Madd_cy<14>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<15> (U1/ADC_32/Madd_S_Madd_cy<15>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<16> (U1/ADC_32/Madd_S_Madd_cy<16>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<17> (U1/ADC_32/Madd_S_Madd_cy<17>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<18> (U1/ADC_32/Madd_S_Madd_cy<18>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<19> (U1/ADC_32/Madd_S_Madd_cy<19>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<20> (U1/ADC_32/Madd_S_Madd_cy<20>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<21> (U1/ADC_32/Madd_S_Madd_cy<21>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<22> (U1/ADC_32/Madd_S_Madd_cy<22>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<23> (U1/ADC_32/Madd_S_Madd_cy<23>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<24> (U1/ADC_32/Madd_S_Madd_cy<24>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<25> (U1/ADC_32/Madd_S_Madd_cy<25>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<26> (U1/ADC_32/Madd_S_Madd_cy<26>)
     MUXCY:CI->O           1   0.014   0.000  U1/ADC_32/Madd_S_Madd_cy<27> (U1/ADC_32/Madd_S_Madd_cy<27>)
     XORCY:CI->O           2   0.262   0.527  U1/ADC_32/Madd_S_Madd_xor<28> (U1/S<28>)
     LUT6:I2->O            1   0.043   0.350  U1/ALU_Zero/A[31]_GND_15_o_equal_1_o<31>4 (U1/ALU_Zero/A[31]_GND_15_o_equal_1_o<31>3)
     LUT6:I5->O            1   0.043   0.350  U1/ALU_Zero/A[31]_GND_15_o_equal_1_o<31>2_SW0_SW0_SW0 (N70)
     LUT6:I5->O            1   0.043   0.613  U1/ALU_Zero/A[31]_GND_15_o_equal_1_o<31>8 (zero)
     XOR2:I0->O            1   0.043   0.339  XLXI_4 (XLXN_911)
     INV:I->O              1   0.054   0.613  XLXI_7 (XLXN_887)
     AND2:I0->O            1   0.043   0.613  XLXI_5 (XLXN_905)
     OR2:I0->O             1   0.043   0.613  XLXI_11 (XLXN_910)
     AND2:I0->O           32   0.043   0.469  XLXI_6 (XLXN_929)
     FDCE:CE                   0.161          PC/Q_0
    ----------------------------------------
    Total                      8.251ns (1.789ns logic, 6.463ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1186 / 1185
-------------------------------------------------------------------------
Offset:              1.366ns (Levels of Logic = 3)
  Source:            MIO_ready (PAD)
  Destination:       U1_2/PC/Q_31 (FF)
  Destination Clock: clk rising

  Data Path: MIO_ready to U1_2/PC/Q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.000   0.693  MIO_ready_IBUF (MIO_ready_IBUF)
     begin scope: 'U1_2:MIO_ready'
     AND2:I1->O           32   0.043   0.469  XLXI_6 (XLXN_929)
     FDCE:CE                   0.161          PC/Q_0
    ----------------------------------------
    Total                      1.366ns (0.204ns logic, 1.162ns route)
                                       (14.9% logic, 85.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2019 / 134
-------------------------------------------------------------------------
Offset:              2.268ns (Levels of Logic = 5)
  Source:            U1_2/U2/register_31_767 (FF)
  Destination:       Data_out<31> (PAD)
  Source Clock:      clk rising

  Data Path: U1_2/U2/register_31_767 to Data_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.236   0.625  U2/register_31_767 (U2/register_31<767>)
     LUT6:I0->O            1   0.043   0.522  U2/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_974 (U2/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_974)
     LUT6:I2->O            1   0.043   0.405  U2/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_424 (U2/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_424)
     LUT4:I2->O            3   0.043   0.351  U2/Mmux_rdata_B251 (data_out<31>)
     end scope: 'U1_2:data_out<31>'
     OBUF:I->O                 0.000          Data_out_31_OBUF (Data_out<31>)
    ----------------------------------------
    Total                      2.268ns (0.365ns logic, 1.903ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.251|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.07 secs
 
--> 

Total memory usage is 4643636 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :   12 (   0 filtered)

