#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Dec 10 18:25:19 2018
# Process ID: 45508
# Current directory: /home/kristbp2/cs296-33fa18-secret
# Command line: vivado
# Log file: /home/kristbp2/cs296-33fa18-secret/vivado.log
# Journal file: /home/kristbp2/cs296-33fa18-secret/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/kristbp2/cs296-33fa18-secret/music_box.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/xilinx-2015/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5886.453 ; gain = 133.906 ; free physical = 11515 ; free virtual = 17653
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run length_mem_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 2
[Mon Dec 10 18:27:26 2018] Launched length_mem_synth_1, synth_1...
Run output will be captured here:
length_mem_synth_1: /home/kristbp2/cs296-33fa18-secret/music_box.runs/length_mem_synth_1/runme.log
synth_1: /home/kristbp2/cs296-33fa18-secret/music_box.runs/synth_1/runme.log
[Mon Dec 10 18:27:26 2018] Launched impl_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/impl_1/runme.log
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec 10 18:29:56 2018] Launched impl_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_module/pclk/clk_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/kristbp2/cs296-33fa18-secret/music_box.runs/impl_1/.Xil/Vivado-46126-siebl-0224-38.ews.illinois.edu/dcp_10/player_clock.edf:276]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'ndc/clk_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/kristbp2/cs296-33fa18-secret/music_box.runs/impl_1/.Xil/Vivado-46126-siebl-0224-38.ews.illinois.edu/dcp_9/note_decoder_clock.edf:276]
Parsing XDC File [/home/kristbp2/cs296-33fa18-secret/.Xil/Vivado-45508-siebl-0224-38.ews.illinois.edu/dcp/toplevel_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/note_decoder_clock/note_decoder_clock.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/note_decoder_clock/note_decoder_clock.xdc:56]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6592.500 ; gain = 444.445 ; free physical = 10934 ; free virtual = 17075
INFO: [Timing 38-2] Deriving generated clocks [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.xdc:56]
Finished Parsing XDC File [/home/kristbp2/cs296-33fa18-secret/.Xil/Vivado-45508-siebl-0224-38.ews.illinois.edu/dcp/toplevel_early.xdc]
Parsing XDC File [/home/kristbp2/cs296-33fa18-secret/.Xil/Vivado-45508-siebl-0224-38.ews.illinois.edu/dcp/toplevel.xdc]
Finished Parsing XDC File [/home/kristbp2/cs296-33fa18-secret/.Xil/Vivado-45508-siebl-0224-38.ews.illinois.edu/dcp/toplevel.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6593.500 ; gain = 1.000 ; free physical = 10934 ; free virtual = 17075
Restored from archive | CPU: 0.050000 secs | Memory: 1.239906 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6593.500 ; gain = 1.000 ; free physical = 10934 ; free virtual = 17075
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 6733.398 ; gain = 711.344 ; free physical = 10811 ; free virtual = 16952
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 18 2015-09:53:32
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737396A
set_property PROGRAM.FILE {/home/kristbp2/cs296-33fa18-secret/music_box.runs/impl_1/toplevel.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/kristbp2/cs296-33fa18-secret/music_box.runs/impl_1/toplevel.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
close_design
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/main_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/song1.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj main_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
WARNING: [VRFC 10-756] identifier addr5 is used before its declaration [/home/kristbp2/cs296-33fa18-secret/src/main.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/sim/main_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.register(width=1)
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.mux_control
Compiling module xil_defaultlib.mux2(width=15)
Compiling module xil_defaultlib.mux4(width=15)
Compiling module xil_defaultlib.mux8(width=15)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.player_clock_clk_wiz
Compiling module xil_defaultlib.player_clock
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.register(width=15)
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture main_mem_arch of entity xil_defaultlib.main_mem [main_mem_default]
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 18:42:44 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 6790.801 ; gain = 5.648 ; free physical = 10611 ; free virtual = 16757
run 10000 ns
run all
$finish called at time : 102030 ns : File "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" Line 26
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/main_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/song1.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj main_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
WARNING: [VRFC 10-756] identifier addr5 is used before its declaration [/home/kristbp2/cs296-33fa18-secret/src/main.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/sim/main_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.register(width=1)
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.mux_control
Compiling module xil_defaultlib.mux2(width=15)
Compiling module xil_defaultlib.mux4(width=15)
Compiling module xil_defaultlib.mux8(width=15)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.player_clock_clk_wiz
Compiling module xil_defaultlib.player_clock
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.register(width=15)
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture main_mem_arch of entity xil_defaultlib.main_mem [main_mem_default]
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 18:55:51 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 6802.949 ; gain = 0.000 ; free physical = 10604 ; free virtual = 16752
run 250 ns
run 250 ms
$finish called at time : 211020 ns : File "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" Line 26
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/main_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/song1.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj main_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
WARNING: [VRFC 10-756] identifier addr5 is used before its declaration [/home/kristbp2/cs296-33fa18-secret/src/main.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/sim/main_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.register(width=1)
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.mux_control
Compiling module xil_defaultlib.mux2(width=15)
Compiling module xil_defaultlib.mux4(width=15)
Compiling module xil_defaultlib.mux8(width=15)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.player_clock_clk_wiz
Compiling module xil_defaultlib.player_clock
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.register(width=15)
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture main_mem_arch of entity xil_defaultlib.main_mem [main_mem_default]
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 18:57:13 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 6809.945 ; gain = 0.000 ; free physical = 10592 ; free virtual = 16740
run all
$finish called at time : 211020 ns : File "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" Line 26
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/main_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/song1.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj main_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
WARNING: [VRFC 10-756] identifier addr5 is used before its declaration [/home/kristbp2/cs296-33fa18-secret/src/main.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/sim/main_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.register(width=1)
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.mux_control
Compiling module xil_defaultlib.mux2(width=15)
Compiling module xil_defaultlib.mux4(width=15)
Compiling module xil_defaultlib.mux8(width=15)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.player_clock_clk_wiz
Compiling module xil_defaultlib.player_clock
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.register(width=15)
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture main_mem_arch of entity xil_defaultlib.main_mem [main_mem_default]
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 18:58:43 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 6809.945 ; gain = 0.000 ; free physical = 10585 ; free virtual = 16733
run all
$finish called at time : 211020 ns : File "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" Line 26
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec 10 18:59:18 2018] Launched synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/synth_1/runme.log
[Mon Dec 10 18:59:18 2018] Launched impl_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 18 2015-09:53:32
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737396A
set_property PROGRAM.FILE {/home/kristbp2/cs296-33fa18-secret/music_box.runs/impl_1/toplevel.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/kristbp2/cs296-33fa18-secret/music_box.runs/impl_1/toplevel.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/main_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/song1.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj main_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
WARNING: [VRFC 10-756] identifier addr5 is used before its declaration [/home/kristbp2/cs296-33fa18-secret/src/main.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/sim/main_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.register(width=1)
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.mux_control
Compiling module xil_defaultlib.mux2(width=15)
Compiling module xil_defaultlib.mux4(width=15)
Compiling module xil_defaultlib.mux8(width=15)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.player_clock_clk_wiz
Compiling module xil_defaultlib.player_clock
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.register(width=15)
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture main_mem_arch of entity xil_defaultlib.main_mem [main_mem_default]
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 19:07:16 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6814.957 ; gain = 0.000 ; free physical = 10200 ; free virtual = 16348
run all
$finish called at time : 211020 ns : File "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" Line 26
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {32} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Use_RSTA_Pin {false}] [get_ips main_mem]
generate_target all [get_files  /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/main_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'main_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_mem'...
export_ip_user_files -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/main_mem.xci] -no_script -force -quiet
reset_run main_mem_synth_1
launch_run -jobs 2 main_mem_synth_1
[Mon Dec 10 19:08:50 2018] Launched main_mem_synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/main_mem_synth_1/runme.log
export_simulation -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/main_mem.xci] -directory /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts -force -quiet
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/main_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/song1.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj main_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
WARNING: [VRFC 10-756] identifier addr5 is used before its declaration [/home/kristbp2/cs296-33fa18-secret/src/main.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/sim/main_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port dina [/home/kristbp2/cs296-33fa18-secret/src/main.v:65]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/elaborate.log' file for more information.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 10 19:11:24 2018...
