/*
; stm32H747_CM7_otg2_hs_host.
; ===========================

; SPDX-License-Identifier: MIT

;------------------------------------------------------------------------
; Author:	Generated using the .svd description	The 2025-01-01
; Modifs:
;
; Project:	uKOS-X
; Goal:		stm32H747_CM7_otg2_hs_host equates.
;
;   (c) 2025-20xx, Edo. Franzi
;   --------------------------
;                                              __ ______  _____
;   Edo. Franzi                         __  __/ //_/ __ \/ ___/
;   5-Route de Cheseaux                / / / / ,< / / / /\__ \
;   CH 1400 Cheseaux-NorÃ©az           / /_/ / /| / /_/ /___/ /
;                                     \__,_/_/ |_\____//____/
;   edo.franzi@ukos.ch
;
;   Description: Lightweight, real-time multitasking operating
;   system for embedded microcontroller and DSP-based systems.
;
;   Permission is hereby granted, free of charge, to any person
;   obtaining a copy of this software and associated documentation
;   files (the "Software"), to deal in the Software without restriction,
;   including without limitation the rights to use, copy, modify,
;   merge, publish, distribute, sublicense, and/or sell copies of the
;   Software, and to permit persons to whom the Software is furnished
;   to do so, subject to the following conditions:
;
;   The above copyright notice and this permission notice shall be
;   included in all copies or substantial portions of the Software.
;
;   THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
;   EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
;   MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
;   NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
;   BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
;   ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
;   CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
;   SOFTWARE.
;
;------------------------------------------------------------------------
*/

#pragma	once

// OTG2_HS_HOST address definitions
// --------------------------------

typedef struct {
	volatile	uint32_t	OTG_HS_HCFG;
	volatile	uint32_t	OTG_HS_HFIR;
	volatile	uint32_t	OTG_HS_HFNUM;
	volatile	uint32_t	RESERVED0;
	volatile	uint32_t	OTG_HS_HPTXSTS;
	volatile	uint32_t	OTG_HS_HAINT;
	volatile	uint32_t	OTG_HS_HAINTMSK;
	volatile	uint32_t	RESERVED1[9];
	volatile	uint32_t	OTG_HS_HPRT;
	volatile	uint32_t	RESERVED2[47];
	volatile	uint32_t	OTG_HS_HCCHAR0;
	volatile	uint32_t	OTG_HS_HCSPLT0;
	volatile	uint32_t	OTG_HS_HCINT0;
	volatile	uint32_t	OTG_HS_HCINTMSK0;
	volatile	uint32_t	OTG_HS_HCTSIZ0;
	volatile	uint32_t	OTG_HS_HCDMA0;
	volatile	uint32_t	RESERVED3[2];
	volatile	uint32_t	OTG_HS_HCCHAR1;
	volatile	uint32_t	OTG_HS_HCSPLT1;
	volatile	uint32_t	OTG_HS_HCINT1;
	volatile	uint32_t	OTG_HS_HCINTMSK1;
	volatile	uint32_t	OTG_HS_HCTSIZ1;
	volatile	uint32_t	OTG_HS_HCDMA1;
	volatile	uint32_t	RESERVED4[2];
	volatile	uint32_t	OTG_HS_HCCHAR2;
	volatile	uint32_t	OTG_HS_HCSPLT2;
	volatile	uint32_t	OTG_HS_HCINT2;
	volatile	uint32_t	OTG_HS_HCINTMSK2;
	volatile	uint32_t	OTG_HS_HCTSIZ2;
	volatile	uint32_t	OTG_HS_HCDMA2;
	volatile	uint32_t	RESERVED5[2];
	volatile	uint32_t	OTG_HS_HCCHAR3;
	volatile	uint32_t	OTG_HS_HCSPLT3;
	volatile	uint32_t	OTG_HS_HCINT3;
	volatile	uint32_t	OTG_HS_HCINTMSK3;
	volatile	uint32_t	OTG_HS_HCTSIZ3;
	volatile	uint32_t	OTG_HS_HCDMA3;
	volatile	uint32_t	RESERVED6[2];
	volatile	uint32_t	OTG_HS_HCCHAR4;
	volatile	uint32_t	OTG_HS_HCSPLT4;
	volatile	uint32_t	OTG_HS_HCINT4;
	volatile	uint32_t	OTG_HS_HCINTMSK4;
	volatile	uint32_t	OTG_HS_HCTSIZ4;
	volatile	uint32_t	OTG_HS_HCDMA4;
	volatile	uint32_t	RESERVED7[2];
	volatile	uint32_t	OTG_HS_HCCHAR5;
	volatile	uint32_t	OTG_HS_HCSPLT5;
	volatile	uint32_t	OTG_HS_HCINT5;
	volatile	uint32_t	OTG_HS_HCINTMSK5;
	volatile	uint32_t	OTG_HS_HCTSIZ5;
	volatile	uint32_t	OTG_HS_HCDMA5;
	volatile	uint32_t	RESERVED8[2];
	volatile	uint32_t	OTG_HS_HCCHAR6;
	volatile	uint32_t	OTG_HS_HCSPLT6;
	volatile	uint32_t	OTG_HS_HCINT6;
	volatile	uint32_t	OTG_HS_HCINTMSK6;
	volatile	uint32_t	OTG_HS_HCTSIZ6;
	volatile	uint32_t	OTG_HS_HCDMA6;
	volatile	uint32_t	RESERVED9[2];
	volatile	uint32_t	OTG_HS_HCCHAR7;
	volatile	uint32_t	OTG_HS_HCSPLT7;
	volatile	uint32_t	OTG_HS_HCINT7;
	volatile	uint32_t	OTG_HS_HCINTMSK7;
	volatile	uint32_t	OTG_HS_HCTSIZ7;
	volatile	uint32_t	OTG_HS_HCDMA7;
	volatile	uint32_t	RESERVED10[2];
	volatile	uint32_t	OTG_HS_HCCHAR8;
	volatile	uint32_t	OTG_HS_HCSPLT8;
	volatile	uint32_t	OTG_HS_HCINT8;
	volatile	uint32_t	OTG_HS_HCINTMSK8;
	volatile	uint32_t	OTG_HS_HCTSIZ8;
	volatile	uint32_t	OTG_HS_HCDMA8;
	volatile	uint32_t	RESERVED11[2];
	volatile	uint32_t	OTG_HS_HCCHAR9;
	volatile	uint32_t	OTG_HS_HCSPLT9;
	volatile	uint32_t	OTG_HS_HCINT9;
	volatile	uint32_t	OTG_HS_HCINTMSK9;
	volatile	uint32_t	OTG_HS_HCTSIZ9;
	volatile	uint32_t	OTG_HS_HCDMA9;
	volatile	uint32_t	RESERVED12[2];
	volatile	uint32_t	OTG_HS_HCCHAR10;
	volatile	uint32_t	OTG_HS_HCSPLT10;
	volatile	uint32_t	OTG_HS_HCINT10;
	volatile	uint32_t	OTG_HS_HCINTMSK10;
	volatile	uint32_t	OTG_HS_HCTSIZ10;
	volatile	uint32_t	OTG_HS_HCDMA10;
	volatile	uint32_t	RESERVED13[2];
	volatile	uint32_t	OTG_HS_HCCHAR11;
	volatile	uint32_t	OTG_HS_HCSPLT11;
	volatile	uint32_t	OTG_HS_HCINT11;
	volatile	uint32_t	OTG_HS_HCINTMSK11;
	volatile	uint32_t	OTG_HS_HCTSIZ11;
	volatile	uint32_t	OTG_HS_HCDMA11;
	volatile	uint32_t	OTG_HS_HCCHAR12;
	volatile	uint32_t	OTG_HS_HCSPLT12;
	volatile	uint32_t	OTG_HS_HCINT12;
	volatile	uint32_t	OTG_HS_HCINTMSK12;
	volatile	uint32_t	OTG_HS_HCTSIZ12;
	volatile	uint32_t	OTG_HS_HCDMA12;
	volatile	uint32_t	OTG_HS_HCCHAR13;
	volatile	uint32_t	OTG_HS_HCSPLT13;
	volatile	uint32_t	OTG_HS_HCINT13;
	volatile	uint32_t	OTG_HS_HCINTMSK13;
	volatile	uint32_t	OTG_HS_HCTSIZ13;
	volatile	uint32_t	OTG_HS_HCDMA13;
	volatile	uint32_t	OTG_HS_HCCHAR14;
	volatile	uint32_t	OTG_HS_HCSPLT14;
	volatile	uint32_t	OTG_HS_HCINT14;
	volatile	uint32_t	OTG_HS_HCINTMSK14;
	volatile	uint32_t	OTG_HS_HCTSIZ14;
	volatile	uint32_t	OTG_HS_HCDMA14;
	volatile	uint32_t	OTG_HS_HCCHAR15;
	volatile	uint32_t	OTG_HS_HCSPLT15;
	volatile	uint32_t	OTG_HS_HCINT15;
	volatile	uint32_t	OTG_HS_HCINTMSK15;
	volatile	uint32_t	OTG_HS_HCTSIZ15;
	volatile	uint32_t	OTG_HS_HCDMA15;
} OTG2_HS_HOST_TypeDef;

#if (defined(__cplusplus))
#define	OTG2_HS_HOST	reinterpret_cast<OTG2_HS_HOST_TypeDef *>(0x40080400u)

#else
#define	OTG2_HS_HOST	((OTG2_HS_HOST_TypeDef *)0x40080400u)
#endif

// OTG_HS_HCFG Configuration

#define	OTG2_HS_HOST_OTG_HS_HCFG_FSLSS			(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCFG_FSLSPCS		(0x3u<<0)
#define	OTG2_HS_HOST_OTG_HS_HCFG_FSLSPCS_0		(0x1u<<0)

// OTG_HS_HFIR Configuration

#define	OTG2_HS_HOST_OTG_HS_HFIR_FRIVL			(0xFFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HFIR_FRIVL_0		(0x1u<<0)

// OTG_HS_HFNUM Configuration

#define	OTG2_HS_HOST_OTG_HS_HFNUM_FTREM			(0xFFFFu<<16)
#define	OTG2_HS_HOST_OTG_HS_HFNUM_FTREM_0		(0x1u<<16)
#define	OTG2_HS_HOST_OTG_HS_HFNUM_FRNUM			(0xFFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HFNUM_FRNUM_0		(0x1u<<0)

// OTG_HS_HPTXSTS Configuration

#define	OTG2_HS_HOST_OTG_HS_HPTXSTS_PTXQTOP		(0xFFu<<24)
#define	OTG2_HS_HOST_OTG_HS_HPTXSTS_PTXQTOP_0	(0x1u<<24)
#define	OTG2_HS_HOST_OTG_HS_HPTXSTS_PTXQSAV		(0xFFu<<16)
#define	OTG2_HS_HOST_OTG_HS_HPTXSTS_PTXQSAV_0	(0x1u<<16)
#define	OTG2_HS_HOST_OTG_HS_HPTXSTS_PTXFSAVL	(0xFFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HPTXSTS_PTXFSAVL_0	(0x1u<<0)

// OTG_HS_HAINT Configuration

#define	OTG2_HS_HOST_OTG_HS_HAINT_HAINT			(0xFFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HAINT_HAINT_0		(0x1u<<0)

// OTG_HS_HAINTMSK Configuration

#define	OTG2_HS_HOST_OTG_HS_HAINTMSK_HAINTM		(0xFFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HAINTMSK_HAINTM_0	(0x1u<<0)

// OTG_HS_HPRT Configuration

#define	OTG2_HS_HOST_OTG_HS_HPRT_PSPD			(0x3u<<17)
#define	OTG2_HS_HOST_OTG_HS_HPRT_PSPD_0			(0x1u<<17)
#define	OTG2_HS_HOST_OTG_HS_HPRT_PTCTL			(0xFu<<13)
#define	OTG2_HS_HOST_OTG_HS_HPRT_PTCTL_0		(0x1u<<13)
#define	OTG2_HS_HOST_OTG_HS_HPRT_PPWR			(0x1u<<12)
#define	OTG2_HS_HOST_OTG_HS_HPRT_PLSTS			(0x3u<<10)
#define	OTG2_HS_HOST_OTG_HS_HPRT_PLSTS_0		(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HPRT_PRST			(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HPRT_PSUSP			(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HPRT_PRES			(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HPRT_POCCHNG		(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HPRT_POCA			(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HPRT_PENCHNG		(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HPRT_PENA			(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HPRT_PCDET			(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HPRT_PCSTS			(0x1u<<0)

// OTG_HS_HCCHAR0 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCCHAR0_CHENA		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR0_CHDIS		(0x1u<<30)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR0_ODDFRM		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR0_DAD			(0x7Fu<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR0_DAD_0		(0x1u<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR0_MC			(0x3u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR0_MC_0		(0x1u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR0_EPTYP		(0x3u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR0_EPTYP_0		(0x1u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR0_LSDEV		(0x1u<<17)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR0_EPDIR		(0x1u<<15)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR0_EPNUM		(0xFu<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR0_EPNUM_0		(0x1u<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR0_MPSIZ		(0x7FFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR0_MPSIZ_0		(0x1u<<0)

// OTG_HS_HCSPLT0 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCSPLT0_SPLITEN		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT0_COMPLSPLT	(0x1u<<16)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT0_XACTPOS		(0x3u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT0_XACTPOS_0	(0x1u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT0_HUBADDR		(0x7Fu<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT0_HUBADDR_0	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT0_PRTADDR		(0x7Fu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT0_PRTADDR_0	(0x1u<<0)

// OTG_HS_HCINT0 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINT0_DTERR		(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINT0_FRMOR		(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINT0_BBERR		(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINT0_TXERR		(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINT0_NYET			(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINT0_ACK			(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINT0_NAK			(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINT0_STALL		(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINT0_AHBERR		(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINT0_CHH			(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINT0_XFRC			(0x1u<<0)

// OTG_HS_HCINTMSK0 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINTMSK0_DTERRM	(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK0_FRMORM	(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK0_BBERRM	(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK0_TXERRM	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK0_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK0_ACKM		(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK0_NAKM		(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK0_STALLM	(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK0_AHBERR	(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK0_CHHM		(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK0_XFRCM		(0x1u<<0)

// OTG_HS_HCTSIZ0 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCTSIZ0_DPID		(0x3u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ0_DPID_0		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ0_PKTCNT		(0x3FFu<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ0_PKTCNT_0	(0x1u<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ0_XFRSIZ		(0x7FFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ0_XFRSIZ_0	(0x1u<<0)

// OTG_HS_HCDMA0 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCDMA0_DMAADDR		(0xFFFFFFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCDMA0_DMAADDR_0	(0x1u<<0)

// OTG_HS_HCCHAR1 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCCHAR1_CHENA		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR1_CHDIS		(0x1u<<30)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR1_ODDFRM		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR1_DAD			(0x7Fu<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR1_DAD_0		(0x1u<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR1_MC			(0x3u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR1_MC_0		(0x1u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR1_EPTYP		(0x3u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR1_EPTYP_0		(0x1u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR1_LSDEV		(0x1u<<17)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR1_EPDIR		(0x1u<<15)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR1_EPNUM		(0xFu<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR1_EPNUM_0		(0x1u<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR1_MPSIZ		(0x7FFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR1_MPSIZ_0		(0x1u<<0)

// OTG_HS_HCSPLT1 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCSPLT1_SPLITEN		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT1_COMPLSPLT	(0x1u<<16)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT1_XACTPOS		(0x3u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT1_XACTPOS_0	(0x1u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT1_HUBADDR		(0x7Fu<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT1_HUBADDR_0	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT1_PRTADDR		(0x7Fu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT1_PRTADDR_0	(0x1u<<0)

// OTG_HS_HCINT1 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINT1_DTERR		(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINT1_FRMOR		(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINT1_BBERR		(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINT1_TXERR		(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINT1_NYET			(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINT1_ACK			(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINT1_NAK			(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINT1_STALL		(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINT1_AHBERR		(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINT1_CHH			(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINT1_XFRC			(0x1u<<0)

// OTG_HS_HCINTMSK1 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINTMSK1_DTERRM	(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK1_FRMORM	(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK1_BBERRM	(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK1_TXERRM	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK1_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK1_ACKM		(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK1_NAKM		(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK1_STALLM	(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK1_AHBERR	(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK1_CHHM		(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK1_XFRCM		(0x1u<<0)

// OTG_HS_HCTSIZ1 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCTSIZ1_DPID		(0x3u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ1_DPID_0		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ1_PKTCNT		(0x3FFu<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ1_PKTCNT_0	(0x1u<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ1_XFRSIZ		(0x7FFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ1_XFRSIZ_0	(0x1u<<0)

// OTG_HS_HCDMA1 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCDMA1_DMAADDR		(0xFFFFFFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCDMA1_DMAADDR_0	(0x1u<<0)

// OTG_HS_HCCHAR2 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCCHAR2_CHENA		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR2_CHDIS		(0x1u<<30)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR2_ODDFRM		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR2_DAD			(0x7Fu<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR2_DAD_0		(0x1u<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR2_MC			(0x3u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR2_MC_0		(0x1u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR2_EPTYP		(0x3u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR2_EPTYP_0		(0x1u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR2_LSDEV		(0x1u<<17)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR2_EPDIR		(0x1u<<15)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR2_EPNUM		(0xFu<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR2_EPNUM_0		(0x1u<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR2_MPSIZ		(0x7FFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR2_MPSIZ_0		(0x1u<<0)

// OTG_HS_HCSPLT2 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCSPLT2_SPLITEN		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT2_COMPLSPLT	(0x1u<<16)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT2_XACTPOS		(0x3u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT2_XACTPOS_0	(0x1u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT2_HUBADDR		(0x7Fu<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT2_HUBADDR_0	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT2_PRTADDR		(0x7Fu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT2_PRTADDR_0	(0x1u<<0)

// OTG_HS_HCINT2 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINT2_DTERR		(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINT2_FRMOR		(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINT2_BBERR		(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINT2_TXERR		(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINT2_NYET			(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINT2_ACK			(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINT2_NAK			(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINT2_STALL		(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINT2_AHBERR		(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINT2_CHH			(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINT2_XFRC			(0x1u<<0)

// OTG_HS_HCINTMSK2 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINTMSK2_DTERRM	(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK2_FRMORM	(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK2_BBERRM	(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK2_TXERRM	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK2_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK2_ACKM		(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK2_NAKM		(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK2_STALLM	(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK2_AHBERR	(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK2_CHHM		(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK2_XFRCM		(0x1u<<0)

// OTG_HS_HCTSIZ2 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCTSIZ2_DPID		(0x3u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ2_DPID_0		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ2_PKTCNT		(0x3FFu<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ2_PKTCNT_0	(0x1u<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ2_XFRSIZ		(0x7FFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ2_XFRSIZ_0	(0x1u<<0)

// OTG_HS_HCDMA2 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCDMA2_DMAADDR		(0xFFFFFFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCDMA2_DMAADDR_0	(0x1u<<0)

// OTG_HS_HCCHAR3 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCCHAR3_CHENA		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR3_CHDIS		(0x1u<<30)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR3_ODDFRM		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR3_DAD			(0x7Fu<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR3_DAD_0		(0x1u<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR3_MC			(0x3u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR3_MC_0		(0x1u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR3_EPTYP		(0x3u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR3_EPTYP_0		(0x1u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR3_LSDEV		(0x1u<<17)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR3_EPDIR		(0x1u<<15)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR3_EPNUM		(0xFu<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR3_EPNUM_0		(0x1u<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR3_MPSIZ		(0x7FFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR3_MPSIZ_0		(0x1u<<0)

// OTG_HS_HCSPLT3 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCSPLT3_SPLITEN		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT3_COMPLSPLT	(0x1u<<16)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT3_XACTPOS		(0x3u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT3_XACTPOS_0	(0x1u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT3_HUBADDR		(0x7Fu<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT3_HUBADDR_0	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT3_PRTADDR		(0x7Fu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT3_PRTADDR_0	(0x1u<<0)

// OTG_HS_HCINT3 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINT3_DTERR		(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINT3_FRMOR		(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINT3_BBERR		(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINT3_TXERR		(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINT3_NYET			(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINT3_ACK			(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINT3_NAK			(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINT3_STALL		(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINT3_AHBERR		(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINT3_CHH			(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINT3_XFRC			(0x1u<<0)

// OTG_HS_HCINTMSK3 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINTMSK3_DTERRM	(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK3_FRMORM	(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK3_BBERRM	(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK3_TXERRM	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK3_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK3_ACKM		(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK3_NAKM		(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK3_STALLM	(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK3_AHBERR	(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK3_CHHM		(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK3_XFRCM		(0x1u<<0)

// OTG_HS_HCTSIZ3 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCTSIZ3_DPID		(0x3u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ3_DPID_0		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ3_PKTCNT		(0x3FFu<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ3_PKTCNT_0	(0x1u<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ3_XFRSIZ		(0x7FFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ3_XFRSIZ_0	(0x1u<<0)

// OTG_HS_HCDMA3 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCDMA3_DMAADDR		(0xFFFFFFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCDMA3_DMAADDR_0	(0x1u<<0)

// OTG_HS_HCCHAR4 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCCHAR4_CHENA		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR4_CHDIS		(0x1u<<30)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR4_ODDFRM		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR4_DAD			(0x7Fu<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR4_DAD_0		(0x1u<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR4_MC			(0x3u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR4_MC_0		(0x1u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR4_EPTYP		(0x3u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR4_EPTYP_0		(0x1u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR4_LSDEV		(0x1u<<17)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR4_EPDIR		(0x1u<<15)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR4_EPNUM		(0xFu<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR4_EPNUM_0		(0x1u<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR4_MPSIZ		(0x7FFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR4_MPSIZ_0		(0x1u<<0)

// OTG_HS_HCSPLT4 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCSPLT4_SPLITEN		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT4_COMPLSPLT	(0x1u<<16)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT4_XACTPOS		(0x3u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT4_XACTPOS_0	(0x1u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT4_HUBADDR		(0x7Fu<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT4_HUBADDR_0	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT4_PRTADDR		(0x7Fu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT4_PRTADDR_0	(0x1u<<0)

// OTG_HS_HCINT4 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINT4_DTERR		(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINT4_FRMOR		(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINT4_BBERR		(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINT4_TXERR		(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINT4_NYET			(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINT4_ACK			(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINT4_NAK			(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINT4_STALL		(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINT4_AHBERR		(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINT4_CHH			(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINT4_XFRC			(0x1u<<0)

// OTG_HS_HCINTMSK4 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINTMSK4_DTERRM	(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK4_FRMORM	(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK4_BBERRM	(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK4_TXERRM	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK4_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK4_ACKM		(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK4_NAKM		(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK4_STALLM	(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK4_AHBERR	(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK4_CHHM		(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK4_XFRCM		(0x1u<<0)

// OTG_HS_HCTSIZ4 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCTSIZ4_DPID		(0x3u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ4_DPID_0		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ4_PKTCNT		(0x3FFu<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ4_PKTCNT_0	(0x1u<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ4_XFRSIZ		(0x7FFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ4_XFRSIZ_0	(0x1u<<0)

// OTG_HS_HCDMA4 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCDMA4_DMAADDR		(0xFFFFFFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCDMA4_DMAADDR_0	(0x1u<<0)

// OTG_HS_HCCHAR5 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCCHAR5_CHENA		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR5_CHDIS		(0x1u<<30)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR5_ODDFRM		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR5_DAD			(0x7Fu<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR5_DAD_0		(0x1u<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR5_MC			(0x3u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR5_MC_0		(0x1u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR5_EPTYP		(0x3u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR5_EPTYP_0		(0x1u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR5_LSDEV		(0x1u<<17)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR5_EPDIR		(0x1u<<15)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR5_EPNUM		(0xFu<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR5_EPNUM_0		(0x1u<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR5_MPSIZ		(0x7FFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR5_MPSIZ_0		(0x1u<<0)

// OTG_HS_HCSPLT5 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCSPLT5_SPLITEN		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT5_COMPLSPLT	(0x1u<<16)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT5_XACTPOS		(0x3u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT5_XACTPOS_0	(0x1u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT5_HUBADDR		(0x7Fu<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT5_HUBADDR_0	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT5_PRTADDR		(0x7Fu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT5_PRTADDR_0	(0x1u<<0)

// OTG_HS_HCINT5 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINT5_DTERR		(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINT5_FRMOR		(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINT5_BBERR		(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINT5_TXERR		(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINT5_NYET			(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINT5_ACK			(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINT5_NAK			(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINT5_STALL		(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINT5_AHBERR		(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINT5_CHH			(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINT5_XFRC			(0x1u<<0)

// OTG_HS_HCINTMSK5 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINTMSK5_DTERRM	(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK5_FRMORM	(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK5_BBERRM	(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK5_TXERRM	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK5_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK5_ACKM		(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK5_NAKM		(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK5_STALLM	(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK5_AHBERR	(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK5_CHHM		(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK5_XFRCM		(0x1u<<0)

// OTG_HS_HCTSIZ5 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCTSIZ5_DPID		(0x3u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ5_DPID_0		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ5_PKTCNT		(0x3FFu<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ5_PKTCNT_0	(0x1u<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ5_XFRSIZ		(0x7FFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ5_XFRSIZ_0	(0x1u<<0)

// OTG_HS_HCDMA5 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCDMA5_DMAADDR		(0xFFFFFFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCDMA5_DMAADDR_0	(0x1u<<0)

// OTG_HS_HCCHAR6 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCCHAR6_CHENA		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR6_CHDIS		(0x1u<<30)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR6_ODDFRM		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR6_DAD			(0x7Fu<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR6_DAD_0		(0x1u<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR6_MC			(0x3u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR6_MC_0		(0x1u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR6_EPTYP		(0x3u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR6_EPTYP_0		(0x1u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR6_LSDEV		(0x1u<<17)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR6_EPDIR		(0x1u<<15)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR6_EPNUM		(0xFu<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR6_EPNUM_0		(0x1u<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR6_MPSIZ		(0x7FFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR6_MPSIZ_0		(0x1u<<0)

// OTG_HS_HCSPLT6 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCSPLT6_SPLITEN		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT6_COMPLSPLT	(0x1u<<16)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT6_XACTPOS		(0x3u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT6_XACTPOS_0	(0x1u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT6_HUBADDR		(0x7Fu<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT6_HUBADDR_0	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT6_PRTADDR		(0x7Fu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT6_PRTADDR_0	(0x1u<<0)

// OTG_HS_HCINT6 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINT6_DTERR		(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINT6_FRMOR		(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINT6_BBERR		(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINT6_TXERR		(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINT6_NYET			(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINT6_ACK			(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINT6_NAK			(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINT6_STALL		(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINT6_AHBERR		(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINT6_CHH			(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINT6_XFRC			(0x1u<<0)

// OTG_HS_HCINTMSK6 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINTMSK6_DTERRM	(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK6_FRMORM	(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK6_BBERRM	(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK6_TXERRM	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK6_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK6_ACKM		(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK6_NAKM		(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK6_STALLM	(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK6_AHBERR	(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK6_CHHM		(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK6_XFRCM		(0x1u<<0)

// OTG_HS_HCTSIZ6 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCTSIZ6_DPID		(0x3u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ6_DPID_0		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ6_PKTCNT		(0x3FFu<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ6_PKTCNT_0	(0x1u<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ6_XFRSIZ		(0x7FFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ6_XFRSIZ_0	(0x1u<<0)

// OTG_HS_HCDMA6 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCDMA6_DMAADDR		(0xFFFFFFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCDMA6_DMAADDR_0	(0x1u<<0)

// OTG_HS_HCCHAR7 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCCHAR7_CHENA		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR7_CHDIS		(0x1u<<30)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR7_ODDFRM		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR7_DAD			(0x7Fu<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR7_DAD_0		(0x1u<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR7_MC			(0x3u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR7_MC_0		(0x1u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR7_EPTYP		(0x3u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR7_EPTYP_0		(0x1u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR7_LSDEV		(0x1u<<17)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR7_EPDIR		(0x1u<<15)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR7_EPNUM		(0xFu<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR7_EPNUM_0		(0x1u<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR7_MPSIZ		(0x7FFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR7_MPSIZ_0		(0x1u<<0)

// OTG_HS_HCSPLT7 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCSPLT7_SPLITEN		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT7_COMPLSPLT	(0x1u<<16)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT7_XACTPOS		(0x3u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT7_XACTPOS_0	(0x1u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT7_HUBADDR		(0x7Fu<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT7_HUBADDR_0	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT7_PRTADDR		(0x7Fu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT7_PRTADDR_0	(0x1u<<0)

// OTG_HS_HCINT7 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINT7_DTERR		(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINT7_FRMOR		(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINT7_BBERR		(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINT7_TXERR		(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINT7_NYET			(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINT7_ACK			(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINT7_NAK			(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINT7_STALL		(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINT7_AHBERR		(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINT7_CHH			(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINT7_XFRC			(0x1u<<0)

// OTG_HS_HCINTMSK7 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINTMSK7_DTERRM	(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK7_FRMORM	(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK7_BBERRM	(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK7_TXERRM	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK7_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK7_ACKM		(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK7_NAKM		(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK7_STALLM	(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK7_AHBERR	(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK7_CHHM		(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK7_XFRCM		(0x1u<<0)

// OTG_HS_HCTSIZ7 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCTSIZ7_DPID		(0x3u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ7_DPID_0		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ7_PKTCNT		(0x3FFu<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ7_PKTCNT_0	(0x1u<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ7_XFRSIZ		(0x7FFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ7_XFRSIZ_0	(0x1u<<0)

// OTG_HS_HCDMA7 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCDMA7_DMAADDR		(0xFFFFFFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCDMA7_DMAADDR_0	(0x1u<<0)

// OTG_HS_HCCHAR8 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCCHAR8_CHENA		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR8_CHDIS		(0x1u<<30)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR8_ODDFRM		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR8_DAD			(0x7Fu<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR8_DAD_0		(0x1u<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR8_MC			(0x3u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR8_MC_0		(0x1u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR8_EPTYP		(0x3u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR8_EPTYP_0		(0x1u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR8_LSDEV		(0x1u<<17)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR8_EPDIR		(0x1u<<15)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR8_EPNUM		(0xFu<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR8_EPNUM_0		(0x1u<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR8_MPSIZ		(0x7FFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR8_MPSIZ_0		(0x1u<<0)

// OTG_HS_HCSPLT8 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCSPLT8_SPLITEN		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT8_COMPLSPLT	(0x1u<<16)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT8_XACTPOS		(0x3u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT8_XACTPOS_0	(0x1u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT8_HUBADDR		(0x7Fu<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT8_HUBADDR_0	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT8_PRTADDR		(0x7Fu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT8_PRTADDR_0	(0x1u<<0)

// OTG_HS_HCINT8 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINT8_DTERR		(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINT8_FRMOR		(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINT8_BBERR		(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINT8_TXERR		(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINT8_NYET			(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINT8_ACK			(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINT8_NAK			(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINT8_STALL		(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINT8_AHBERR		(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINT8_CHH			(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINT8_XFRC			(0x1u<<0)

// OTG_HS_HCINTMSK8 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINTMSK8_DTERRM	(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK8_FRMORM	(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK8_BBERRM	(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK8_TXERRM	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK8_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK8_ACKM		(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK8_NAKM		(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK8_STALLM	(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK8_AHBERR	(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK8_CHHM		(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK8_XFRCM		(0x1u<<0)

// OTG_HS_HCTSIZ8 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCTSIZ8_DPID		(0x3u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ8_DPID_0		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ8_PKTCNT		(0x3FFu<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ8_PKTCNT_0	(0x1u<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ8_XFRSIZ		(0x7FFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ8_XFRSIZ_0	(0x1u<<0)

// OTG_HS_HCDMA8 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCDMA8_DMAADDR		(0xFFFFFFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCDMA8_DMAADDR_0	(0x1u<<0)

// OTG_HS_HCCHAR9 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCCHAR9_CHENA		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR9_CHDIS		(0x1u<<30)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR9_ODDFRM		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR9_DAD			(0x7Fu<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR9_DAD_0		(0x1u<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR9_MC			(0x3u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR9_MC_0		(0x1u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR9_EPTYP		(0x3u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR9_EPTYP_0		(0x1u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR9_LSDEV		(0x1u<<17)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR9_EPDIR		(0x1u<<15)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR9_EPNUM		(0xFu<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR9_EPNUM_0		(0x1u<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR9_MPSIZ		(0x7FFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR9_MPSIZ_0		(0x1u<<0)

// OTG_HS_HCSPLT9 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCSPLT9_SPLITEN		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT9_COMPLSPLT	(0x1u<<16)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT9_XACTPOS		(0x3u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT9_XACTPOS_0	(0x1u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT9_HUBADDR		(0x7Fu<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT9_HUBADDR_0	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT9_PRTADDR		(0x7Fu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT9_PRTADDR_0	(0x1u<<0)

// OTG_HS_HCINT9 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINT9_DTERR		(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINT9_FRMOR		(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINT9_BBERR		(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINT9_TXERR		(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINT9_NYET			(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINT9_ACK			(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINT9_NAK			(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINT9_STALL		(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINT9_AHBERR		(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINT9_CHH			(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINT9_XFRC			(0x1u<<0)

// OTG_HS_HCINTMSK9 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINTMSK9_DTERRM	(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK9_FRMORM	(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK9_BBERRM	(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK9_TXERRM	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK9_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK9_ACKM		(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK9_NAKM		(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK9_STALLM	(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK9_AHBERR	(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK9_CHHM		(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK9_XFRCM		(0x1u<<0)

// OTG_HS_HCTSIZ9 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCTSIZ9_DPID		(0x3u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ9_DPID_0		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ9_PKTCNT		(0x3FFu<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ9_PKTCNT_0	(0x1u<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ9_XFRSIZ		(0x7FFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ9_XFRSIZ_0	(0x1u<<0)

// OTG_HS_HCDMA9 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCDMA9_DMAADDR		(0xFFFFFFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCDMA9_DMAADDR_0	(0x1u<<0)

// OTG_HS_HCCHAR10 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCCHAR10_CHENA		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR10_CHDIS		(0x1u<<30)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR10_ODDFRM		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR10_DAD		(0x7Fu<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR10_DAD_0		(0x1u<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR10_MC			(0x3u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR10_MC_0		(0x1u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR10_EPTYP		(0x3u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR10_EPTYP_0	(0x1u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR10_LSDEV		(0x1u<<17)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR10_EPDIR		(0x1u<<15)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR10_EPNUM		(0xFu<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR10_EPNUM_0	(0x1u<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR10_MPSIZ		(0x7FFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR10_MPSIZ_0	(0x1u<<0)

// OTG_HS_HCSPLT10 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCSPLT10_SPLITEN	(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT10_COMPLSPLT	(0x1u<<16)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT10_XACTPOS	(0x3u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT10_XACTPOS_0	(0x1u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT10_HUBADDR	(0x7Fu<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT10_HUBADDR_0	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT10_PRTADDR	(0x7Fu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT10_PRTADDR_0	(0x1u<<0)

// OTG_HS_HCINT10 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINT10_DTERR		(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINT10_FRMOR		(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINT10_BBERR		(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINT10_TXERR		(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINT10_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINT10_ACK			(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINT10_NAK			(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINT10_STALL		(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINT10_AHBERR		(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINT10_CHH			(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINT10_XFRC		(0x1u<<0)

// OTG_HS_HCINTMSK10 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINTMSK10_DTERRM	(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK10_FRMORM	(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK10_BBERRM	(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK10_TXERRM	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK10_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK10_ACKM		(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK10_NAKM		(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK10_STALLM	(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK10_AHBERR	(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK10_CHHM		(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK10_XFRCM	(0x1u<<0)

// OTG_HS_HCTSIZ10 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCTSIZ10_DPID		(0x3u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ10_DPID_0		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ10_PKTCNT		(0x3FFu<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ10_PKTCNT_0	(0x1u<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ10_XFRSIZ		(0x7FFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ10_XFRSIZ_0	(0x1u<<0)

// OTG_HS_HCDMA10 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCDMA10_DMAADDR		(0xFFFFFFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCDMA10_DMAADDR_0	(0x1u<<0)

// OTG_HS_HCCHAR11 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCCHAR11_CHENA		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR11_CHDIS		(0x1u<<30)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR11_ODDFRM		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR11_DAD		(0x7Fu<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR11_DAD_0		(0x1u<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR11_MC			(0x3u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR11_MC_0		(0x1u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR11_EPTYP		(0x3u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR11_EPTYP_0	(0x1u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR11_LSDEV		(0x1u<<17)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR11_EPDIR		(0x1u<<15)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR11_EPNUM		(0xFu<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR11_EPNUM_0	(0x1u<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR11_MPSIZ		(0x7FFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR11_MPSIZ_0	(0x1u<<0)

// OTG_HS_HCSPLT11 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCSPLT11_SPLITEN	(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT11_COMPLSPLT	(0x1u<<16)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT11_XACTPOS	(0x3u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT11_XACTPOS_0	(0x1u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT11_HUBADDR	(0x7Fu<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT11_HUBADDR_0	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT11_PRTADDR	(0x7Fu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT11_PRTADDR_0	(0x1u<<0)

// OTG_HS_HCINT11 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINT11_DTERR		(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINT11_FRMOR		(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINT11_BBERR		(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINT11_TXERR		(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINT11_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINT11_ACK			(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINT11_NAK			(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINT11_STALL		(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINT11_AHBERR		(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINT11_CHH			(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINT11_XFRC		(0x1u<<0)

// OTG_HS_HCINTMSK11 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINTMSK11_DTERRM	(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK11_FRMORM	(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK11_BBERRM	(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK11_TXERRM	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK11_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK11_ACKM		(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK11_NAKM		(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK11_STALLM	(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK11_AHBERR	(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK11_CHHM		(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK11_XFRCM	(0x1u<<0)

// OTG_HS_HCTSIZ11 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCTSIZ11_DPID		(0x3u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ11_DPID_0		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ11_PKTCNT		(0x3FFu<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ11_PKTCNT_0	(0x1u<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ11_XFRSIZ		(0x7FFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ11_XFRSIZ_0	(0x1u<<0)

// OTG_HS_HCDMA11 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCDMA11_DMAADDR		(0xFFFFFFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCDMA11_DMAADDR_0	(0x1u<<0)

// OTG_HS_HCCHAR12 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCCHAR12_CHENA		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR12_CHDIS		(0x1u<<30)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR12_ODDFRM		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR12_DAD		(0x7Fu<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR12_DAD_0		(0x1u<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR12_MC			(0x3u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR12_MC_0		(0x1u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR12_EPTYP		(0x3u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR12_EPTYP_0	(0x1u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR12_LSDEV		(0x1u<<17)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR12_EPDIR		(0x1u<<15)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR12_EPNUM		(0xFu<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR12_EPNUM_0	(0x1u<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR12_MPSIZ		(0x7FFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR12_MPSIZ_0	(0x1u<<0)

// OTG_HS_HCSPLT12 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCSPLT12_SPLITEN	(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT12_COMPLSPLT	(0x1u<<16)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT12_XACTPOS	(0x3u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT12_XACTPOS_0	(0x1u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT12_HUBADDR	(0x7Fu<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT12_HUBADDR_0	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT12_PRTADDR	(0x7Fu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT12_PRTADDR_0	(0x1u<<0)

// OTG_HS_HCINT12 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINT12_DTERR		(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINT12_FRMOR		(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINT12_BBERR		(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINT12_TXERR		(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINT12_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINT12_ACK			(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINT12_NAK			(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINT12_STALL		(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINT12_AHBERR		(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINT12_CHH			(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINT12_XFRC		(0x1u<<0)

// OTG_HS_HCINTMSK12 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINTMSK12_DTERRM	(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK12_FRMORM	(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK12_BBERRM	(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK12_TXERRM	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK12_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK12_ACKM		(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK12_NAKM		(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK12_STALLM	(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK12_AHBERR	(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK12_CHHM		(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK12_XFRCM	(0x1u<<0)

// OTG_HS_HCTSIZ12 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCTSIZ12_DPID		(0x3u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ12_DPID_0		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ12_PKTCNT		(0x3FFu<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ12_PKTCNT_0	(0x1u<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ12_XFRSIZ		(0x7FFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ12_XFRSIZ_0	(0x1u<<0)

// OTG_HS_HCDMA12 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCDMA12_DMAADDR		(0xFFFFFFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCDMA12_DMAADDR_0	(0x1u<<0)

// OTG_HS_HCCHAR13 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCCHAR13_CHENA		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR13_CHDIS		(0x1u<<30)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR13_ODDFRM		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR13_DAD		(0x7Fu<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR13_DAD_0		(0x1u<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR13_MC			(0x3u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR13_MC_0		(0x1u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR13_EPTYP		(0x3u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR13_EPTYP_0	(0x1u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR13_LSDEV		(0x1u<<17)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR13_EPDIR		(0x1u<<15)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR13_EPNUM		(0xFu<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR13_EPNUM_0	(0x1u<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR13_MPSIZ		(0x7FFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR13_MPSIZ_0	(0x1u<<0)

// OTG_HS_HCSPLT13 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCSPLT13_SPLITEN	(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT13_COMPLSPLT	(0x1u<<16)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT13_XACTPOS	(0x3u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT13_XACTPOS_0	(0x1u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT13_HUBADDR	(0x7Fu<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT13_HUBADDR_0	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT13_PRTADDR	(0x7Fu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT13_PRTADDR_0	(0x1u<<0)

// OTG_HS_HCINT13 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINT13_DTERR		(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINT13_FRMOR		(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINT13_BBERR		(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINT13_TXERR		(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINT13_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINT13_ACK			(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINT13_NAK			(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINT13_STALL		(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINT13_AHBERR		(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINT13_CHH			(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINT13_XFRC		(0x1u<<0)

// OTG_HS_HCINTMSK13 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINTMSK13_DTERRM	(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK13_FRMORM	(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK13_BBERRM	(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK13_TXERRM	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK13_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK13_ACKM		(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK13_NAKM		(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK13_STALLM	(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK13_AHBERR	(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK13_CHHM		(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK13_XFRCM	(0x1u<<0)

// OTG_HS_HCTSIZ13 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCTSIZ13_DPID		(0x3u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ13_DPID_0		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ13_PKTCNT		(0x3FFu<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ13_PKTCNT_0	(0x1u<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ13_XFRSIZ		(0x7FFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ13_XFRSIZ_0	(0x1u<<0)

// OTG_HS_HCDMA13 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCDMA13_DMAADDR		(0xFFFFFFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCDMA13_DMAADDR_0	(0x1u<<0)

// OTG_HS_HCCHAR14 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCCHAR14_CHENA		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR14_CHDIS		(0x1u<<30)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR14_ODDFRM		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR14_DAD		(0x7Fu<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR14_DAD_0		(0x1u<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR14_MC			(0x3u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR14_MC_0		(0x1u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR14_EPTYP		(0x3u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR14_EPTYP_0	(0x1u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR14_LSDEV		(0x1u<<17)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR14_EPDIR		(0x1u<<15)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR14_EPNUM		(0xFu<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR14_EPNUM_0	(0x1u<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR14_MPSIZ		(0x7FFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR14_MPSIZ_0	(0x1u<<0)

// OTG_HS_HCSPLT14 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCSPLT14_SPLITEN	(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT14_COMPLSPLT	(0x1u<<16)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT14_XACTPOS	(0x3u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT14_XACTPOS_0	(0x1u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT14_HUBADDR	(0x7Fu<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT14_HUBADDR_0	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT14_PRTADDR	(0x7Fu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT14_PRTADDR_0	(0x1u<<0)

// OTG_HS_HCINT14 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINT14_DTERR		(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINT14_FRMOR		(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINT14_BBERR		(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINT14_TXERR		(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINT14_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINT14_ACK			(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINT14_NAK			(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINT14_STALL		(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINT14_AHBERR		(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINT14_CHH			(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINT14_XFRC		(0x1u<<0)

// OTG_HS_HCINTMSK14 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINTMSK14_DTERRM	(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK14_FRMORM	(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK14_BBERRM	(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK14_TXERRM	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK14_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK14_ACKM		(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK14_NAKM		(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK14_STALLM	(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK14_AHBERR	(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK14_CHHM		(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK14_XFRCM	(0x1u<<0)

// OTG_HS_HCTSIZ14 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCTSIZ14_DPID		(0x3u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ14_DPID_0		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ14_PKTCNT		(0x3FFu<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ14_PKTCNT_0	(0x1u<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ14_XFRSIZ		(0x7FFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ14_XFRSIZ_0	(0x1u<<0)

// OTG_HS_HCDMA14 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCDMA14_DMAADDR		(0xFFFFFFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCDMA14_DMAADDR_0	(0x1u<<0)

// OTG_HS_HCCHAR15 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCCHAR15_CHENA		(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR15_CHDIS		(0x1u<<30)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR15_ODDFRM		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR15_DAD		(0x7Fu<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR15_DAD_0		(0x1u<<22)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR15_MC			(0x3u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR15_MC_0		(0x1u<<20)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR15_EPTYP		(0x3u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR15_EPTYP_0	(0x1u<<18)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR15_LSDEV		(0x1u<<17)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR15_EPDIR		(0x1u<<15)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR15_EPNUM		(0xFu<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR15_EPNUM_0	(0x1u<<11)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR15_MPSIZ		(0x7FFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCCHAR15_MPSIZ_0	(0x1u<<0)

// OTG_HS_HCSPLT15 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCSPLT15_SPLITEN	(0x1u<<31)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT15_COMPLSPLT	(0x1u<<16)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT15_XACTPOS	(0x3u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT15_XACTPOS_0	(0x1u<<14)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT15_HUBADDR	(0x7Fu<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT15_HUBADDR_0	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT15_PRTADDR	(0x7Fu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCSPLT15_PRTADDR_0	(0x1u<<0)

// OTG_HS_HCINT15 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINT15_DTERR		(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINT15_FRMOR		(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINT15_BBERR		(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINT15_TXERR		(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINT15_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINT15_ACK			(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINT15_NAK			(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINT15_STALL		(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINT15_AHBERR		(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINT15_CHH			(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINT15_XFRC		(0x1u<<0)

// OTG_HS_HCINTMSK15 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCINTMSK15_DTERRM	(0x1u<<10)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK15_FRMORM	(0x1u<<9)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK15_BBERRM	(0x1u<<8)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK15_TXERRM	(0x1u<<7)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK15_NYET		(0x1u<<6)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK15_ACKM		(0x1u<<5)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK15_NAKM		(0x1u<<4)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK15_STALL	(0x1u<<3)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK15_AHBERR	(0x1u<<2)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK15_CHHM		(0x1u<<1)
#define	OTG2_HS_HOST_OTG_HS_HCINTMSK15_XFRCM	(0x1u<<0)

// OTG_HS_HCTSIZ15 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCTSIZ15_DPID		(0x3u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ15_DPID_0		(0x1u<<29)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ15_PKTCNT		(0x3FFu<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ15_PKTCNT_0	(0x1u<<19)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ15_XFRSIZ		(0x7FFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCTSIZ15_XFRSIZ_0	(0x1u<<0)

// OTG_HS_HCDMA15 Configuration

#define	OTG2_HS_HOST_OTG_HS_HCDMA15_DMAADDR		(0xFFFFFFFFu<<0)
#define	OTG2_HS_HOST_OTG_HS_HCDMA15_DMAADDR_0	(0x1u<<0)
