'6 inverters as gates 
#           v(1)       v(2)       v(3)       v(4)       v(5)       v(6)       v(7)       v(8)       logic(1)   logic(2)   logic(3)   logic(4)   logic(5)   logic(6)   logic(7)   logic(8)  
 300.15     0.         5.         66.926n    5.         66.926n    5.         66.926n    5.         0.01       3.01       0.01       3.01       0.01       3.01       0.01       4.21      
Gnucap   System status
iterations: op=13, dc=0, tran=0, fourier=0, total=13
transient timesteps: accepted=0, rejected=0, total=0
nodes: user=8, subckt=0, model=0, total=8
devices: diodes=12, bjts=0, mosfets=14, gates=6, subckts=0
commons: diodes=4, bjts=0, mosfets=2, gates=6, subckts=0
models:  diodes=2, bjts=0, mosfets=2, gates=1, subckts=1
dctran density=100.0%, ac density=100.0%
