<html>

<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
<title>Kunal Banerjee</title>
<link rel="stylesheet" type="text/css" href="main.css" />
</head>

<body>

<div style="position:fixed;top:90%;left:90%;padding:3px;box-shadow: 4px 4px 4px #888888; background:#CCC; color:#FFFFFF; text-decoration:none; text-align:center; font-size:20px; font-weight:bold;">
<a href="http://kunalbanerjee.github.io/#">Go Top</a>
</div>


<table>
<tbody><tr>
  <td widht="15%">
  <img src="images/kunalbanerjee_photo.jpg" alt="Kunal's Picture" width="180"/>
  </td>
  <td width="5%"></td>
<td width="100%">
<div class="header"> Kunal Banerjee </div> 

 Staff Data Scientist <br>
 <a href="https://www.linkedin.com/company/walmartglobaltech/about/" target="_blank">Walmart Global Tech</a><br><br>
 SMIEEE, SMACM <br>
 <br>
<table>
  <tr valign="top">
    <td><b>Address:</b></td>
    <td>Walmart Labs<br>
	Pardhanani Wishire II, Cessna Business Park<br>
	Kadubeesanahalli, Varthur Hobli, Outer Ring Road<br>
        Bengaluru, Karnataka, India - 560103<br>
    </td>
  </tr>
<!--
  <tr>
    <td><b>Phone:</b></td>
    <td>+91-80-26054255</td>
  </tr>
-->
  <tr>
    <td><b>Email:</b></td>
    <td>kunal [dot] banerjee1 [at] walmart [dot] com 
    &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; <a href="http://kunalbanerjee.github.io/documents/KunalBanerjeeCV.pdf" target="_blank">[CV]</a>
    </td>
  </tr>
</table>
</td> 
</tr>
</tbody></table>

<br><hr>

<div id="nav-menu-wrapper">
   <nav role="navigation" class="site-navigation main-navigation">
   <div class="menu">             
      <b>
      <a href="http://kunalbanerjee.github.io/#about">About</a>|
      <a href="http://kunalbanerjee.github.io/#interest">Research Interests</a>|
      <a href="http://kunalbanerjee.github.io/#education" title="Home">Education</a>|
      <a href="http://kunalbanerjee.github.io/#experience" title="Home">Professional Experience</a>|
      <a href="http://kunalbanerjee.github.io/#award">Awards</a>|
      <a href="http://kunalbanerjee.github.io/#publication">Publications</a>|
      <a href="http://kunalbanerjee.github.io/#activity">Activities</a>
      </b>
      </div>
   </nav>
</div>


<hr>
<a id="about"></a>
<h3> About </h3>
I am currently a Staff Data Scientist at Walmart Global Tech (formerly, known as Walmart Labs). My team "Data Science Foundation" works on 2 types of ML problems: (1) foundational problems: the problems whose solutions are likely to benefit multiple orgs within Walmart and its subsidiaries (e.g., text extraction from images, super-resolution, sentiment analysis, topic modelling, anomaly detection), (2) ad-hoc problems: the problems that may occur only to specific orgs, which typically do not have the necessary ML expertise to resolve these problems (e.g., sequential testing, diversity in recommendation). In addition, I try to leverage my experience in high-performance computing (HPC) to scale these solutions, whenever possible.
I have had the opportunity to work on various projects encompassing diverse fields including Computer Vision, Natural Language Processing, Recommendation, A/B Testing, Responsible AI, AutoML, and AI Governance.<br> <br>

Earlier I was a Research Scientist at Parallel Computing Lab, Intel Labs, India, where my primary focus was on kernel optimization of deep learning workloads on Intel architectures (IA). For example, my code for convolution using Winograd, RNN, LSTM and GRU are available in open source libraries: LIBXSMM and Intel MKL-DNN. These libraries have been adopted in several software products including TensorFlow, Caffe, MS CNTK, Apache MXNet, Chainer, OpenVINO among others for enhanced performance on IA.<br>
I am also interested in low-precision deep neural networks. Specifically, together with my colleagues in Intel Labs, we have developed and implemented Ternary Residual Networks which uses 8-bits for activations and 2-bits for weights (with residual edges, if required) for neural networks. I have also helped showcase the efficacy of BFLOAT16 datatype on IA.<br>
These works have been accepted in venues such as, SuperComputing, IPDPS, ICLR, CLUSTER, and have been recognized with awards such as, ISC Best Research Poster Award (AI &amp; ML track), Intel's Gordy Award (Intel Labs' highest award) and Divisional Recognition Award.<br>
I have also contributed to Intel's accelerator for deep learning training as part of Intel Artificial Intelligence Products Group.<br> <br>

Prior to joining Intel, I received my PhD from the Department of Computer Science and Engineering, IIT Kharagpur. My research areas encompassed program analysis, formal methods and verification. I was a recipient of Senior Research Fellowship from the Department of Science and Technology, India, and TCS Research Fellowship from Tata Consultancy Services for supporting my doctoral studies. My dissertation work won Best PhD Thesis Award at VLSI Design, Best PhD Forum Paper at ISVLSI and Techno Inventor Award (PhD) from India Electronics &amp; Semiconductor Association (IESA).

<hr>
<a id="interest"></a>
<h3> Research Interests </h3>
<ul>
   <li> Deep Learning</li>
   <li> High-Performance Computing</li>
   <li> Program Analysis</li>
   <li> Formal Methods</li>
</ul>
<hr>


<a id="education"> </a> 
<h3> Education </h3>
<ul>
   <li> <b> 2016: </b> &nbsp; Ph.D. in Computer Science and Engineering from <a href="http://www.iitkgp.ac.in/" target="_blank">Indian Institute of Technology Kharagpur</a></li>
        Thesis: &nbsp; <a href="http://kunalbanerjee.github.io/documents/KunalBanerjee_PhDThesis.pdf" target="_blank">Translation Validation of Optimizing Transformations of Programs using Equivalence Checking</a><br>
	Advisors: &nbsp; <a href="http://cse.iitkgp.ac.in/~chitta/" target="_blank">Prof. Chittaranjan Mandal</a> and <a href="https://dblp.uni-trier.de/pid/32/6411-1.html" target="_blank">Prof. Dipankar Sarkar</a><br>
 <br>
   <li> <b> 2008: </b> &nbsp; B.Tech. (Honors) in Computer Science and Engineering from <a href="http://www.heritageit.edu/" target="_blank">Heritage Institute of Technology, Kolkata</a></li>
        Thesis: &nbsp; TDMA Scheduling in Wireless Sensor Networks<br>
        Advisor: &nbsp; <a href="http://www.isical.ac.in/~ndas/" target="_blank">Prof. Nabanita Das</a>, <a href="http://www.isical.ac.in/" target="_blank">Indian Statistical Institute, Kolkata</a><br>
<br>
   <li> <b> 2004: </b> &nbsp; Higher-Secondary (Class XII Board Exam)</li>
        Board: &nbsp; <a href="https://wbchse.nic.in/html/index.html" target="_blank">West Bengal Council of Higher Secondary Education</a><br>
        School: &nbsp; <a href="https://rkmrc.in/" target="_blank">Ramakrishna Mission Residential College, Narendrapur</a><br>
<br>
   <li> <b> 2002: </b> &nbsp; I.C.S.E. (Class X Board Exam)</li>
        Board: &nbsp; <a href="https://www.cisce.org/" target="_blank">Council for the Indian School Certificate Examinations</a><br>
        School: &nbsp; <a href="https://www.lyceeschool.com/" target="_blank">Lyc&eacute;e</a>
</ul>


<hr>
<a id="experience"> </a>
<h3>Professional Experience</h3>
<ul>
<li>Data Science Foundation, <a href="https://www.linkedin.com/company/walmartglobaltech/about/" target="_blank">Walmart Global Tech</a></li>
Designation: &nbsp; Staff Data Scientist <br>
Duration: &nbsp; Sep 2020 - Present <br>
<br>

<li>Artificial Intelligence Products Group, <a href="https://www.intel.in/content/www/in/en/homepage.html" target="_blank">Intel Corp.</a></li>
Designation: &nbsp; Senior Deep Learning R&amp;D Engineer <br>
Duration: &nbsp; Jan 2020 - Aug 2020 <br>
<br>

<li>Parallel Computing Lab, <a href="http://www.intel.com/content/www/us/en/research/intel-research.html" target="_blank">Intel Labs</a></li>
Designation: &nbsp; Research Scientist <br>
Duration: &nbsp; Aug 2015 - Dec 2019 <br>
<br>

<li><a href="http://www.sric.iitkgp.ac.in/web/" target="_blank">Sponsored Research and Industrial Consultancy, Indian Institute of Technology Kharagpur</a></li>
Designation: &nbsp; Senior Research Fellow <br>
Project Title: &nbsp; Extending the scope of equivalence checking in complex embedded system design verification <br>
Sponsoring Agency: &nbsp; <a href="http://www.dst.gov.in/" target="_blank">Department of Science and Technology</a>, Govt. of India <br>
Duration: &nbsp; Jul 2009 - Oct 2012 <br>
<br>

<li><a href="http://www.tcs.com/" target="_blank">Tata Consultancy Services</a></li>
Designation: &nbsp; Assistant System Engineer <br>
Project: &nbsp; Database Management for <a href="http://www.mheducation.com/" target="_blank">McGraw-Hill Education</a> <br>
Duration: &nbsp; Nov 2008 - Jun 2009 <br>
<br>
</ul>

 
<hr>
<a id="award"> </a>
<h3>Awards/Achievements</h3>
<ul>
  <li> <b>2022:</b> &nbsp; Received <b>Emerging Leaders in Data &amp; Analytics</b> award at <a href="https://www.tbmindia.in/dataworld" target="_blank">Data World Summit</a>.<br></li>
<br>
  <li> <b>2022:</b> &nbsp; Received <b>Impact Driver</b>, <b>Energizer</b> and <b>Collaborator</b> badges from colleagues at Walmart.<br></li>
<br>
  <li> <b>2021:</b> &nbsp; Elevated to ACM Senior Member<br></li>
<br>
  <li> <b>2021:</b> &nbsp; Nominated for Best Poster Award in the conference <a href="https://delta.scitevents.org/?y=2021" target="_blank">DeLTA 2021</a><br></li>
<br>
  <li> <b>2020:</b> &nbsp; Elevated to IEEE Senior Member<br></li>
<br>
  <li> <b>2019:</b> &nbsp; Gordy Award (Intel Labs' highest award)<br></li>
<br>
  <li> <b>2019:</b> &nbsp; Invited paper in the journal Supercomputing Frontiers and Innovations<br></li>
<br>
  <li> <b>2019:</b> &nbsp; <a href="https://www.isc-hpc.com/files/isc_events/documents/ISC2019_Summary.pdf" target="_blank">Best Research Poster Award in "Artificial Intelligence and Machine Learning" track</a> in the conference <a href="https://www.isc-hpc.com/id-2019.html" target="_blank">ISC 2019</a><br></li>
<br>
 <li> <b>2018:</b> &nbsp; Divisional Recognition Award from Intel<br></li>
<br>
 <li> <b>2018:</b> &nbsp; <a href="http://kunalbanerjee.github.io/images/TechnoInventorAward_IESA2017.jpg" target="_blank">Techno Inventor Award (PhD) 2017</a> from <a href="http://www.iesaonline.org/" target="_blank">India Electronics & Semiconductor Association (IESA)</a><br></li>
<br>
 <li> <b>2018:</b> &nbsp; <a href="http://kunalbanerjee.github.io/documents/BestPhDThesisAward_VLSID2018.pdf" target="_blank">Best PhD Thesis Award</a> at <a href="http://embeddedandvlsidesignconference.org/" target="_blank">VLSID 2018</a><br></li>
<br>
 <li> <b>2017:</b> &nbsp; Invited to present our TSE 2017 paper at <a href="http://esec-fse17.uni-paderborn.de/" target="_blank">ESEC/FSE 2017</a><br></li>
<br>
<li> <b>2015:</b> &nbsp; <a href="http://kunalbanerjee.github.io/documents/BestPhDForumPaperAward_ISVLSI2015.pdf" target="_blank">Best PhD Forum Paper Award</a> in the conference <a href="http://www.eng.ucy.ac.cy/theocharides/isvlsi15/" target="_blank">ISVLSI 2015</a><br></li>
<br>
<li> <b>2013:</b> &nbsp; <a href="http://kunalbanerjee.github.io/documents/BestPaperAward_ICARE2013.pdf" target="_blank">Best Paper Award</a> in the conference <a href="https://dl.acm.org/doi/proceedings/10.1145/2528228" target="_blank">I-CARE 2013</a><br></li>
<br>
 <li> <b>2012:</b> &nbsp; <a href="https://www.tcs.com/research-scholarship-program-computer-science-phds-india" target="_blank">TCS Research Fellowship Award</a></li>
</ul>


<hr>
<a id="publication"> </a> 
<h3> Selected Publications &nbsp; &nbsp; &nbsp; <a href="https://dblp.uni-trier.de/pid/30/10015.html" target="_blank"><img src="http://kunalbanerjee.github.io/images/dblp_logo.jpg" width="90"></a> &nbsp; <a href="http://scholar.google.com/citations?user=HuhlMFiXS-wC" target="_blank"><img src="http://kunalbanerjee.github.io/images/gscholar_logo.jpg" width="70"></a> </h3> 
<h4>Journals</h4>
<ol>
<li><a href="https://superfri.org/superfri/article/view/287" target="_blank">Optimizing Deep Learning RNN Topologies on Intel Architecture.</a><br>
    <b>Kunal Banerjee</b>, Evangelos Georganas, Dhiraj D. Kalamkar, Barukh Ziv, Eden Segal, Cristina Anderson, Alexander Heinecke. <br>
    Supercomputing Frontiers and Innovations, vol. 6, no. 3, 2019, pp: 64-85, <b>invited paper</b>.
    </li>
<li><a href="http://digital-library.theiet.org/content/journals/10.1049/iet-sen.2018.5203" target="_blank">A Counter-Example Generation Procedure for Path based Equivalence Checkers.</a><br>
    Ramanuj Chouksey, Chandan Karfa, <b>Kunal Banerjee</b>, Pankaj Kalita, Purandar Bhaduri. <br>
    IET Software, vol. 13, no. 4, 2019, pp: 280-285.
    </li>
<li><a href="http://ieeexplore.ieee.org/document/7801117/" target="_blank">Deriving Bisimulation Relations from Path Extension Based Equivalence Checkers.</a><br>
    <b>Kunal Banerjee</b>, Dipankar Sarkar, Chittaranjan Mandal. <br>
    IEEE Transactions on Software Engineering (TSE), vol. 43, no. 10, 2017, pp: 946-953.
    </li>
<li><a href="http://rd.springer.com/article/10.1007/s00165-016-0406-y" target="_blank">Deriving bisimulation relations from path based equivalence checkers.</a><br>
    <b>Kunal Banerjee</b>, Dipankar Sarkar, Chittaranjan Mandal. <br>
    Formal Aspects of Computing (FAC), vol. 29, no. 2, 2017, pp: 365-379.
    </li>
<li><a href ="http://www.worldscientific.com/doi/abs/10.1142/S0129626416500109" target="_blank">A Path Construction Algorithm for Translation Validation using PRES+ Models.</a><br>
    Soumyadip Bandyopadhyay, Dipankar Sarkar, Chittaranjan Mandal, <b>Kunal Banerjee</b>, Krishnam Raju Duddu. <br>
    Parallel Processing Letters (PPL), vol. 26, no. 2, 2016, pp: 1-25.
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6951853" target="_blank">Extending the FSMD Framework for Validating Code Motions of Array-Handling Programs.</a><br>
    <b>Kunal Banerjee</b>, Dipankar Sarkar, Chittaranjan Mandal. <br>
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 33, no. 12, 2014, pp: 2015-2019.
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6856295" target="_blank">Verification of Code Motion Techniques using Value Propagation.</a><br>
    <b>Kunal Banerjee</b>, Chandan Karfa, Dipankar Sarkar, Chittaranjan Mandal. <br>
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 33, no. 8, 2014, pp: 1180-1193.
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6634544" target="_blank">Verification of Loop and Arithmetic Transformations of Array-Intensive Behaviours.</a><br> 
    Chandan Karfa, <b>Kunal Banerjee</b>, Dipankar Sarkar, Chittaranjan Mandal. <br>
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 32, no. 11, 2013, pp: 1787-1800. 
    </li>
</ol>
<h4>Conferences / Workshops</h4>
<ol>
  <li>WALTS: <u>W</u>almart <u>A</u>utoML <u>L</u>ibraries, <u>T</u>ools and <u>S</u>ervices.<br>
    Rahul Bajaj, <b>Kunal Banerjee</b>, Lalitdutt Parsai, Deepansh Goyal, Sachin Parmar, Divyajyothi Bn, Balamurugan Subramaniam, Chaitanya Sai, Tarun Balotia, Anirban Chatterjee, Kailash Sati. <br>
    Euromicro Conference on Software Engineering and Advanced Applications (SEAA), August 2022, accepted.
    </li>
  <li><a href="https://www.scitepress.org/PublicationsDetail.aspx?ID=1SqCH97Ybng=&t=1" target="_blank">Don't Miss the Fine Print! An Enhanced Framework To Extract Text From Low Resolution Images.</a><br>
    Pranay Dugar, Aditya Vikram, Anirban Chatterjee, <b>Kunal Banerjee</b>, Vijay Agneeswaran. <br>
    International Conference on Computer Vision Theory and Applications (VISAPP), February 2022, pp: 664-671.
    </li>
  <li><a href="https://www.scitepress.org/PublicationsDetail.aspx?ID=YV0PiVPP4g0=&t=1" target="_blank">Look Before You Leap! Designing a Human-Centered AI System for Change Risk Assessment.</a><br>
    Binay Gupta, Anirban Chatterjee, Subhadip Paul, Matha Harika, Lalitdutt Parsai, <b>Kunal Banerjee</b>, Vijay Agneeswaran. <br>
    International Conference on Agents and Artificial Intelligence (ICAART), February 2022, pp: 655-662. [<a href="https://arxiv.org/abs/2108.07951" target="_blank">arXiv</a>]
    </li>
  <li><a href="https://dl.acm.org/doi/10.1145/3511430.3511446" target="_blank">Designing, Developing and Deploying an Enterprise Scale Network Monitoring System.</a><br>
    Arkadip Basu, Rishi Singh, Chenyang Yu, Amarjeet Prasad, <b>Kunal Banerjee</b>. <br>
    Innovations in Software Engineering Conference (ISEC), February 2022, pages: 18:1-18:5.
    </li>
  <li><a href="https://dl.acm.org/doi/10.1145/3459637.3481922" target="_blank">From Pixels To Words: A Scalable Journey Of Text Information From Product Images To Retail Catalog.</a><br>
    Pranay Dugar, Rajesh Shreedhar Bhat, Asit Sharad Tarsode, Uddipto Dutta, <b>Kunal Banerjee</b>, Anirban Chatterjee, Vijay Srinivas Agneeswaran. <br>
    International Conference on Information and Knowledge Management (CIKM), November 2021, pp: 3787-3795.
    </li>
  <li><a href="https://www.scitepress.org/Link.aspx?doi=10.5220/0010502000810086" target="_blank">Exploring Alternatives to Softmax Function.</a><br>
    <b>Kunal Banerjee</b>, Vishak Prasad C, Rishi Raj Gupta, Karthik Vyas, Anushree H, Biswajit Mishra. <br>
    Deep Learning Theory and Applications (DeLTA), July 2021, pp: 81-86. [<a href="https://arxiv.org/abs/2011.11538" target="_blank">arXiv</a>] <br>
    <font color="#8A0808">Nominated for "Best Poster Award"</font>
  </li>
  <li><a href="https://ieeexplore.ieee.org/document/9474358" target="_blank">Designing a Bot for Efficient Distribution of Service Requests.</a><br>
    Arkadip Basu, <b>Kunal Banerjee</b>. <br>
    Bots in Software Engineering (BotSE)@ICSE, June 2021, pp: 16-20. [<a href="https://arxiv.org/abs/2103.05970" target="_blank">arXiv</a>]
    </li>
  <li><a href="https://ieeexplore.ieee.org/document/9139809" target="_blank">Harnessing Deep Learning via a Single Building Block.</a><br>
    Evangelos Georganas, <b>Kunal Banerjee</b>, Dhiraj Kalamkar, Sasikanth Avancha, Anand Venkat, Michael Anderson, Greg Henry, Hans Pabst, Alexander Heinecke. <br>
    International Parallel &amp; Distributed Processing Symposium (IPDPS), May 2020, pp: 222-233. [<a href="http://arxiv.org/abs/1906.06440" target="_blank">arXiv</a>] <br>
    (Preliminary version accepted as research poster in SuperComputing 2019.)
    </li>
  <li><a href="https://ieeexplore.ieee.org/document/9069026" target="_blank">Reliability Evaluation of Compressed Deep Learning Models.</a><br>
    Brunno F. Goldstein, Sudarshan Srinivasan, Dipankar Das, <b>Kunal Banerjee</b>, Leandro Santiago, Victor C. Ferreira, Alexandre S. Nery, Sandip Kundu, Felipe M. G. Franca. <br>
    Latin American Symposium on Circuits and Systems (LASCAS), February 2020, pp: 1-5.
    </li>
  <li><a href="https://ieeexplore.ieee.org/document/8891019" target="_blank">Training Google Neural Machine Translation on an Intel CPU Cluster.</a><br>
    Dhiraj Kalamkar, <b>Kunal Banerjee</b>, Sudarshan Srinivasan, Srinivas Sridharan, Evangelos Georganas, Mikhail E. Smorkalov, Cong Xu, Alexander Heinecke. <br>
    International Conference on Cluster Computing (CLUSTER), September 2019, pp: 1-10.
    </li>
  <li><a href="https://dl.acm.org/citation.cfm?id=3291744" target="_blank">Anatomy Of High-Performance Deep Learning Convolutions On SIMD Architectures.</a><br>
    Evangelos Georganas, Sasikanth Avancha, <b>Kunal Banerjee</b>, Dhiraj Kalamkar, Greg Henry, Hans Pabst, Alexander Heinecke. <br>
    International Conference for High Performance Computing, Networking, Storage, and Analysis (SuperComputing), November 2018, pp: 66:1-66:12. [<a href="https://arxiv.org/abs/1808.05567" target="_blank">arXiv</a>]
    </li>
  <li><a href="https://dl.acm.org/citation.cfm?doid=3183440.3195083" target="_blank">Poster: Automatic Detection of Inverse Operations while Avoiding Loop Unrolling.</a><br>
    <b>Kunal Banerjee</b>, Ramanuj Chouksey, Chandan Karfa, Pankaj Kumar Kalita. <br>
    International Conference on Software Engineering (ICSE), May 2018, pp: 175-176.
    </li>
<li><a href="https://openreview.net/forum?id=H135uzZ0-" target="_blank">Mixed Precision Training of Convolutional Neural Networks using Integer Operations.</a><br>
    Dipankar Das, Naveen Mellempudi, Dheevatsa Mudigere, Dhiraj Kalamkar, Sasikanth Avancha, <b>Kunal Banerjee</b>, Srinivas Sridharan, Karthik Vaidyanathan, Bharat Kaul, Evangelos Georganas, Alexander Heinecke, Pradeep Dubey, Jesus Corbal, Nikita Shustrov, Roma Dubtsov, Evarist Fomenko, Vadim Pirogov. <br>
    International Conference on Learning Representations (ICLR), April 2018, pp: 1-11. [<a href="https://arxiv.org/abs/1802.00930" target="_blank">arXiv</a>]
    </li>
<li><a href="https://rd.springer.com/chapter/10.1007%2F978-3-319-68167-2_6" target="_blank">An Equivalence Checking Framework for Array-Intensive Programs.</a><br>
    <b>Kunal Banerjee</b>, Chittaranjan Mandal, Dipankar Sarkar. <br>
    Automated Technology for Verification and Analysis (ATVA), October 2017, pp: 84-90.
    </li>
<li><a href="http://www.scitepress.org/DigitalLibrary/PublicationsDetail.aspx?ID=mF8xiW/JabM=&t=1" target="_blank">An End-to-end Formal Verifier for Parallel Programs.</a><br>
    Soumyadip Bandyopadhyay, Santonu Sarkar, <b>Kunal Banerjee</b>. <br>
    International Conference on Software Technologies (ICSOFT), July 2017, pp: 388-393.
    </li>
<li><a href="http://dl.acm.org/citation.cfm?doid=2907950.2907954" target="_blank">Translation Validation of Loop and Arithmetic Transformations in the Presence of Recurrences.</a><br>
    <b>Kunal Banerjee</b>, Chittaranjan Mandal, Dipankar Sarkar. <br>
    Languages, Compilers, Tools, and Theory for Embedded Systems (LCTES), June 2016, pp: 31-40.
    </li>
<li><a href="http://dl.acm.org/citation.cfm?doid=2935323.2935324" target="_blank">Data-Race Detection: The Missing Piece for an End-to-End Semantic Equivalence Checker for Parallelizing Transformations of Array-Intensive Programs.</a><br>
    <b>Kunal Banerjee</b>, Soumyadip Banerjee, Santonu Sarkar. <br>
    International Workshop on Libraries, Languages, and Compilers for Array Programming (ARRAY)@PLDI, June 2016, pp: 1-8.
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7335421" target="_blank">A Translation Validation Framework for Symbolic Value Propagation Based Equivalence Checking of FSMDAs.</a><br>
    <b>Kunal Banerjee</b>, Chittaranjan Mandal, Dipankar Sarkar. <br>
    Source Code Analysis and Manipulation (SCAM), September 2015, pp: 247-252.
    </li>
<li><a href="http://www.scitepress.org/DigitalLibrary/Link.aspx?doi=10.5220%2f0005513903190329" target="_blank">A Path-Based Equivalence Checking Method for Petri net based Models of Programs.</a><br>
    Soumyadip Bandyopadhyay, Dipankar Sarkar, <b>Kunal Banerjee</b>, Chittaranjan Mandal. <br>
    International Conference on Software Engineering and Applications (ICSOFT-EA), July 2015, pp: 319-329.
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7309560" target="_blank">Translation Validation of Transformations of Embedded System Specifications using Equivalence Checking.</a><br>
    <b>Kunal Banerjee</b>, Chittaranjan Mandal, Dipankar Sarkar. <br>
    IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July 2015, pp: 183-186. <br>
    <a href="http://kunalbanerjee.github.io/documents/BestPhDForumPaperAward_ISVLSI2015.pdf" target="_blank"><font color="#8A0808">Received "Best PhD Forum Paper Award"</font></a>
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6927286" target="_blank">Circuits and Synthesis Mechanism for Hardware Design to Counter Power Analysis Attacks.</a><br>
    Partha De, <b>Kunal Banerjee</b>, Chittaranjan Mandal, Debdeep Mukhopadhyay. <br>
    Euromicro Conference on Digital System Design (DSD), August 2014, pp: 520-527.
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6881061" target="_blank">Extending the Scope of Translation Validation by Augmenting Path Based Equivalence Checkers with SMT Solvers.</a><br>
    <b>Kunal Banerjee</b>, Chittaranjan Mandal, Dipankar Sarkar. <br>
    International Symposium on VLSI Design and Test (VDAT), July 2014, pp: 1-6.
    </li>
<li><a href="http://dl.acm.org/citation.cfm?id=2528231" target="_blank">Experimentation with SMT Solvers and Theorem Provers for Verification of Loop and Arithmetic Transformations.</a><br>
    Chandan Karfa, <b>Kunal Banerjee</b>, Dipankar Sarkar, Chittaranjan Mandal. <br>
    IBM Collaborative Academia Research Exchange (I-CARE), October 2013, pp: 3:1-3:4. <br>
    <a href="http://kunalbanerjee.github.io/documents/BestPaperAward_ICARE2013.pdf" target="_blank"><font color="#8A0808">Received "Best Paper Award"</font></a>
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6628337" target="_blank">Designing DPA Resistant Circuits Using BDD Architecture and Bottom Pre-charge Logic.</a><br>
    Partha De, <b>Kunal Banerjee</b>, Chittaranjan Mandal, Debdeep Mukhopadhyay. <br>
    Euromicro Conference on Digital System Design (DSD), September 2013, pp: 641-644. 
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6526555" target="_blank">A Value Propagation Based Equivalence Checking Method for Verification of Code Motion Techniques.</a><br>
    <b>Kunal Banerjee</b>, Chandan Karfa, Dipankar Sarkar, Chittaranjan Mandal. <br>
    International Symposium on Electronic System Design (ISED), December 2012, pp: 67-71. 
    </li>
<li><a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5992498" target="_blank">Equivalence Checking of Array-Intensive Programs.</a><br>
    Chandan Karfa, <b>Kunal Banerjee</b>, Dipankar Sarkar, Chittaranjan Mandal. <br>
    IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July 2011, pp: 156-161. 
    </li>
</ol>
<h4>Others</h4>
<ol>
  <li><a href="https://arxiv.org/abs/2204.12552" target="_blank">These Deals Won't Last! Longevity, Uniformity and Bias in Product Badge Assignment in E-Commerce Platforms.</a><br>
    Archit Bansal, <b>Kunal Banerjee</b>, Abhijnan Chakraborty. <br>
    Preprint on arXiv, April 2022, arXiv:2204.12552.
  </li>
  <li>Detecting Concept Drift in the Presence of Sparsity - A Case Study of Automated Change Risk Assessment System.<br>
    Vishwas Choudhary, Binay Gupta, Anirban Chatterjee, Subhadip Paul, <b>Kunal Banerjee</b>, Vijay Srinivas Agneeswaran. <br>
    Engineering Dependable and Secure Machine Learning Systems (EDSMLS)@AAAI, March 2022.
  </li>
  <li><a href="https://arxiv.org/abs/1909.07729" target="_blank">K-TanH: Hardware Efficient Activations For Deep Learning.</a><br>
    Abhisek Kundu, Alexander Heinecke, Dhiraj Kalamkar, Sudarshan Srinivasan, Eric C. Qin, Naveen K. Mellempudi, Dipankar Das, <b>Kunal Banerjee</b>, Bharat Kaul, Pradeep Dubey. <br>
    Preprint on arXiv, September 2019, arXiv:1909.07729.
  </li>
  <li><a href="https://arxiv.org/abs/1905.12322" target="_blank">A Study of BFLOAT16 for Deep Learning Training.</a><br>
    Dhiraj Kalamkar, Dheevatsa Mudigere, Naveen Mellempudi, Dipankar Das, <b>Kunal Banerjee</b>, Sasikanth Avancha, Dharma Teja Vooturi, Nataraj Jammalamadaka, Jianyu Huang, Hector Yuen, Jiyan Yang, Jongsoo Park, Alexander Heinecke, Evangelos Georganas, Sudarshan Srinivasan, Abhisek Kundu, Misha Smelyanskiy, Bharat Kaul, Pradeep Dubey. <br>
    Preprint on arXiv, May 2019, arXiv:1905.12322.
  </li>
  <li><a href="https://arxiv.org/abs/1905.09137" target="_blank">A Quick Introduction to Functional Verification of Array-Intensive Programs.</a><br>
    <b>Kunal Banerjee</b>, Chandan Karfa. <br>
    Preprint on arXiv, May 2019, arXiv:1905.09137.
  </li>
  <li><a href="https://2019.isc-program.com/presentation/?id=post129&sess=sess182" target="_blank">Optimizing Deep Learning LSTM Topologies on Intel Xeon Architecture.</a><br>
    <b>Kunal Banerjee</b>, Evangelos Georganas, Dhiraj Kalamkar, Alexander Heinecke. <br>
    ISC High Performance, June 2019, Research Poster. <br>
    <a href="https://www.isc-hpc.com/files/isc_events/documents/ISC2019_Summary.pdf" target="_blank"><font color="#8A0808">Received "Best Research Poster Award" in "Artificial Intelligence and Machine Learning" track</font></a>
  </li>
  <li><a href="http://kunalbanerjee.github.io/documents/sc_2017_poster_abstract.pdf" target="_blank">Understanding the Performance of Small Convolution Operations for CNN on Intel Architecture.</a><br>
    Alexander Heinecke, Evangelos Georganas, <b>Kunal Banerjee</b>, Dhiraj Kalamkar, Narayanan Sundaram, Anand Venkat, Greg Henry, Hans Pabst. <br>
    International Conference for High Performance Computing, Networking, Storage and Analysis (SuperComputing), November 2017, Research Poster.
    </li>
<li><a href="http://arxiv.org/abs/1707.04679" target="_blank">Ternary Residual Networks.</a><br>
    Abhisek Kundu, <b>Kunal Banerjee</b>, Naveen Mellempudi, Dheevatsa Mudigere, Dipankar Das, Bharat Kaul, Pradeep Dubey. <br>
    Preprint on arXiv, July 2017, arXiv:1707.04679. <br>
    (Accepted as <a href="https://mlsys.org/Conferences/doc/2018/24.pdf" target="_blank">extended abstract</a> in SysML 2018. Presented at Intel AI DevCon 2018.)
    </li>
<li><a href="http://kunalbanerjee.github.io/documents/popl_src_2015_draft.pdf" target="_blank">An Equivalence Checking Mechanism for Handling Recurrences in Array-Intensive Programs.</a><br>
    <b>Kunal Banerjee</b>. <br>
    Principles of Programming Languages (POPL): Student Research Competition, January 2015, pp: 1-2.
    </li>
</ol>

<a id="activity"> </a> 
<hr>
<h3> Activities </h3>
<ul>
  <li><b><font color="#8A0808">Program Committee Member</font></b></li><br>
  <a href="https://fila-workshop.github.io/" target="_blank">FILA 2020</a>, <a href="https://iitjammu.ac.in/vdat2022/" target="_blank">VDAT 2022</a>, <a href="https://conference.iitbbs.ac.in/VDAT2020/" target="_blank">VDAT 2020</a>, <a href="https://isoft.acm.org/isec2019/" target="_blank">ISEC 2019</a>, <a href="http://vdat2019.iiti.ac.in/" target="_blank">VDAT 2019</a>, <a href="http://vdat2018.tce.edu/" target="_blank">VDAT 2018</a>, <a href="https://www.iitr.ac.in/vdat2017/" target="_blank">VDAT 2017</a>
</ul>

<ul>
  <li><b><font color="#8A0808">Reviewer</font></b></li><br>
  <a href="https://dl.acm.org/journal/tecs" target="_blank">ACM TECS</a>, <a href="https://ieeeaccess.ieee.org/" target="_blank">IEEE Access</a>, <a href="https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=4563995" target="_blank">IEEE ESL</a>, <a href="https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=43" target="_blank">IEEE TCAD</a>, <a href="https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=92" target="_blank">IEEE TVLSI</a>, <a href="http://digital-library.theiet.org/content/journals/iet-cdt" target="_blank">IET CDT</a>, <a href="https://digital-library.theiet.org/content/journals/iet-sen" target="_blank">IET Software</a> and several conferences
</ul>

<ul>
  <li><b><font color="#8A0808">Tutorials/Talks</font></b></li>
   <ul>
      <li>Delivered a tutorial on <a href="https://dl.acm.org/citation.cfm?id=3180078" target="_blank">Compiler-agnostic Translation Validation</a> at <a href="https://isoft.acm.org/isec2018/tutorials.php" target="_blank">Innovations in Software Engineering Conference (ISEC) 2018</a>.</li>
      <li>Delivered a talk on <a href="http://kunalbanerjee.github.io/documents/TCS_Talk_2014.pdf" target="_blank">Translation Validation of Embedded System Specifications using Equivalence Checking</a> at <a href="https://www.linkedin.com/company/tata-research-development-and-design-centre-trddc/" target="_blank">Tata Research Development and Design Centre (TRDDC)</a>.</li>
      <li>Delivered a talk on <a href="http://kunalbanerjee.github.io/documents/FMUM_2014.pdf" target="_blank">Translation Validation using Path Based Equivalence Checkers Augmented with SMT Solvers</a> at <a href="http://fmindia.cmi.ac.in/update2014/" target="_blank">Formal Methods Update Meeting 2014</a>.</li>
      <li>Delivered a lecture on "Logic Synthesis" at AVLSI Lab Summer Course 2010, IIT Kharagpur.</li>
   </ul>
</ul>

<ul>
  <li><b><font color="#8A0808">Memberships</font></b></li>
   <ul>
      <li> IEEE Senior Member</li>
      <li> ACM Senior Member</li>
   </ul>
</ul>


<hr>
<table width="100%">
<tbody><tr>
<td style="" align="left">
<a href="https://github.com/KunalBanerjee" target="_blank"><img src="http://kunalbanerjee.github.io/images/github_logo.png" width="35"></a>
<a href="https://www.researchgate.net/profile/Kunal_Banerjee" target="_blank"><img src="http://kunalbanerjee.github.io/images/rgate_logo.png" width="35"></a>
<a href="http://www.linkedin.com/in/kunal-banerjee-cse" target="_blank"><img src="http://kunalbanerjee.github.io/images/linkedin_logo.jpg" width="35"></a>
<a href="https://www.facebook.com/kunal.banerjee.cse" target="_blank"><img src="http://kunalbanerjee.github.io/images/facebook_logo.jpg" width="35"></a>
<a href="https://twitter.com/kunal_banerjee_" target="_blank"><img src="http://kunalbanerjee.github.io/images/twitter_logo.png" width="35"></a>
</td>
<td style="" align="right"><font color="gray"> Last updated: Jun 08, 2022.</font></td>
</tr>
</tbody>
</table>


</body>
</html>
