// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _CalCim188_HH_
#define _CalCim188_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Haaris_Core_fadd_Lf8.h"
#include "Haaris_Core_fsub_Mgi.h"
#include "Haaris_Core_fmul_Ngs.h"
#include "Haaris_Core_sitofOgC.h"

namespace ap_rtl {

struct CalCim188 : public sc_module {
    // Port declarations 28
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<35> > p_gradx_data_stream_V_V_dout;
    sc_in< sc_logic > p_gradx_data_stream_V_V_empty_n;
    sc_out< sc_logic > p_gradx_data_stream_V_V_read;
    sc_in< sc_lv<32> > p_grady_rows_V_dout;
    sc_in< sc_logic > p_grady_rows_V_empty_n;
    sc_out< sc_logic > p_grady_rows_V_read;
    sc_in< sc_lv<32> > p_grady_cols_V_dout;
    sc_in< sc_logic > p_grady_cols_V_empty_n;
    sc_out< sc_logic > p_grady_cols_V_read;
    sc_in< sc_lv<35> > p_grady_data_stream_V_V_dout;
    sc_in< sc_logic > p_grady_data_stream_V_V_empty_n;
    sc_out< sc_logic > p_grady_data_stream_V_V_read;
    sc_in< sc_lv<35> > p_gradxy_data_stream_V_V_dout;
    sc_in< sc_logic > p_gradxy_data_stream_V_V_empty_n;
    sc_out< sc_logic > p_gradxy_data_stream_V_V_read;
    sc_out< sc_lv<32> > p_dst_data_stream_V_din;
    sc_in< sc_logic > p_dst_data_stream_V_full_n;
    sc_out< sc_logic > p_dst_data_stream_V_write;
    sc_in< sc_lv<32> > k_dout;
    sc_in< sc_logic > k_empty_n;
    sc_out< sc_logic > k_read;
    sc_signal< sc_lv<32> > ap_var_for_const0;


    // Module declarations
    CalCim188(sc_module_name name);
    SC_HAS_PROCESS(CalCim188);

    ~CalCim188();

    sc_trace_file* mVcdFile;

    Haaris_Core_fadd_Lf8<1,4,32,32,32>* Haaris_Core_fadd_Lf8_U251;
    Haaris_Core_fsub_Mgi<1,4,32,32,32>* Haaris_Core_fsub_Mgi_U252;
    Haaris_Core_fsub_Mgi<1,4,32,32,32>* Haaris_Core_fsub_Mgi_U253;
    Haaris_Core_fmul_Ngs<1,2,32,32,32>* Haaris_Core_fmul_Ngs_U254;
    Haaris_Core_fmul_Ngs<1,2,32,32,32>* Haaris_Core_fmul_Ngs_U255;
    Haaris_Core_fmul_Ngs<1,2,32,32,32>* Haaris_Core_fmul_Ngs_U256;
    Haaris_Core_fmul_Ngs<1,2,32,32,32>* Haaris_Core_fmul_Ngs_U257;
    Haaris_Core_fmul_Ngs<1,2,32,32,32>* Haaris_Core_fmul_Ngs_U258;
    Haaris_Core_fmul_Ngs<1,2,32,32,32>* Haaris_Core_fmul_Ngs_U259;
    Haaris_Core_fmul_Ngs<1,2,32,32,32>* Haaris_Core_fmul_Ngs_U260;
    Haaris_Core_sitofOgC<1,2,64,32>* Haaris_Core_sitofOgC_U261;
    Haaris_Core_sitofOgC<1,2,64,32>* Haaris_Core_sitofOgC_U262;
    Haaris_Core_sitofOgC<1,2,64,32>* Haaris_Core_sitofOgC_U263;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > p_gradx_data_stream_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_i_reg_234;
    sc_signal< sc_logic > p_grady_rows_V_blk_n;
    sc_signal< sc_logic > p_grady_cols_V_blk_n;
    sc_signal< sc_logic > p_grady_data_stream_V_V_blk_n;
    sc_signal< sc_logic > p_gradxy_data_stream_V_V_blk_n;
    sc_signal< sc_logic > p_dst_data_stream_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_lv<1> > exitcond_i_reg_234_pp0_iter16_reg;
    sc_signal< sc_logic > k_blk_n;
    sc_signal< sc_lv<32> > t_V_17_reg_112;
    sc_signal< sc_lv<32> > k_read_reg_210;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > rows_reg_215;
    sc_signal< sc_lv<32> > cols_reg_220;
    sc_signal< sc_lv<1> > exitcond8_i_fu_176_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > i_V_fu_181_p2;
    sc_signal< sc_lv<32> > i_V_reg_229;
    sc_signal< sc_lv<1> > exitcond_i_fu_187_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter17;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_i_reg_234_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_234_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_234_pp0_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_234_pp0_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_234_pp0_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_234_pp0_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_234_pp0_iter7_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_234_pp0_iter8_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_234_pp0_iter9_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_234_pp0_iter10_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_234_pp0_iter11_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_234_pp0_iter12_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_234_pp0_iter13_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_234_pp0_iter14_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_234_pp0_iter15_reg;
    sc_signal< sc_lv<32> > j_V_fu_192_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<35> > tmp_V_reg_243;
    sc_signal< sc_lv<35> > tmp_V_10_reg_248;
    sc_signal< sc_lv<35> > tmp_V_11_reg_253;
    sc_signal< sc_lv<32> > grp_fu_167_p1;
    sc_signal< sc_lv<32> > tmp_i_i_i_reg_273;
    sc_signal< sc_lv<32> > grp_fu_170_p1;
    sc_signal< sc_lv<32> > tmp_i_i22_i_reg_278;
    sc_signal< sc_lv<32> > grp_fu_173_p1;
    sc_signal< sc_lv<32> > tmp_i_i23_i_reg_283;
    sc_signal< sc_lv<32> > grp_fu_136_p2;
    sc_signal< sc_lv<32> > lgx_reg_288;
    sc_signal< sc_lv<32> > grp_fu_141_p2;
    sc_signal< sc_lv<32> > lgy_reg_294;
    sc_signal< sc_lv<32> > grp_fu_146_p2;
    sc_signal< sc_lv<32> > lgxy_reg_300;
    sc_signal< sc_lv<32> > grp_fu_151_p2;
    sc_signal< sc_lv<32> > tmp_60_i_reg_306;
    sc_signal< sc_lv<32> > grp_fu_155_p2;
    sc_signal< sc_lv<32> > tmp_61_i_reg_311;
    sc_signal< sc_lv<32> > grp_fu_123_p2;
    sc_signal< sc_lv<32> > trac_reg_316;
    sc_signal< sc_lv<32> > trac_reg_316_pp0_iter10_reg;
    sc_signal< sc_lv<32> > trac_reg_316_pp0_iter11_reg;
    sc_signal< sc_lv<32> > grp_fu_127_p2;
    sc_signal< sc_lv<32> > det_reg_322;
    sc_signal< sc_lv<32> > det_reg_322_pp0_iter12_reg;
    sc_signal< sc_lv<32> > det_reg_322_pp0_iter13_reg;
    sc_signal< sc_lv<32> > grp_fu_159_p2;
    sc_signal< sc_lv<32> > tmp_62_i_reg_327;
    sc_signal< sc_lv<32> > grp_fu_163_p2;
    sc_signal< sc_lv<32> > tmp_63_i_reg_332;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_lv<32> > t_V_reg_101;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<32> > grp_fu_131_p2;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<64> > grp_fu_167_p0;
    sc_signal< sc_lv<64> > grp_fu_170_p0;
    sc_signal< sc_lv<64> > grp_fu_173_p0;
    sc_signal< sc_logic > grp_fu_123_ce;
    sc_signal< sc_logic > grp_fu_127_ce;
    sc_signal< sc_logic > grp_fu_131_ce;
    sc_signal< sc_logic > grp_fu_136_ce;
    sc_signal< sc_logic > grp_fu_141_ce;
    sc_signal< sc_logic > grp_fu_146_ce;
    sc_signal< sc_logic > grp_fu_151_ce;
    sc_signal< sc_logic > grp_fu_155_ce;
    sc_signal< sc_logic > grp_fu_159_ce;
    sc_signal< sc_logic > grp_fu_163_ce;
    sc_signal< sc_logic > grp_fu_167_ce;
    sc_signal< sc_logic > grp_fu_170_ce;
    sc_signal< sc_logic > grp_fu_173_ce;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state21;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_30A7AC80;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state21();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter7();
    void thread_ap_block_state11_pp0_stage0_iter8();
    void thread_ap_block_state12_pp0_stage0_iter9();
    void thread_ap_block_state13_pp0_stage0_iter10();
    void thread_ap_block_state14_pp0_stage0_iter11();
    void thread_ap_block_state15_pp0_stage0_iter12();
    void thread_ap_block_state16_pp0_stage0_iter13();
    void thread_ap_block_state17_pp0_stage0_iter14();
    void thread_ap_block_state18_pp0_stage0_iter15();
    void thread_ap_block_state19_pp0_stage0_iter16();
    void thread_ap_block_state20_pp0_stage0_iter17();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_block_state9_pp0_stage0_iter6();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_exitcond8_i_fu_176_p2();
    void thread_exitcond_i_fu_187_p2();
    void thread_grp_fu_123_ce();
    void thread_grp_fu_127_ce();
    void thread_grp_fu_131_ce();
    void thread_grp_fu_136_ce();
    void thread_grp_fu_141_ce();
    void thread_grp_fu_146_ce();
    void thread_grp_fu_151_ce();
    void thread_grp_fu_155_ce();
    void thread_grp_fu_159_ce();
    void thread_grp_fu_163_ce();
    void thread_grp_fu_167_ce();
    void thread_grp_fu_167_p0();
    void thread_grp_fu_170_ce();
    void thread_grp_fu_170_p0();
    void thread_grp_fu_173_ce();
    void thread_grp_fu_173_p0();
    void thread_i_V_fu_181_p2();
    void thread_j_V_fu_192_p2();
    void thread_k_blk_n();
    void thread_k_read();
    void thread_p_dst_data_stream_V_blk_n();
    void thread_p_dst_data_stream_V_din();
    void thread_p_dst_data_stream_V_write();
    void thread_p_gradx_data_stream_V_V_blk_n();
    void thread_p_gradx_data_stream_V_V_read();
    void thread_p_gradxy_data_stream_V_V_blk_n();
    void thread_p_gradxy_data_stream_V_V_read();
    void thread_p_grady_cols_V_blk_n();
    void thread_p_grady_cols_V_read();
    void thread_p_grady_data_stream_V_V_blk_n();
    void thread_p_grady_data_stream_V_V_read();
    void thread_p_grady_rows_V_blk_n();
    void thread_p_grady_rows_V_read();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
