// Seed: 2363801510
module module_0 (
    output wire id_0
    , id_2
);
  assign id_2[(1)] = 1'd0;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output wand id_2,
    input tri id_3
);
  logic [1 : -1] id_5;
  ;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  assign id_0 = id_5;
  wire id_6;
endmodule
module module_2 (
    output wand id_0,
    output supply1 id_1,
    input tri id_2
);
  assign id_1 = -1;
  module_0 modCall_1 (id_0);
  logic id_4;
  ;
endmodule
