Restore Archived Project report for C5G_HDMI_VPG
Tue Oct 09 16:41:06 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Restore Archived Project Summary
  3. Restore Archived Project Messages
  4. Files Restored
  5. Files Not Restored



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------+
; Restore Archived Project Summary                                        ;
+---------------------------------+---------------------------------------+
; Restore Archived Project Status ; Successful - Tue Oct 09 16:41:06 2018 ;
; Revision Name                   ; C5G_HDMI_VPG                          ;
; Top-level Entity Name           ; C5G_HDMI_VPG                          ;
; Family                          ; Cyclone V                             ;
+---------------------------------+---------------------------------------+


+-----------------------------------+
; Restore Archived Project Messages ;
+-----------------------------------+
Info: Successfully restored 'F:/QuartusProjects/C5G_v.1.2.2_SystemCD/Demonstrations/C5G_HDMI_VPG/C5G_HDMI_VPG_tmp_archive.qar' into the 'F:/QuartusProjects/TL_PACMAN' directory
Info: Generated report 'C5G_HDMI_VPG.restore.rpt'


+-------------------------------------------------------------------------------------------------+
; Files Restored                                                                                  ;
+-------------------------------------------------------------------------------------------------+
; File Name                                                                                       ;
+-------------------------------------------------------------------------------------------------+
; qar_info.json                                                                                   ;
; C5G_HDMI_VPG.SDC                                                                                ;
; C5G_HDMI_VPG.qpf                                                                                ;
; C5G_HDMI_VPG.qsf                                                                                ;
; C5G_HDMI_VPG.sdc                                                                                ;
; C5G_HDMI_VPG_assignment_defaults.qdf                                                            ;
; HDMI_QSYS.qsys                                                                                  ;
; HDMI_QSYS.sopcinfo                                                                              ;
; HDMI_QSYS/HDMI_QSYS.cmp                                                                         ;
; HDMI_QSYS/synthesis/HDMI_QSYS.debuginfo                                                         ;
; HDMI_QSYS/synthesis/HDMI_QSYS.qip                                                               ;
; HDMI_QSYS/synthesis/HDMI_QSYS.regmap                                                            ;
; HDMI_QSYS/synthesis/HDMI_QSYS.v                                                                 ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_hdmi_tx_int_n.v                                        ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_i2c_scl.v                                              ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_i2c_sda.v                                              ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_irq_mapper.sv                                          ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v                                            ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_led.v                                                  ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v                                    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_avalon_st_adapter.v                  ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_demux.sv                         ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_demux_001.sv                     ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_mux.sv                           ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_mux_002.sv                       ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router.sv                            ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_001.sv                        ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_002.sv                        ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_004.sv                        ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_demux.sv                         ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_demux_002.sv                     ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_mux.sv                           ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_mux_001.sv                       ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.sdc                                         ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v                                           ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.ocp                                     ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.sdc                                     ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v                                       ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_bht_ram.mif                             ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_dc_tag_ram.mif                          ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v                    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck.v                       ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v                   ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_ic_tag_ram.mif                          ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_mult_cell.v                             ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_ociram_default_contents.mif             ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_rf_ram_a.mif                            ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_rf_ram_b.mif                            ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_test_bench.v                            ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.hex                                     ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v                                       ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.qip                                            ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v                                              ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_sysid_qsys.v                                           ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_timer.v                                                ;
; HDMI_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                                          ;
; HDMI_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v                                 ;
; HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                                      ;
; HDMI_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ;
; HDMI_QSYS/synthesis/submodules/altera_merlin_master_agent.sv                                    ;
; HDMI_QSYS/synthesis/submodules/altera_merlin_master_translator.sv                               ;
; HDMI_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv                                  ;
; HDMI_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                                     ;
; HDMI_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                                ;
; HDMI_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv                                 ;
; HDMI_QSYS/synthesis/submodules/altera_reset_controller.sdc                                      ;
; HDMI_QSYS/synthesis/submodules/altera_reset_controller.v                                        ;
; HDMI_QSYS/synthesis/submodules/altera_reset_synchronizer.v                                      ;
; c5g_hdmi_vpg.v                                                                                  ;
; sys_pll.cmp                                                                                     ;
; sys_pll.qip                                                                                     ;
; sys_pll.sip                                                                                     ;
; sys_pll.spd                                                                                     ;
; sys_pll.v                                                                                       ;
; sys_pll/sys_pll_0002.qip                                                                        ;
; sys_pll/sys_pll_0002.v                                                                          ;
; sys_pll_sim/sys_pll.vo                                                                          ;
; vpg_source/pll.cmp                                                                              ;
; vpg_source/pll.qip                                                                              ;
; vpg_source/pll.sip                                                                              ;
; vpg_source/pll.spd                                                                              ;
; vpg_source/pll.v                                                                                ;
; vpg_source/pll/pll_0002.qip                                                                     ;
; vpg_source/pll/pll_0002.v                                                                       ;
; vpg_source/pll_controller.v                                                                     ;
; vpg_source/pll_reconfig.cmp                                                                     ;
; vpg_source/pll_reconfig.qip                                                                     ;
; vpg_source/pll_reconfig.sip                                                                     ;
; vpg_source/pll_reconfig.spd                                                                     ;
; vpg_source/pll_reconfig.v                                                                       ;
; vpg_source/pll_reconfig/altera_pll_reconfig_core.v                                              ;
; vpg_source/pll_reconfig/altera_pll_reconfig_top.v                                               ;
; vpg_source/pll_reconfig/altera_std_synchronizer.v                                               ;
; vpg_source/pll_reconfig_sim/altera_pll_reconfig/altera_pll_reconfig_core.v                      ;
; vpg_source/pll_reconfig_sim/altera_pll_reconfig/altera_pll_reconfig_top.v                       ;
; vpg_source/pll_reconfig_sim/altera_pll_reconfig/altera_std_synchronizer.v                       ;
; vpg_source/pll_reconfig_sim/pll_reconfig.v                                                      ;
; vpg_source/pll_sim/pll.vo                                                                       ;
; vpg_source/vga_generator.v                                                                      ;
; vpg_source/vpg.h                                                                                ;
; vpg_source/vpg.v                                                                                ;
; vpg_source/vpg_mode.v                                                                           ;
+-------------------------------------------------------------------------------------------------+


+--------------------+
; Files Not Restored ;
+--------------------+
; File Name          ;
+--------------------+


