# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Compilator.srcs/sources_1/new/DI_EX.vhd" \
"../../../../Compilator.srcs/sources_1/new/LC.vhd" \
"../../../../Compilator.srcs/sources_1/new/LI_DI.vhd" \
"../../../../Compilator.srcs/sources_1/new/etageMem.vhd" \
"../../../../Compilator.srcs/sources_1/new/memIns.vhd" \
"../../../../Compilator.srcs/sources_1/new/cheminDonnees.vhd" \

# Do not sort compile order
nosort
