<reference anchor="IEEE 1149-1.2001" target="https://ieeexplore.ieee.org/document/938734">
  <front>
    <title>IEEE Standard Test Access Port and Boundary Scan Architecture</title>
    <seriesInfo name="DOI" value="10.1109/IEEESTD.2001.92950"/>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
    </author>
    <date year="2013" month="May" day="21"/>
    <keyword>IEEE Standards</keyword>
    <keyword>Printed circuits</keyword>
    <keyword>Registers</keyword>
    <keyword>Patents</keyword>
    <keyword>Integrated circuits</keyword>
    <keyword>Binary codes</keyword>
    <keyword>boundary scan</keyword>
    <keyword>boundary-scan architecture</keyword>
    <keyword>Boundary-Scan Description Language</keyword>
    <keyword>boundary-scan register</keyword>
    <keyword>BSDL</keyword>
    <keyword>circuit boards</keyword>
    <keyword>circuitry</keyword>
    <keyword>integrated circuit</keyword>
    <keyword>printed circuit boards</keyword>
    <keyword>TAP</keyword>
    <keyword>test</keyword>
    <keyword>test access port</keyword>
    <keyword>VHDL</keyword>
    <keyword>VHSIC Hardware Description Language</keyword>
    <keyword>JTAG</keyword>
    <abstract>Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and support of assembled printed circuit boards is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards.</abstract>
  </front>
</reference>