{"vcs1":{"timestamp_begin":1727597172.089927203, "rt":1.94, "ut":0.82, "st":0.40}}
{"vcselab":{"timestamp_begin":1727597174.119960168, "rt":1.06, "ut":0.24, "st":0.07}}
{"link":{"timestamp_begin":1727597175.262071354, "rt":0.49, "ut":0.23, "st":0.45}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727597171.509444957}
{"VCS_COMP_START_TIME": 1727597171.509444957}
{"VCS_COMP_END_TIME": 1727597177.300536101}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 353516}}
{"stitch_vcselab": {"peak_mem": 242172}}
