ARM GAS  /tmp/ccNnwLKI.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_RCC_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_RCC_DeInit:
  27              	.LFB313:
  28              		.file 1 "../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c"
   1:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
   2:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ******************************************************************************
   3:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @file    stm32l4xx_hal_rcc.c
   4:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @author  MCD Application Team
   5:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
  11:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @verbatim
  12:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ==============================================================================
  13:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ==============================================================================
  15:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..]
  16:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       After reset the device is running from Multiple Speed Internal oscillator
  17:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (4 MHz) with Flash 0 wait state. Flash prefetch buffer, D-Cache
  18:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  19:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  21:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHBs) and Low speed (APBs) busses:
  22:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           all peripherals mapped on these busses are running at MSI speed.
  23:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  24:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) All GPIOs are in analog mode, except the JTAG pins which
  25:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  26:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  27:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..]
  28:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  29:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  30:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
ARM GAS  /tmp/ccNnwLKI.s 			page 2


  31:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
  32:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Configure the AHB and APB busses prescalers
  33:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  34:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  35:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           derived from the System clock (SAIx, RTC, ADC, USB OTG FS/SDMMC1/RNG)
  36:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  37:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @endverbatim
  38:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ******************************************************************************
  39:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @attention
  40:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
  41:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  42:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * All rights reserved.</center></h2>
  43:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
  44:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  45:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * the "License"; You may not use this file except in compliance with the
  46:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * License. You may obtain a copy of the License at:
  47:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *                        opensource.org/licenses/BSD-3-Clause
  48:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
  49:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ******************************************************************************
  50:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  51:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  52:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  53:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #include "stm32l4xx_hal.h"
  54:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  55:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @addtogroup STM32L4xx_HAL_Driver
  56:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
  57:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  58:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  59:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC RCC
  60:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief RCC HAL module driver
  61:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
  62:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  63:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  64:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  65:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  66:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  67:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  68:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  69:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  * @{
  70:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  */
  71:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define HSE_TIMEOUT_VALUE          HSE_STARTUP_TIMEOUT
  72:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define HSI_TIMEOUT_VALUE          2U    /* 2 ms (minimum Tick + 1) */
  73:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define MSI_TIMEOUT_VALUE          2U    /* 2 ms (minimum Tick + 1) */
  74:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_CSR_LSIPREDIV)
  75:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define LSI_TIMEOUT_VALUE          17U   /* 17 ms (16 ms starting time + 1) */
  76:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
  77:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define LSI_TIMEOUT_VALUE          2U    /* 2 ms (minimum Tick + 1) */
  78:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_CSR_LSIPREDIV */
  79:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define HSI48_TIMEOUT_VALUE        2U    /* 2 ms (minimum Tick + 1) */
  80:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define PLL_TIMEOUT_VALUE          2U    /* 2 ms (minimum Tick + 1) */
  81:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define CLOCKSWITCH_TIMEOUT_VALUE  5000U /* 5 s    */
  82:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
  83:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
  84:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  85:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  86:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  87:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
ARM GAS  /tmp/ccNnwLKI.s 			page 3


  88:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
  89:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  90:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define __MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
  91:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  92:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  93:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  94:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define RCC_PLL_OSCSOURCE_CONFIG(__HAL_RCC_PLLSOURCE__) \
  95:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             (MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__HAL_RCC_PLLSOURCE__)))
  96:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
  97:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
  98:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  99:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 100:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 101:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 102:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 103:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Private_Functions RCC Private Functions
 104:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
 105:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 106:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange);
 107:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
 108:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** static uint32_t          RCC_GetSysClockFreqFromPLLSource(void);
 109:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 110:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
 111:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
 112:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 113:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 114:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Exported functions --------------------------------------------------------*/
 115:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 116:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 117:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
 118:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 119:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 120:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 121:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions
 122:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
 123:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @verbatim
 124:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  ===============================================================================
 125:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 126:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  ===============================================================================
 127:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..]
 128:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       This section provides functions allowing to configure the internal and external oscillators
 129:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (HSE, HSI, LSE, MSI, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB1
 130:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        and APB2).
 131:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 132:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 133:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) HSI (high-speed internal): 16 MHz factory-trimmed RC used directly or through
 134:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              the PLL as System clock source.
 135:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 136:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) MSI (Mutiple Speed Internal): Its frequency is software trimmable from 100KHZ to 48MHZ
 137:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              It can be used to generate the clock for the USB OTG FS (48 MHz).
 138:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              The number of flash wait states is automatically adjusted when MSI range is updated wi
 139:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              HAL_RCC_OscConfig() and the MSI is used as System clock source.
 140:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 141:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) LSI (low-speed internal): 32 KHz low consumption RC used as IWDG and/or RTC
 142:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              clock source.
 143:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 144:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) HSE (high-speed external): 4 to 48 MHz crystal oscillator used directly or
ARM GAS  /tmp/ccNnwLKI.s 			page 4


 145:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also optionally as RTC clock sourc
 146:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 147:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) LSE (low-speed external): 32.768 KHz oscillator used optionally as RTC clock source.
 148:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 149:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) PLL (clocked by HSI, HSE or MSI) providing up to three independent output clocks:
 150:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The first output is used to generate the high speed system clock (up to 80MHz).
 151:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 152:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDMMC1 (<= 48 MHz).
 153:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The third output is used to generate an accurate clock to achieve
 154:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 high-quality audio performance on SAI interface.
 155:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 156:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) PLLSAI1 (clocked by HSI, HSE or MSI) providing up to three independent output clocks:
 157:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The first output is used to generate SAR ADC1 clock.
 158:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 159:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDMMC1 (<= 48 MHz).
 160:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The Third output is used to generate an accurate clock to achieve
 161:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 high-quality audio performance on SAI interface.
 162:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 163:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) PLLSAI2 (clocked by HSI, HSE or MSI) providing up to two independent output clocks:
 164:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The first output is used to generate SAR ADC2 clock.
 165:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The second  output is used to generate an accurate clock to achieve
 166:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 high-quality audio performance on SAI interface.
 167:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 168:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) CSS (Clock security system): once enabled, if a HSE clock failure occurs
 169:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             (HSE used directly or through PLL as System clock source), the System clock
 170:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              is automatically switched to HSI and an interrupt is generated if enabled.
 171:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt)
 172:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              exception vector.
 173:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 174:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) MCO (microcontroller clock output): used to output MSI, LSI, HSI, LSE, HSE or
 175:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              main PLL clock (through a configurable prescaler) on PA8 pin.
 176:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 177:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..] System, AHB and APB busses clocks configuration
 178:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) Several clock sources can be used to drive the System clock (SYSCLK): MSI, HSI,
 179:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              HSE and main PLL.
 180:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System clock through configurable
 181:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              prescaler and used to clock the CPU, memory and peripherals mapped
 182:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 183:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              from AHB clock through configurable prescalers and used to clock
 184:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              the peripherals mapped on these busses. You can use
 185:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 186:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 187:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 188:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 189:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (+@) SAI: the SAI clock can be derived either from a specific PLL (PLLSAI1) or (PLLSAI2)
 190:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 from an external clock mapped on the SAI_CKIN pin.
 191:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 You have to use HAL_RCCEx_PeriphCLKConfig() function to configure this clock.
 192:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (+@) RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 193:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 divided by 2 to 31.
 194:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 You have to use __HAL_RCC_RTC_ENABLE() and HAL_RCCEx_PeriphCLKConfig() function
 195:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 to configure this clock.
 196:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (+@) USB OTG FS, SDMMC1 and RNG: USB OTG FS requires a frequency equal to 48 MHz
 197:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 to work correctly, while the SDMMC1 and RNG peripherals require a frequency
 198:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 equal or lower than to 48 MHz. This clock is derived of the main PLL or PLLSAI1
 199:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 through PLLQ divider. You have to enable the peripheral clock and use
 200:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 HAL_RCCEx_PeriphCLKConfig() function to configure this clock.
 201:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (+@) IWDG clock which is always the LSI clock.
ARM GAS  /tmp/ccNnwLKI.s 			page 5


 202:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 203:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 204:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) The maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 is 80 MHz.
 205:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              The clock source frequency should be adapted depending on the device voltage range
 206:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              as listed in the Reference Manual "Clock source frequency versus voltage scaling" chap
 207:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 208:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @endverbatim
 209:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 210:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            Table 1. HCLK clock frequency for STM32L4Rx/STM32L4Sx devices
 211:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            +--------------------------------------------------------+
 212:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            | Latency         |     HCLK clock frequency (MHz)       |
 213:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |--------------------------------------|
 214:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |  voltage range 1  | voltage range 2  |
 215:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |       1.2 V       |     1.0 V        |
 216:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 217:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |0WS(1 CPU cycles)|   0 < HCLK <= 20  |  0 < HCLK <= 8   |
 218:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 219:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |1WS(2 CPU cycles)|  20 < HCLK <= 40  |  8 < HCLK <= 16  |
 220:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 221:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |2WS(3 CPU cycles)|  40 < HCLK <= 60  | 16 < HCLK <= 26  |
 222:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 223:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |3WS(4 CPU cycles)|  60 < HCLK <= 80  | 16 < HCLK <= 26  |
 224:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 225:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |4WS(5 CPU cycles)|  80 < HCLK <= 100 | 16 < HCLK <= 26  |
 226:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 227:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |5WS(6 CPU cycles)| 100 < HCLK <= 120 | 16 < HCLK <= 26  |
 228:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            +--------------------------------------------------------+
 229:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 230:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            Table 2. HCLK clock frequency for other STM32L4 devices
 231:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            +-------------------------------------------------------+
 232:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            | Latency         |    HCLK clock frequency (MHz)       |
 233:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |-------------------------------------|
 234:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 | voltage range 1  | voltage range 2  |
 235:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |      1.2 V       |     1.0 V        |
 236:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 237:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |0WS(1 CPU cycles)|  0 < HCLK <= 16  |  0 < HCLK <= 6   |
 238:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 239:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |1WS(2 CPU cycles)| 16 < HCLK <= 32  |  6 < HCLK <= 12  |
 240:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 241:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |2WS(3 CPU cycles)| 32 < HCLK <= 48  | 12 < HCLK <= 18  |
 242:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 243:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |3WS(4 CPU cycles)| 48 < HCLK <= 64  | 18 < HCLK <= 26  |
 244:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 245:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |4WS(5 CPU cycles)| 64 < HCLK <= 80  | 18 < HCLK <= 26  |
 246:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            +-------------------------------------------------------+
 247:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
 248:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 249:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 250:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
 251:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Reset the RCC clock configuration to the default reset state.
 252:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 253:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - MSI ON and used as system clock source
 254:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - HSE, HSI, PLL, PLLSAI1 and PLLSAI2 OFF
 255:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescalers set to 1.
 256:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - CSS, MCO1 OFF
 257:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - All interrupts disabled
 258:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - All interrupt and reset flags cleared
ARM GAS  /tmp/ccNnwLKI.s 			page 6


 259:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 260:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - Peripheral clock sources
 261:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks (Backup domain)
 262:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval HAL status
 263:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 264:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 265:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
  29              		.loc 1 265 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 82B0     		sub	sp, sp, #8
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
 266:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t tickstart;
 267:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 268:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset to default System clock */
 269:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Set MSION bit */
 270:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_MSION);
  44              		.loc 1 270 3
  45 0006 4A4B     		ldr	r3, .L10
  46 0008 1B68     		ldr	r3, [r3]
  47 000a 494A     		ldr	r2, .L10
  48 000c 43F00103 		orr	r3, r3, #1
  49 0010 1360     		str	r3, [r2]
 271:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 272:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Insure MSIRDY bit is set before writing default MSIRANGE value */
 273:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get start tick */
 274:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  50              		.loc 1 274 15
  51 0012 FFF7FEFF 		bl	HAL_GetTick
  52 0016 7860     		str	r0, [r7, #4]
 275:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 276:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Wait till MSI is ready */
 277:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
  53              		.loc 1 277 8
  54 0018 08E0     		b	.L2
  55              	.L4:
 278:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 279:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
  56              		.loc 1 279 9
  57 001a FFF7FEFF 		bl	HAL_GetTick
  58 001e 0246     		mov	r2, r0
  59              		.loc 1 279 23
  60 0020 7B68     		ldr	r3, [r7, #4]
  61 0022 D31A     		subs	r3, r2, r3
  62              		.loc 1 279 7
  63 0024 022B     		cmp	r3, #2
  64 0026 01D9     		bls	.L2
ARM GAS  /tmp/ccNnwLKI.s 			page 7


 280:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 281:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_TIMEOUT;
  65              		.loc 1 281 14
  66 0028 0323     		movs	r3, #3
  67 002a 7CE0     		b	.L3
  68              	.L2:
 277:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
  69              		.loc 1 277 9
  70 002c 404B     		ldr	r3, .L10
  71 002e 1B68     		ldr	r3, [r3]
  72 0030 03F00203 		and	r3, r3, #2
 277:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
  73              		.loc 1 277 8
  74 0034 002B     		cmp	r3, #0
  75 0036 F0D0     		beq	.L4
 282:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 283:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 284:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 285:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Set MSIRANGE default value */
 286:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, RCC_MSIRANGE_6);
  76              		.loc 1 286 3
  77 0038 3D4B     		ldr	r3, .L10
  78 003a 1B68     		ldr	r3, [r3]
  79 003c 23F0F003 		bic	r3, r3, #240
  80 0040 3B4A     		ldr	r2, .L10
  81 0042 43F06003 		orr	r3, r3, #96
  82 0046 1360     		str	r3, [r2]
 287:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 288:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset CFGR register (MSI is selected as system clock source) */
 289:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
  83              		.loc 1 289 3
  84 0048 394B     		ldr	r3, .L10
  85 004a 0022     		movs	r2, #0
  86 004c 9A60     		str	r2, [r3, #8]
 290:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 291:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable for MSI as system clock source */
 292:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SystemCoreClock = MSI_VALUE;
  87              		.loc 1 292 19
  88 004e 394B     		ldr	r3, .L10+4
  89 0050 394A     		ldr	r2, .L10+8
  90 0052 1A60     		str	r2, [r3]
 293:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 294:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clock settings  */
 295:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(HAL_InitTick(uwTickPrio) != HAL_OK)
  91              		.loc 1 295 6
  92 0054 394B     		ldr	r3, .L10+12
  93 0056 1B68     		ldr	r3, [r3]
  94 0058 1846     		mov	r0, r3
  95 005a FFF7FEFF 		bl	HAL_InitTick
  96 005e 0346     		mov	r3, r0
  97              		.loc 1 295 5
  98 0060 002B     		cmp	r3, #0
  99 0062 01D0     		beq	.L5
 296:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 297:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     return HAL_ERROR;
 100              		.loc 1 297 12
 101 0064 0123     		movs	r3, #1
ARM GAS  /tmp/ccNnwLKI.s 			page 8


 102 0066 5EE0     		b	.L3
 103              	.L5:
 298:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 299:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 300:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Insure MSI selected as system clock source */
 301:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get start tick */
 302:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 104              		.loc 1 302 15
 105 0068 FFF7FEFF 		bl	HAL_GetTick
 106 006c 7860     		str	r0, [r7, #4]
 303:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 304:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Wait till system clock source is ready */
 305:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_MSI)
 107              		.loc 1 305 8
 108 006e 0AE0     		b	.L6
 109              	.L7:
 306:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 307:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 110              		.loc 1 307 9
 111 0070 FFF7FEFF 		bl	HAL_GetTick
 112 0074 0246     		mov	r2, r0
 113              		.loc 1 307 23
 114 0076 7B68     		ldr	r3, [r7, #4]
 115 0078 D31A     		subs	r3, r2, r3
 116              		.loc 1 307 7
 117 007a 41F28832 		movw	r2, #5000
 118 007e 9342     		cmp	r3, r2
 119 0080 01D9     		bls	.L6
 308:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 309:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_TIMEOUT;
 120              		.loc 1 309 14
 121 0082 0323     		movs	r3, #3
 122 0084 4FE0     		b	.L3
 123              	.L6:
 305:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 124              		.loc 1 305 9
 125 0086 2A4B     		ldr	r3, .L10
 126 0088 9B68     		ldr	r3, [r3, #8]
 127 008a 03F00C03 		and	r3, r3, #12
 305:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 128              		.loc 1 305 8
 129 008e 002B     		cmp	r3, #0
 130 0090 EED1     		bne	.L7
 310:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 311:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 312:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 313:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset HSION, HSIKERON, HSIASFS, HSEON, HSECSSON, PLLON, PLLSAIxON bits */
 314:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 315:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 316:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON |
 131              		.loc 1 316 3
 132 0092 274B     		ldr	r3, .L10
 133 0094 1A68     		ldr	r2, [r3]
 134 0096 2649     		ldr	r1, .L10
 135 0098 294B     		ldr	r3, .L10+16
 136 009a 1340     		ands	r3, r3, r2
 137 009c 0B60     		str	r3, [r1]
ARM GAS  /tmp/ccNnwLKI.s 			page 9


 317:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 318:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #elif defined(RCC_PLLSAI1_SUPPORT)
 319:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 320:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON |
 321:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 322:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 323:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 324:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON);
 325:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 326:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 327:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 328:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Insure PLLRDY, PLLSAI1RDY and PLLSAI2RDY (if present) are reset */
 329:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get start tick */
 330:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 138              		.loc 1 330 15
 139 009e FFF7FEFF 		bl	HAL_GetTick
 140 00a2 7860     		str	r0, [r7, #4]
 331:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 332:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 333:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 334:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY) != 0U)
 141              		.loc 1 334 8
 142 00a4 08E0     		b	.L8
 143              	.L9:
 335:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 336:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #elif defined(RCC_PLLSAI1_SUPPORT)
 337:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 338:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY) != 0U)
 339:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 340:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 341:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 342:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 343:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 344:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 345:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 346:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 144              		.loc 1 346 9
 145 00a6 FFF7FEFF 		bl	HAL_GetTick
 146 00aa 0246     		mov	r2, r0
 147              		.loc 1 346 23
 148 00ac 7B68     		ldr	r3, [r7, #4]
 149 00ae D31A     		subs	r3, r2, r3
 150              		.loc 1 346 7
 151 00b0 022B     		cmp	r3, #2
 152 00b2 01D9     		bls	.L8
 347:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 348:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_TIMEOUT;
 153              		.loc 1 348 14
 154 00b4 0323     		movs	r3, #3
 155 00b6 36E0     		b	.L3
 156              	.L8:
 334:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 157              		.loc 1 334 9
 158 00b8 1D4B     		ldr	r3, .L10
 159 00ba 1B68     		ldr	r3, [r3]
 160 00bc 03F02853 		and	r3, r3, #704643072
 334:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccNnwLKI.s 			page 10


 161              		.loc 1 334 8
 162 00c0 002B     		cmp	r3, #0
 163 00c2 F0D1     		bne	.L9
 349:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 350:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 351:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 352:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset PLLCFGR register */
 353:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->PLLCFGR);
 164              		.loc 1 353 3
 165 00c4 1A4B     		ldr	r3, .L10
 166 00c6 0022     		movs	r2, #0
 167 00c8 DA60     		str	r2, [r3, #12]
 354:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_4 );
 168              		.loc 1 354 3
 169 00ca 194B     		ldr	r3, .L10
 170 00cc DB68     		ldr	r3, [r3, #12]
 171 00ce 184A     		ldr	r2, .L10
 172 00d0 43F48053 		orr	r3, r3, #4096
 173 00d4 D360     		str	r3, [r2, #12]
 355:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 356:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 357:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 358:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset PLLSAI1CFGR register */
 359:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->PLLSAI1CFGR);
 174              		.loc 1 359 3
 175 00d6 164B     		ldr	r3, .L10
 176 00d8 0022     		movs	r2, #0
 177 00da 1A61     		str	r2, [r3, #16]
 360:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->PLLSAI1CFGR,  RCC_PLLSAI1CFGR_PLLSAI1N_4 );
 178              		.loc 1 360 3
 179 00dc 144B     		ldr	r3, .L10
 180 00de 1B69     		ldr	r3, [r3, #16]
 181 00e0 134A     		ldr	r2, .L10
 182 00e2 43F48053 		orr	r3, r3, #4096
 183 00e6 1361     		str	r3, [r2, #16]
 361:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 362:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 363:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 364:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 365:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 366:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset PLLSAI2CFGR register */
 367:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->PLLSAI2CFGR);
 184              		.loc 1 367 3
 185 00e8 114B     		ldr	r3, .L10
 186 00ea 0022     		movs	r2, #0
 187 00ec 5A61     		str	r2, [r3, #20]
 368:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->PLLSAI2CFGR,  RCC_PLLSAI2CFGR_PLLSAI2N_4 );
 188              		.loc 1 368 3
 189 00ee 104B     		ldr	r3, .L10
 190 00f0 5B69     		ldr	r3, [r3, #20]
 191 00f2 0F4A     		ldr	r2, .L10
 192 00f4 43F48053 		orr	r3, r3, #4096
 193 00f8 5361     		str	r3, [r2, #20]
 369:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 370:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 371:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 372:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset HSEBYP bit */
ARM GAS  /tmp/ccNnwLKI.s 			page 11


 373:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 194              		.loc 1 373 3
 195 00fa 0D4B     		ldr	r3, .L10
 196 00fc 1B68     		ldr	r3, [r3]
 197 00fe 0C4A     		ldr	r2, .L10
 198 0100 23F48023 		bic	r3, r3, #262144
 199 0104 1360     		str	r3, [r2]
 374:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 375:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Disable all interrupts */
 376:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->CIER);
 200              		.loc 1 376 3
 201 0106 0A4B     		ldr	r3, .L10
 202 0108 0022     		movs	r2, #0
 203 010a 9A61     		str	r2, [r3, #24]
 377:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 378:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Clear all interrupt flags */
 379:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 204              		.loc 1 379 3
 205 010c 084B     		ldr	r3, .L10
 206 010e 4FF0FF32 		mov	r2, #-1
 207 0112 1A62     		str	r2, [r3, #32]
 380:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 381:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Clear all reset flags */
 382:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 208              		.loc 1 382 3
 209 0114 064B     		ldr	r3, .L10
 210 0116 D3F89430 		ldr	r3, [r3, #148]
 211 011a 054A     		ldr	r2, .L10
 212 011c 43F40003 		orr	r3, r3, #8388608
 213 0120 C2F89430 		str	r3, [r2, #148]
 383:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 384:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return HAL_OK;
 214              		.loc 1 384 10
 215 0124 0023     		movs	r3, #0
 216              	.L3:
 385:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 217              		.loc 1 385 1
 218 0126 1846     		mov	r0, r3
 219 0128 0837     		adds	r7, r7, #8
 220              	.LCFI3:
 221              		.cfi_def_cfa_offset 8
 222 012a BD46     		mov	sp, r7
 223              	.LCFI4:
 224              		.cfi_def_cfa_register 13
 225              		@ sp needed
 226 012c 80BD     		pop	{r7, pc}
 227              	.L11:
 228 012e 00BF     		.align	2
 229              	.L10:
 230 0130 00100240 		.word	1073876992
 231 0134 00000000 		.word	SystemCoreClock
 232 0138 00093D00 		.word	4000000
 233 013c 00000000 		.word	uwTickPrio
 234 0140 FFF4FEEA 		.word	-352389889
 235              		.cfi_endproc
 236              	.LFE313:
 238              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
ARM GAS  /tmp/ccNnwLKI.s 			page 12


 239              		.align	1
 240              		.global	HAL_RCC_OscConfig
 241              		.syntax unified
 242              		.thumb
 243              		.thumb_func
 244              		.fpu fpv4-sp-d16
 246              	HAL_RCC_OscConfig:
 247              	.LFB314:
 386:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 387:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
 388:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Initialize the RCC Oscillators according to the specified parameters in the
 389:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 390:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct  pointer to an RCC_OscInitTypeDef structure that
 391:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 392:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 393:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 394:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 395:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 396:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 397:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 398:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 399:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval HAL status
 400:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 401:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 402:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 248              		.loc 1 402 1
 249              		.cfi_startproc
 250              		@ args = 0, pretend = 0, frame = 32
 251              		@ frame_needed = 1, uses_anonymous_args = 0
 252 0000 80B5     		push	{r7, lr}
 253              	.LCFI5:
 254              		.cfi_def_cfa_offset 8
 255              		.cfi_offset 7, -8
 256              		.cfi_offset 14, -4
 257 0002 88B0     		sub	sp, sp, #32
 258              	.LCFI6:
 259              		.cfi_def_cfa_offset 40
 260 0004 00AF     		add	r7, sp, #0
 261              	.LCFI7:
 262              		.cfi_def_cfa_register 7
 263 0006 7860     		str	r0, [r7, #4]
 403:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t tickstart;
 404:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   HAL_StatusTypeDef status;
 405:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t sysclk_source, pll_config;
 406:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 407:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check Null pointer */
 408:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
 264              		.loc 1 408 5
 265 0008 7B68     		ldr	r3, [r7, #4]
 266 000a 002B     		cmp	r3, #0
 267 000c 01D1     		bne	.L13
 409:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 410:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     return HAL_ERROR;
 268              		.loc 1 410 12
 269 000e 0123     		movs	r3, #1
 270 0010 9DE3     		b	.L14
 271              	.L13:
ARM GAS  /tmp/ccNnwLKI.s 			page 13


 411:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 412:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 413:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
 414:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 415:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 416:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 272              		.loc 1 416 19
 273 0012 954B     		ldr	r3, .L85
 274 0014 9B68     		ldr	r3, [r3, #8]
 275              		.loc 1 416 17
 276 0016 03F00C03 		and	r3, r3, #12
 277 001a BB61     		str	r3, [r7, #24]
 417:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 278              		.loc 1 417 16
 279 001c 924B     		ldr	r3, .L85
 280 001e DB68     		ldr	r3, [r3, #12]
 281              		.loc 1 417 14
 282 0020 03F00303 		and	r3, r3, #3
 283 0024 7B61     		str	r3, [r7, #20]
 418:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 419:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*----------------------------- MSI Configuration --------------------------*/
 420:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 284              		.loc 1 420 25
 285 0026 7B68     		ldr	r3, [r7, #4]
 286 0028 1B68     		ldr	r3, [r3]
 287              		.loc 1 420 43
 288 002a 03F01003 		and	r3, r3, #16
 289              		.loc 1 420 5
 290 002e 002B     		cmp	r3, #0
 291 0030 00F0E180 		beq	.L15
 421:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 422:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 423:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 424:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 425:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 426:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 427:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock *
 428:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 292              		.loc 1 428 7
 293 0034 BB69     		ldr	r3, [r7, #24]
 294 0036 002B     		cmp	r3, #0
 295 0038 07D0     		beq	.L16
 296              		.loc 1 428 44 discriminator 1
 297 003a BB69     		ldr	r3, [r7, #24]
 298 003c 0C2B     		cmp	r3, #12
 299 003e 40F08880 		bne	.L17
 429:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 300              		.loc 1 429 45
 301 0042 7B69     		ldr	r3, [r7, #20]
 302 0044 012B     		cmp	r3, #1
 303 0046 40F08480 		bne	.L17
 304              	.L16:
 430:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 431:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 305              		.loc 1 431 11
 306 004a 874B     		ldr	r3, .L85
 307 004c 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccNnwLKI.s 			page 14


 308 004e 03F00203 		and	r3, r3, #2
 309              		.loc 1 431 9
 310 0052 002B     		cmp	r3, #0
 311 0054 05D0     		beq	.L18
 312              		.loc 1 431 72 discriminator 1
 313 0056 7B68     		ldr	r3, [r7, #4]
 314 0058 9B69     		ldr	r3, [r3, #24]
 315              		.loc 1 431 51 discriminator 1
 316 005a 002B     		cmp	r3, #0
 317 005c 01D1     		bne	.L18
 432:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 433:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 318              		.loc 1 433 16
 319 005e 0123     		movs	r3, #1
 320 0060 75E3     		b	.L14
 321              	.L18:
 434:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 435:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 436:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        /* Otherwise, just the calibration and MSI range change are allowed */
 437:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 438:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 439:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 440:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            must be correctly programmed according to the frequency of the CPU clock
 441:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (HCLK) and the supply voltage of the device. */
 442:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 322              		.loc 1 442 29
 323 0062 7B68     		ldr	r3, [r7, #4]
 324 0064 1A6A     		ldr	r2, [r3, #32]
 325              		.loc 1 442 47
 326 0066 804B     		ldr	r3, .L85
 327 0068 1B68     		ldr	r3, [r3]
 328 006a 03F00803 		and	r3, r3, #8
 329 006e 002B     		cmp	r3, #0
 330 0070 04D0     		beq	.L19
 331              		.loc 1 442 47 is_stmt 0 discriminator 1
 332 0072 7D4B     		ldr	r3, .L85
 333 0074 1B68     		ldr	r3, [r3]
 334 0076 03F0F003 		and	r3, r3, #240
 335 007a 05E0     		b	.L20
 336              	.L19:
 337              		.loc 1 442 47 discriminator 2
 338 007c 7A4B     		ldr	r3, .L85
 339 007e D3F89430 		ldr	r3, [r3, #148]
 340 0082 1B09     		lsrs	r3, r3, #4
 341 0084 03F0F003 		and	r3, r3, #240
 342              	.L20:
 343              		.loc 1 442 11 is_stmt 1 discriminator 4
 344 0088 9342     		cmp	r3, r2
 345 008a 23D2     		bcs	.L21
 443:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 444:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* First increase number of wait states update if necessary */
 445:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 346              		.loc 1 445 14
 347 008c 7B68     		ldr	r3, [r7, #4]
 348 008e 1B6A     		ldr	r3, [r3, #32]
 349 0090 1846     		mov	r0, r3
 350 0092 FFF7FEFF 		bl	RCC_SetFlashLatencyFromMSIRange
ARM GAS  /tmp/ccNnwLKI.s 			page 15


 351 0096 0346     		mov	r3, r0
 352              		.loc 1 445 13
 353 0098 002B     		cmp	r3, #0
 354 009a 01D0     		beq	.L22
 446:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 447:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_ERROR;
 355              		.loc 1 447 20
 356 009c 0123     		movs	r3, #1
 357 009e 56E3     		b	.L14
 358              	.L22:
 448:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 449:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 450:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 451:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 359              		.loc 1 451 11
 360 00a0 714B     		ldr	r3, .L85
 361 00a2 1B68     		ldr	r3, [r3]
 362 00a4 704A     		ldr	r2, .L85
 363 00a6 43F00803 		orr	r3, r3, #8
 364 00aa 1360     		str	r3, [r2]
 365 00ac 6E4B     		ldr	r3, .L85
 366 00ae 1B68     		ldr	r3, [r3]
 367 00b0 23F0F002 		bic	r2, r3, #240
 368 00b4 7B68     		ldr	r3, [r7, #4]
 369 00b6 1B6A     		ldr	r3, [r3, #32]
 370 00b8 6B49     		ldr	r1, .L85
 371 00ba 1343     		orrs	r3, r3, r2
 372 00bc 0B60     		str	r3, [r1]
 452:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 453:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 373              		.loc 1 453 11
 374 00be 6A4B     		ldr	r3, .L85
 375 00c0 5B68     		ldr	r3, [r3, #4]
 376 00c2 23F47F42 		bic	r2, r3, #65280
 377 00c6 7B68     		ldr	r3, [r7, #4]
 378 00c8 DB69     		ldr	r3, [r3, #28]
 379 00ca 1B02     		lsls	r3, r3, #8
 380 00cc 6649     		ldr	r1, .L85
 381 00ce 1343     		orrs	r3, r3, r2
 382 00d0 4B60     		str	r3, [r1, #4]
 383 00d2 22E0     		b	.L23
 384              	.L21:
 454:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 455:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         else
 456:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 457:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Else, keep current flash latency while decreasing applies */
 458:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 459:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 385              		.loc 1 459 11
 386 00d4 644B     		ldr	r3, .L85
 387 00d6 1B68     		ldr	r3, [r3]
 388 00d8 634A     		ldr	r2, .L85
 389 00da 43F00803 		orr	r3, r3, #8
 390 00de 1360     		str	r3, [r2]
 391 00e0 614B     		ldr	r3, .L85
 392 00e2 1B68     		ldr	r3, [r3]
 393 00e4 23F0F002 		bic	r2, r3, #240
ARM GAS  /tmp/ccNnwLKI.s 			page 16


 394 00e8 7B68     		ldr	r3, [r7, #4]
 395 00ea 1B6A     		ldr	r3, [r3, #32]
 396 00ec 5E49     		ldr	r1, .L85
 397 00ee 1343     		orrs	r3, r3, r2
 398 00f0 0B60     		str	r3, [r1]
 460:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 461:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 399              		.loc 1 461 11
 400 00f2 5D4B     		ldr	r3, .L85
 401 00f4 5B68     		ldr	r3, [r3, #4]
 402 00f6 23F47F42 		bic	r2, r3, #65280
 403 00fa 7B68     		ldr	r3, [r7, #4]
 404 00fc DB69     		ldr	r3, [r3, #28]
 405 00fe 1B02     		lsls	r3, r3, #8
 406 0100 5949     		ldr	r1, .L85
 407 0102 1343     		orrs	r3, r3, r2
 408 0104 4B60     		str	r3, [r1, #4]
 462:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 463:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Decrease number of wait states update if necessary */
 464:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 409              		.loc 1 464 14
 410 0106 7B68     		ldr	r3, [r7, #4]
 411 0108 1B6A     		ldr	r3, [r3, #32]
 412 010a 1846     		mov	r0, r3
 413 010c FFF7FEFF 		bl	RCC_SetFlashLatencyFromMSIRange
 414 0110 0346     		mov	r3, r0
 415              		.loc 1 464 13
 416 0112 002B     		cmp	r3, #0
 417 0114 01D0     		beq	.L23
 465:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 466:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_ERROR;
 418              		.loc 1 466 20
 419 0116 0123     		movs	r3, #1
 420 0118 19E3     		b	.L14
 421              	.L23:
 467:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 468:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 469:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 470:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Update the SystemCoreClock global variable */
 471:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_
 422              		.loc 1 471 27
 423 011a FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 424 011e 0246     		mov	r2, r0
 425              		.loc 1 471 71
 426 0120 514B     		ldr	r3, .L85
 427 0122 9B68     		ldr	r3, [r3, #8]
 428              		.loc 1 471 106
 429 0124 1B09     		lsrs	r3, r3, #4
 430 0126 03F00F03 		and	r3, r3, #15
 431              		.loc 1 471 70
 432 012a 5049     		ldr	r1, .L85+4
 433 012c CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 434              		.loc 1 471 128
 435 012e 03F01F03 		and	r3, r3, #31
 436              		.loc 1 471 53
 437 0132 22FA03F3 		lsr	r3, r2, r3
 438              		.loc 1 471 25
ARM GAS  /tmp/ccNnwLKI.s 			page 17


 439 0136 4E4A     		ldr	r2, .L85+8
 440 0138 1360     		str	r3, [r2]
 472:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 473:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Configure the source of time base considering new system clocks settings*/
 474:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         status = HAL_InitTick(uwTickPrio);
 441              		.loc 1 474 18
 442 013a 4E4B     		ldr	r3, .L85+12
 443 013c 1B68     		ldr	r3, [r3]
 444 013e 1846     		mov	r0, r3
 445 0140 FFF7FEFF 		bl	HAL_InitTick
 446 0144 0346     		mov	r3, r0
 447 0146 FB73     		strb	r3, [r7, #15]
 475:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(status != HAL_OK)
 448              		.loc 1 475 11
 449 0148 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 450 014a 002B     		cmp	r3, #0
 451 014c 52D0     		beq	.L83
 476:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 477:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return status;
 452              		.loc 1 477 18
 453 014e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 454 0150 FDE2     		b	.L14
 455              	.L17:
 478:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 479:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 480:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 481:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 482:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 483:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the MSI State */
 484:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 456              		.loc 1 484 27
 457 0152 7B68     		ldr	r3, [r7, #4]
 458 0154 9B69     		ldr	r3, [r3, #24]
 459              		.loc 1 484 9
 460 0156 002B     		cmp	r3, #0
 461 0158 32D0     		beq	.L25
 485:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 486:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (MSI). */
 487:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_MSI_ENABLE();
 462              		.loc 1 487 9
 463 015a 434B     		ldr	r3, .L85
 464 015c 1B68     		ldr	r3, [r3]
 465 015e 424A     		ldr	r2, .L85
 466 0160 43F00103 		orr	r3, r3, #1
 467 0164 1360     		str	r3, [r2]
 488:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 489:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get timeout */
 490:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 468              		.loc 1 490 21
 469 0166 FFF7FEFF 		bl	HAL_GetTick
 470 016a 3861     		str	r0, [r7, #16]
 491:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 492:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till MSI is ready */
 493:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 471              		.loc 1 493 14
 472 016c 08E0     		b	.L26
 473              	.L27:
ARM GAS  /tmp/ccNnwLKI.s 			page 18


 494:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 495:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 474              		.loc 1 495 15
 475 016e FFF7FEFF 		bl	HAL_GetTick
 476 0172 0246     		mov	r2, r0
 477              		.loc 1 495 29
 478 0174 3B69     		ldr	r3, [r7, #16]
 479 0176 D31A     		subs	r3, r2, r3
 480              		.loc 1 495 13
 481 0178 022B     		cmp	r3, #2
 482 017a 01D9     		bls	.L26
 496:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 497:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 483              		.loc 1 497 20
 484 017c 0323     		movs	r3, #3
 485 017e E6E2     		b	.L14
 486              	.L26:
 493:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 487              		.loc 1 493 15
 488 0180 394B     		ldr	r3, .L85
 489 0182 1B68     		ldr	r3, [r3]
 490 0184 03F00203 		and	r3, r3, #2
 493:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 491              		.loc 1 493 14
 492 0188 002B     		cmp	r3, #0
 493 018a F0D0     		beq	.L27
 498:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 499:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 500:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 501:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 494              		.loc 1 501 9
 495 018c 364B     		ldr	r3, .L85
 496 018e 1B68     		ldr	r3, [r3]
 497 0190 354A     		ldr	r2, .L85
 498 0192 43F00803 		orr	r3, r3, #8
 499 0196 1360     		str	r3, [r2]
 500 0198 334B     		ldr	r3, .L85
 501 019a 1B68     		ldr	r3, [r3]
 502 019c 23F0F002 		bic	r2, r3, #240
 503 01a0 7B68     		ldr	r3, [r7, #4]
 504 01a2 1B6A     		ldr	r3, [r3, #32]
 505 01a4 3049     		ldr	r1, .L85
 506 01a6 1343     		orrs	r3, r3, r2
 507 01a8 0B60     		str	r3, [r1]
 502:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 503:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 508              		.loc 1 503 9
 509 01aa 2F4B     		ldr	r3, .L85
 510 01ac 5B68     		ldr	r3, [r3, #4]
 511 01ae 23F47F42 		bic	r2, r3, #65280
 512 01b2 7B68     		ldr	r3, [r7, #4]
 513 01b4 DB69     		ldr	r3, [r3, #28]
 514 01b6 1B02     		lsls	r3, r3, #8
 515 01b8 2B49     		ldr	r1, .L85
 516 01ba 1343     		orrs	r3, r3, r2
 517 01bc 4B60     		str	r3, [r1, #4]
 518 01be 1AE0     		b	.L15
ARM GAS  /tmp/ccNnwLKI.s 			page 19


 519              	.L25:
 504:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 505:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 506:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 507:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 508:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (MSI). */
 509:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_MSI_DISABLE();
 520              		.loc 1 509 9
 521 01c0 294B     		ldr	r3, .L85
 522 01c2 1B68     		ldr	r3, [r3]
 523 01c4 284A     		ldr	r2, .L85
 524 01c6 23F00103 		bic	r3, r3, #1
 525 01ca 1360     		str	r3, [r2]
 510:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 511:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get timeout */
 512:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 526              		.loc 1 512 21
 527 01cc FFF7FEFF 		bl	HAL_GetTick
 528 01d0 3861     		str	r0, [r7, #16]
 513:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 514:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till MSI is ready */
 515:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 529              		.loc 1 515 14
 530 01d2 08E0     		b	.L28
 531              	.L29:
 516:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 517:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 532              		.loc 1 517 15
 533 01d4 FFF7FEFF 		bl	HAL_GetTick
 534 01d8 0246     		mov	r2, r0
 535              		.loc 1 517 29
 536 01da 3B69     		ldr	r3, [r7, #16]
 537 01dc D31A     		subs	r3, r2, r3
 538              		.loc 1 517 13
 539 01de 022B     		cmp	r3, #2
 540 01e0 01D9     		bls	.L28
 518:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 519:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 541              		.loc 1 519 20
 542 01e2 0323     		movs	r3, #3
 543 01e4 B3E2     		b	.L14
 544              	.L28:
 515:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 545              		.loc 1 515 15
 546 01e6 204B     		ldr	r3, .L85
 547 01e8 1B68     		ldr	r3, [r3]
 548 01ea 03F00203 		and	r3, r3, #2
 515:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 549              		.loc 1 515 14
 550 01ee 002B     		cmp	r3, #0
 551 01f0 F0D1     		bne	.L29
 552 01f2 00E0     		b	.L15
 553              	.L83:
 431:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 554              		.loc 1 431 9
 555 01f4 00BF     		nop
 556              	.L15:
ARM GAS  /tmp/ccNnwLKI.s 			page 20


 520:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 521:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 522:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 523:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 524:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 525:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 526:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 557              		.loc 1 526 25
 558 01f6 7B68     		ldr	r3, [r7, #4]
 559 01f8 1B68     		ldr	r3, [r3]
 560              		.loc 1 526 43
 561 01fa 03F00103 		and	r3, r3, #1
 562              		.loc 1 526 5
 563 01fe 002B     		cmp	r3, #0
 564 0200 73D0     		beq	.L30
 527:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 528:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 529:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 530:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 531:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 532:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 565              		.loc 1 532 7
 566 0202 BB69     		ldr	r3, [r7, #24]
 567 0204 082B     		cmp	r3, #8
 568 0206 05D0     		beq	.L31
 569              		.loc 1 532 44 discriminator 1
 570 0208 BB69     		ldr	r3, [r7, #24]
 571 020a 0C2B     		cmp	r3, #12
 572 020c 0ED1     		bne	.L32
 533:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 573              		.loc 1 533 45
 574 020e 7B69     		ldr	r3, [r7, #20]
 575 0210 032B     		cmp	r3, #3
 576 0212 0BD1     		bne	.L32
 577              	.L31:
 534:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 535:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 578              		.loc 1 535 11
 579 0214 144B     		ldr	r3, .L85
 580 0216 1B68     		ldr	r3, [r3]
 581 0218 03F40033 		and	r3, r3, #131072
 582              		.loc 1 535 9
 583 021c 002B     		cmp	r3, #0
 584 021e 63D0     		beq	.L84
 585              		.loc 1 535 72 discriminator 1
 586 0220 7B68     		ldr	r3, [r7, #4]
 587 0222 5B68     		ldr	r3, [r3, #4]
 588              		.loc 1 535 51 discriminator 1
 589 0224 002B     		cmp	r3, #0
 590 0226 5FD1     		bne	.L84
 536:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 537:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 591              		.loc 1 537 16
 592 0228 0123     		movs	r3, #1
 593 022a 90E2     		b	.L14
 594              	.L32:
 538:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
ARM GAS  /tmp/ccNnwLKI.s 			page 21


 539:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 540:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 541:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 542:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 543:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 595              		.loc 1 543 7
 596 022c 7B68     		ldr	r3, [r7, #4]
 597 022e 5B68     		ldr	r3, [r3, #4]
 598 0230 B3F5803F 		cmp	r3, #65536
 599 0234 06D1     		bne	.L34
 600              		.loc 1 543 7 is_stmt 0 discriminator 1
 601 0236 0C4B     		ldr	r3, .L85
 602 0238 1B68     		ldr	r3, [r3]
 603 023a 0B4A     		ldr	r2, .L85
 604 023c 43F48033 		orr	r3, r3, #65536
 605 0240 1360     		str	r3, [r2]
 606 0242 25E0     		b	.L35
 607              	.L34:
 608              		.loc 1 543 7 discriminator 2
 609 0244 7B68     		ldr	r3, [r7, #4]
 610 0246 5B68     		ldr	r3, [r3, #4]
 611 0248 B3F5A02F 		cmp	r3, #327680
 612 024c 14D1     		bne	.L36
 613              		.loc 1 543 7 discriminator 3
 614 024e 064B     		ldr	r3, .L85
 615 0250 1B68     		ldr	r3, [r3]
 616 0252 054A     		ldr	r2, .L85
 617 0254 43F48023 		orr	r3, r3, #262144
 618 0258 1360     		str	r3, [r2]
 619 025a 034B     		ldr	r3, .L85
 620 025c 1B68     		ldr	r3, [r3]
 621 025e 024A     		ldr	r2, .L85
 622 0260 43F48033 		orr	r3, r3, #65536
 623 0264 1360     		str	r3, [r2]
 624 0266 13E0     		b	.L35
 625              	.L86:
 626              		.align	2
 627              	.L85:
 628 0268 00100240 		.word	1073876992
 629 026c 00000000 		.word	AHBPrescTable
 630 0270 00000000 		.word	SystemCoreClock
 631 0274 00000000 		.word	uwTickPrio
 632              	.L36:
 633              		.loc 1 543 7 discriminator 4
 634 0278 A04B     		ldr	r3, .L87
 635 027a 1B68     		ldr	r3, [r3]
 636 027c 9F4A     		ldr	r2, .L87
 637 027e 23F48033 		bic	r3, r3, #65536
 638 0282 1360     		str	r3, [r2]
 639 0284 9D4B     		ldr	r3, .L87
 640 0286 1B68     		ldr	r3, [r3]
 641 0288 9C4A     		ldr	r2, .L87
 642 028a 23F48023 		bic	r3, r3, #262144
 643 028e 1360     		str	r3, [r2]
 644              	.L35:
 544:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 545:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the HSE State */
ARM GAS  /tmp/ccNnwLKI.s 			page 22


 546:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 645              		.loc 1 546 27 is_stmt 1
 646 0290 7B68     		ldr	r3, [r7, #4]
 647 0292 5B68     		ldr	r3, [r3, #4]
 648              		.loc 1 546 9
 649 0294 002B     		cmp	r3, #0
 650 0296 13D0     		beq	.L37
 547:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 548:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 549:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 651              		.loc 1 549 21
 652 0298 FFF7FEFF 		bl	HAL_GetTick
 653 029c 3861     		str	r0, [r7, #16]
 550:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 551:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till HSE is ready */
 552:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 654              		.loc 1 552 14
 655 029e 08E0     		b	.L38
 656              	.L39:
 553:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 554:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 657              		.loc 1 554 15
 658 02a0 FFF7FEFF 		bl	HAL_GetTick
 659 02a4 0246     		mov	r2, r0
 660              		.loc 1 554 29
 661 02a6 3B69     		ldr	r3, [r7, #16]
 662 02a8 D31A     		subs	r3, r2, r3
 663              		.loc 1 554 13
 664 02aa 642B     		cmp	r3, #100
 665 02ac 01D9     		bls	.L38
 555:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 556:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 666              		.loc 1 556 20
 667 02ae 0323     		movs	r3, #3
 668 02b0 4DE2     		b	.L14
 669              	.L38:
 552:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 670              		.loc 1 552 15
 671 02b2 924B     		ldr	r3, .L87
 672 02b4 1B68     		ldr	r3, [r3]
 673 02b6 03F40033 		and	r3, r3, #131072
 552:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 674              		.loc 1 552 14
 675 02ba 002B     		cmp	r3, #0
 676 02bc F0D0     		beq	.L39
 677 02be 14E0     		b	.L30
 678              	.L37:
 557:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 558:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 559:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 560:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 561:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 562:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 563:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 679              		.loc 1 563 21
 680 02c0 FFF7FEFF 		bl	HAL_GetTick
 681 02c4 3861     		str	r0, [r7, #16]
ARM GAS  /tmp/ccNnwLKI.s 			page 23


 564:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 565:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 566:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 682              		.loc 1 566 14
 683 02c6 08E0     		b	.L40
 684              	.L41:
 567:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 568:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 685              		.loc 1 568 15
 686 02c8 FFF7FEFF 		bl	HAL_GetTick
 687 02cc 0246     		mov	r2, r0
 688              		.loc 1 568 29
 689 02ce 3B69     		ldr	r3, [r7, #16]
 690 02d0 D31A     		subs	r3, r2, r3
 691              		.loc 1 568 13
 692 02d2 642B     		cmp	r3, #100
 693 02d4 01D9     		bls	.L40
 569:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 570:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 694              		.loc 1 570 20
 695 02d6 0323     		movs	r3, #3
 696 02d8 39E2     		b	.L14
 697              	.L40:
 566:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 698              		.loc 1 566 15
 699 02da 884B     		ldr	r3, .L87
 700 02dc 1B68     		ldr	r3, [r3]
 701 02de 03F40033 		and	r3, r3, #131072
 566:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 702              		.loc 1 566 14
 703 02e2 002B     		cmp	r3, #0
 704 02e4 F0D1     		bne	.L41
 705 02e6 00E0     		b	.L30
 706              	.L84:
 535:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 707              		.loc 1 535 9
 708 02e8 00BF     		nop
 709              	.L30:
 571:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 572:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 573:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 574:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 575:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 576:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 577:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 710              		.loc 1 577 25
 711 02ea 7B68     		ldr	r3, [r7, #4]
 712 02ec 1B68     		ldr	r3, [r3]
 713              		.loc 1 577 43
 714 02ee 03F00203 		and	r3, r3, #2
 715              		.loc 1 577 5
 716 02f2 002B     		cmp	r3, #0
 717 02f4 60D0     		beq	.L42
 578:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 579:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 580:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 581:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
ARM GAS  /tmp/ccNnwLKI.s 			page 24


 582:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 583:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 584:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 718              		.loc 1 584 7
 719 02f6 BB69     		ldr	r3, [r7, #24]
 720 02f8 042B     		cmp	r3, #4
 721 02fa 05D0     		beq	.L43
 722              		.loc 1 584 44 discriminator 1
 723 02fc BB69     		ldr	r3, [r7, #24]
 724 02fe 0C2B     		cmp	r3, #12
 725 0300 19D1     		bne	.L44
 585:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 726              		.loc 1 585 45
 727 0302 7B69     		ldr	r3, [r7, #20]
 728 0304 022B     		cmp	r3, #2
 729 0306 16D1     		bne	.L44
 730              	.L43:
 586:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 587:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* When HSI is used as system clock it will not be disabled */
 588:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 731              		.loc 1 588 11
 732 0308 7C4B     		ldr	r3, .L87
 733 030a 1B68     		ldr	r3, [r3]
 734 030c 03F48063 		and	r3, r3, #1024
 735              		.loc 1 588 9
 736 0310 002B     		cmp	r3, #0
 737 0312 05D0     		beq	.L45
 738              		.loc 1 588 72 discriminator 1
 739 0314 7B68     		ldr	r3, [r7, #4]
 740 0316 DB68     		ldr	r3, [r3, #12]
 741              		.loc 1 588 51 discriminator 1
 742 0318 002B     		cmp	r3, #0
 743 031a 01D1     		bne	.L45
 589:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 590:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 744              		.loc 1 590 16
 745 031c 0123     		movs	r3, #1
 746 031e 16E2     		b	.L14
 747              	.L45:
 591:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 592:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 593:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 594:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 595:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 596:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 748              		.loc 1 596 9
 749 0320 764B     		ldr	r3, .L87
 750 0322 5B68     		ldr	r3, [r3, #4]
 751 0324 23F0F852 		bic	r2, r3, #520093696
 752 0328 7B68     		ldr	r3, [r7, #4]
 753 032a 1B69     		ldr	r3, [r3, #16]
 754 032c 1B06     		lsls	r3, r3, #24
 755 032e 7349     		ldr	r1, .L87
 756 0330 1343     		orrs	r3, r3, r2
 757 0332 4B60     		str	r3, [r1, #4]
 588:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 758              		.loc 1 588 9
ARM GAS  /tmp/ccNnwLKI.s 			page 25


 759 0334 40E0     		b	.L42
 760              	.L44:
 597:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 598:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 599:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 600:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 601:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the HSI State */
 602:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 761              		.loc 1 602 27
 762 0336 7B68     		ldr	r3, [r7, #4]
 763 0338 DB68     		ldr	r3, [r3, #12]
 764              		.loc 1 602 9
 765 033a 002B     		cmp	r3, #0
 766 033c 23D0     		beq	.L46
 603:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 604:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 605:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 767              		.loc 1 605 9
 768 033e 6F4B     		ldr	r3, .L87
 769 0340 1B68     		ldr	r3, [r3]
 770 0342 6E4A     		ldr	r2, .L87
 771 0344 43F48073 		orr	r3, r3, #256
 772 0348 1360     		str	r3, [r2]
 606:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 607:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 608:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 773              		.loc 1 608 21
 774 034a FFF7FEFF 		bl	HAL_GetTick
 775 034e 3861     		str	r0, [r7, #16]
 609:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 610:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 611:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 776              		.loc 1 611 14
 777 0350 08E0     		b	.L47
 778              	.L48:
 612:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 613:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 779              		.loc 1 613 15
 780 0352 FFF7FEFF 		bl	HAL_GetTick
 781 0356 0246     		mov	r2, r0
 782              		.loc 1 613 29
 783 0358 3B69     		ldr	r3, [r7, #16]
 784 035a D31A     		subs	r3, r2, r3
 785              		.loc 1 613 13
 786 035c 022B     		cmp	r3, #2
 787 035e 01D9     		bls	.L47
 614:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 615:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 788              		.loc 1 615 20
 789 0360 0323     		movs	r3, #3
 790 0362 F4E1     		b	.L14
 791              	.L47:
 611:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 792              		.loc 1 611 15
 793 0364 654B     		ldr	r3, .L87
 794 0366 1B68     		ldr	r3, [r3]
 795 0368 03F48063 		and	r3, r3, #1024
ARM GAS  /tmp/ccNnwLKI.s 			page 26


 611:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 796              		.loc 1 611 14
 797 036c 002B     		cmp	r3, #0
 798 036e F0D0     		beq	.L48
 616:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 617:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 618:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 619:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 620:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 799              		.loc 1 620 9
 800 0370 624B     		ldr	r3, .L87
 801 0372 5B68     		ldr	r3, [r3, #4]
 802 0374 23F0F852 		bic	r2, r3, #520093696
 803 0378 7B68     		ldr	r3, [r7, #4]
 804 037a 1B69     		ldr	r3, [r3, #16]
 805 037c 1B06     		lsls	r3, r3, #24
 806 037e 5F49     		ldr	r1, .L87
 807 0380 1343     		orrs	r3, r3, r2
 808 0382 4B60     		str	r3, [r1, #4]
 809 0384 18E0     		b	.L42
 810              	.L46:
 621:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 622:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 623:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 624:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 625:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 811              		.loc 1 625 9
 812 0386 5D4B     		ldr	r3, .L87
 813 0388 1B68     		ldr	r3, [r3]
 814 038a 5C4A     		ldr	r2, .L87
 815 038c 23F48073 		bic	r3, r3, #256
 816 0390 1360     		str	r3, [r2]
 626:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 627:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 628:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 817              		.loc 1 628 21
 818 0392 FFF7FEFF 		bl	HAL_GetTick
 819 0396 3861     		str	r0, [r7, #16]
 629:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 630:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 631:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 820              		.loc 1 631 14
 821 0398 08E0     		b	.L49
 822              	.L50:
 632:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 633:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 823              		.loc 1 633 15
 824 039a FFF7FEFF 		bl	HAL_GetTick
 825 039e 0246     		mov	r2, r0
 826              		.loc 1 633 29
 827 03a0 3B69     		ldr	r3, [r7, #16]
 828 03a2 D31A     		subs	r3, r2, r3
 829              		.loc 1 633 13
 830 03a4 022B     		cmp	r3, #2
 831 03a6 01D9     		bls	.L49
 634:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 635:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
ARM GAS  /tmp/ccNnwLKI.s 			page 27


 832              		.loc 1 635 20
 833 03a8 0323     		movs	r3, #3
 834 03aa D0E1     		b	.L14
 835              	.L49:
 631:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 836              		.loc 1 631 15
 837 03ac 534B     		ldr	r3, .L87
 838 03ae 1B68     		ldr	r3, [r3]
 839 03b0 03F48063 		and	r3, r3, #1024
 631:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 840              		.loc 1 631 14
 841 03b4 002B     		cmp	r3, #0
 842 03b6 F0D1     		bne	.L50
 843              	.L42:
 636:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 637:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 638:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 639:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 640:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 641:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 642:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 844              		.loc 1 642 25
 845 03b8 7B68     		ldr	r3, [r7, #4]
 846 03ba 1B68     		ldr	r3, [r3]
 847              		.loc 1 642 43
 848 03bc 03F00803 		and	r3, r3, #8
 849              		.loc 1 642 5
 850 03c0 002B     		cmp	r3, #0
 851 03c2 3CD0     		beq	.L51
 643:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 644:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 645:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 646:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 647:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the LSI State */
 648:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 852              		.loc 1 648 25
 853 03c4 7B68     		ldr	r3, [r7, #4]
 854 03c6 5B69     		ldr	r3, [r3, #20]
 855              		.loc 1 648 7
 856 03c8 002B     		cmp	r3, #0
 857 03ca 1CD0     		beq	.L52
 649:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 650:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_CSR_LSIPREDIV)
 651:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       uint32_t csr_temp = RCC->CSR;
 652:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 653:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check LSI division factor */
 654:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));
 655:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 656:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 657:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 658:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 659:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 660:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 661:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            /* If LSIRDY is set while LSION is not enabled,
 662:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               LSIPREDIV can't be updated  */
 663:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
 664:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
ARM GAS  /tmp/ccNnwLKI.s 			page 28


 665:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 666:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
 667:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 668:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 669:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_LSI_DISABLE();
 670:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 671:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Get Start Tick*/
 672:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           tickstart = HAL_GetTick();
 673:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 674:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Wait till LSI is disabled */
 675:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 676:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 677:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 678:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 679:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               return HAL_TIMEOUT;
 680:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             }
 681:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 682:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 683:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 684:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Set LSI division factor */
 685:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 686:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 687:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_CSR_LSIPREDIV */
 688:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 689:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 690:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 858              		.loc 1 690 7
 859 03cc 4B4B     		ldr	r3, .L87
 860 03ce D3F89430 		ldr	r3, [r3, #148]
 861 03d2 4A4A     		ldr	r2, .L87
 862 03d4 43F00103 		orr	r3, r3, #1
 863 03d8 C2F89430 		str	r3, [r2, #148]
 691:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 692:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 693:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 864              		.loc 1 693 19
 865 03dc FFF7FEFF 		bl	HAL_GetTick
 866 03e0 3861     		str	r0, [r7, #16]
 694:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 695:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 696:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 867              		.loc 1 696 12
 868 03e2 08E0     		b	.L53
 869              	.L54:
 697:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 698:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 870              		.loc 1 698 13
 871 03e4 FFF7FEFF 		bl	HAL_GetTick
 872 03e8 0246     		mov	r2, r0
 873              		.loc 1 698 27
 874 03ea 3B69     		ldr	r3, [r7, #16]
 875 03ec D31A     		subs	r3, r2, r3
 876              		.loc 1 698 11
 877 03ee 022B     		cmp	r3, #2
 878 03f0 01D9     		bls	.L53
 699:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 700:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
ARM GAS  /tmp/ccNnwLKI.s 			page 29


 879              		.loc 1 700 18
 880 03f2 0323     		movs	r3, #3
 881 03f4 ABE1     		b	.L14
 882              	.L53:
 696:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 883              		.loc 1 696 13
 884 03f6 414B     		ldr	r3, .L87
 885 03f8 D3F89430 		ldr	r3, [r3, #148]
 886 03fc 03F00203 		and	r3, r3, #2
 696:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 887              		.loc 1 696 12
 888 0400 002B     		cmp	r3, #0
 889 0402 EFD0     		beq	.L54
 890 0404 1BE0     		b	.L51
 891              	.L52:
 701:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 702:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 703:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 704:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 705:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 706:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 707:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 892              		.loc 1 707 7
 893 0406 3D4B     		ldr	r3, .L87
 894 0408 D3F89430 		ldr	r3, [r3, #148]
 895 040c 3B4A     		ldr	r2, .L87
 896 040e 23F00103 		bic	r3, r3, #1
 897 0412 C2F89430 		str	r3, [r2, #148]
 708:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 709:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 710:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 898              		.loc 1 710 19
 899 0416 FFF7FEFF 		bl	HAL_GetTick
 900 041a 3861     		str	r0, [r7, #16]
 711:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 712:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till LSI is disabled */
 713:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 901              		.loc 1 713 12
 902 041c 08E0     		b	.L55
 903              	.L56:
 714:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 715:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 904              		.loc 1 715 13
 905 041e FFF7FEFF 		bl	HAL_GetTick
 906 0422 0246     		mov	r2, r0
 907              		.loc 1 715 27
 908 0424 3B69     		ldr	r3, [r7, #16]
 909 0426 D31A     		subs	r3, r2, r3
 910              		.loc 1 715 11
 911 0428 022B     		cmp	r3, #2
 912 042a 01D9     		bls	.L55
 716:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 717:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 913              		.loc 1 717 18
 914 042c 0323     		movs	r3, #3
 915 042e 8EE1     		b	.L14
 916              	.L55:
ARM GAS  /tmp/ccNnwLKI.s 			page 30


 713:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 917              		.loc 1 713 13
 918 0430 324B     		ldr	r3, .L87
 919 0432 D3F89430 		ldr	r3, [r3, #148]
 920 0436 03F00203 		and	r3, r3, #2
 713:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 921              		.loc 1 713 12
 922 043a 002B     		cmp	r3, #0
 923 043c EFD1     		bne	.L56
 924              	.L51:
 718:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 719:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 720:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 721:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 722:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 723:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 925              		.loc 1 723 25
 926 043e 7B68     		ldr	r3, [r7, #4]
 927 0440 1B68     		ldr	r3, [r3]
 928              		.loc 1 723 43
 929 0442 03F00403 		and	r3, r3, #4
 930              		.loc 1 723 5
 931 0446 002B     		cmp	r3, #0
 932 0448 00F0A680 		beq	.L57
 933              	.LBB2:
 724:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 725:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 934              		.loc 1 725 22
 935 044c 0023     		movs	r3, #0
 936 044e FB77     		strb	r3, [r7, #31]
 726:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 727:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 728:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 729:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 730:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 731:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 732:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 937              		.loc 1 732 8
 938 0450 2A4B     		ldr	r3, .L87
 939 0452 9B6D     		ldr	r3, [r3, #88]
 940 0454 03F08053 		and	r3, r3, #268435456
 941              		.loc 1 732 7
 942 0458 002B     		cmp	r3, #0
 943 045a 0DD1     		bne	.L58
 944              	.LBB3:
 733:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 734:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 945              		.loc 1 734 7
 946 045c 274B     		ldr	r3, .L87
 947 045e 9B6D     		ldr	r3, [r3, #88]
 948 0460 264A     		ldr	r2, .L87
 949 0462 43F08053 		orr	r3, r3, #268435456
 950 0466 9365     		str	r3, [r2, #88]
 951 0468 244B     		ldr	r3, .L87
 952 046a 9B6D     		ldr	r3, [r3, #88]
 953 046c 03F08053 		and	r3, r3, #268435456
 954 0470 BB60     		str	r3, [r7, #8]
ARM GAS  /tmp/ccNnwLKI.s 			page 31


 955 0472 BB68     		ldr	r3, [r7, #8]
 956              	.LBE3:
 735:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pwrclkchanged = SET;
 957              		.loc 1 735 21
 958 0474 0123     		movs	r3, #1
 959 0476 FB77     		strb	r3, [r7, #31]
 960              	.L58:
 736:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 737:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 738:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 961              		.loc 1 738 8
 962 0478 214B     		ldr	r3, .L87+4
 963 047a 1B68     		ldr	r3, [r3]
 964 047c 03F48073 		and	r3, r3, #256
 965              		.loc 1 738 7
 966 0480 002B     		cmp	r3, #0
 967 0482 18D1     		bne	.L59
 739:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 740:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 741:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       SET_BIT(PWR->CR1, PWR_CR1_DBP);
 968              		.loc 1 741 7
 969 0484 1E4B     		ldr	r3, .L87+4
 970 0486 1B68     		ldr	r3, [r3]
 971 0488 1D4A     		ldr	r2, .L87+4
 972 048a 43F48073 		orr	r3, r3, #256
 973 048e 1360     		str	r3, [r2]
 742:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 743:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 744:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 974              		.loc 1 744 19
 975 0490 FFF7FEFF 		bl	HAL_GetTick
 976 0494 3861     		str	r0, [r7, #16]
 745:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 746:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 977              		.loc 1 746 12
 978 0496 08E0     		b	.L60
 979              	.L61:
 747:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 748:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 980              		.loc 1 748 13
 981 0498 FFF7FEFF 		bl	HAL_GetTick
 982 049c 0246     		mov	r2, r0
 983              		.loc 1 748 27
 984 049e 3B69     		ldr	r3, [r7, #16]
 985 04a0 D31A     		subs	r3, r2, r3
 986              		.loc 1 748 11
 987 04a2 022B     		cmp	r3, #2
 988 04a4 01D9     		bls	.L60
 749:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 750:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 989              		.loc 1 750 18
 990 04a6 0323     		movs	r3, #3
 991 04a8 51E1     		b	.L14
 992              	.L60:
 746:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 993              		.loc 1 746 13
 994 04aa 154B     		ldr	r3, .L87+4
ARM GAS  /tmp/ccNnwLKI.s 			page 32


 995 04ac 1B68     		ldr	r3, [r3]
 996 04ae 03F48073 		and	r3, r3, #256
 746:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 997              		.loc 1 746 12
 998 04b2 002B     		cmp	r3, #0
 999 04b4 F0D0     		beq	.L61
 1000              	.L59:
 751:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 752:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 753:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 754:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 755:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 756:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_BDCR_LSESYSDIS)
 757:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 758:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 759:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
 760:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS))
 761:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 762:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 763:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 764:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* LSE oscillator bypass enable */
 765:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 766:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 767:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 768:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 769:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 770:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* LSE oscillator enable */
 771:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 772:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 773:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 774:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 775:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 776:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 777:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 778:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 779:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 780:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 1001              		.loc 1 780 5
 1002 04b6 7B68     		ldr	r3, [r7, #4]
 1003 04b8 9B68     		ldr	r3, [r3, #8]
 1004 04ba 012B     		cmp	r3, #1
 1005 04bc 08D1     		bne	.L62
 1006              		.loc 1 780 5 is_stmt 0 discriminator 1
 1007 04be 0F4B     		ldr	r3, .L87
 1008 04c0 D3F89030 		ldr	r3, [r3, #144]
 1009 04c4 0D4A     		ldr	r2, .L87
 1010 04c6 43F00103 		orr	r3, r3, #1
 1011 04ca C2F89030 		str	r3, [r2, #144]
 1012 04ce 29E0     		b	.L63
 1013              	.L62:
 1014              		.loc 1 780 5 discriminator 2
 1015 04d0 7B68     		ldr	r3, [r7, #4]
 1016 04d2 9B68     		ldr	r3, [r3, #8]
 1017 04d4 052B     		cmp	r3, #5
 1018 04d6 15D1     		bne	.L64
 1019              		.loc 1 780 5 discriminator 3
 1020 04d8 084B     		ldr	r3, .L87
ARM GAS  /tmp/ccNnwLKI.s 			page 33


 1021 04da D3F89030 		ldr	r3, [r3, #144]
 1022 04de 074A     		ldr	r2, .L87
 1023 04e0 43F00403 		orr	r3, r3, #4
 1024 04e4 C2F89030 		str	r3, [r2, #144]
 1025 04e8 044B     		ldr	r3, .L87
 1026 04ea D3F89030 		ldr	r3, [r3, #144]
 1027 04ee 034A     		ldr	r2, .L87
 1028 04f0 43F00103 		orr	r3, r3, #1
 1029 04f4 C2F89030 		str	r3, [r2, #144]
 1030 04f8 14E0     		b	.L63
 1031              	.L88:
 1032 04fa 00BF     		.align	2
 1033              	.L87:
 1034 04fc 00100240 		.word	1073876992
 1035 0500 00700040 		.word	1073770496
 1036              	.L64:
 1037              		.loc 1 780 5 discriminator 4
 1038 0504 944B     		ldr	r3, .L89
 1039 0506 D3F89030 		ldr	r3, [r3, #144]
 1040 050a 934A     		ldr	r2, .L89
 1041 050c 23F00103 		bic	r3, r3, #1
 1042 0510 C2F89030 		str	r3, [r2, #144]
 1043 0514 904B     		ldr	r3, .L89
 1044 0516 D3F89030 		ldr	r3, [r3, #144]
 1045 051a 8F4A     		ldr	r2, .L89
 1046 051c 23F00403 		bic	r3, r3, #4
 1047 0520 C2F89030 		str	r3, [r2, #144]
 1048              	.L63:
 781:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
 782:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 783:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the LSE State */
 784:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 1049              		.loc 1 784 25 is_stmt 1
 1050 0524 7B68     		ldr	r3, [r7, #4]
 1051 0526 9B68     		ldr	r3, [r3, #8]
 1052              		.loc 1 784 7
 1053 0528 002B     		cmp	r3, #0
 1054 052a 16D0     		beq	.L65
 785:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 786:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 787:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1055              		.loc 1 787 19
 1056 052c FFF7FEFF 		bl	HAL_GetTick
 1057 0530 3861     		str	r0, [r7, #16]
 788:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 789:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 790:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 1058              		.loc 1 790 12
 1059 0532 0AE0     		b	.L66
 1060              	.L67:
 791:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 792:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 1061              		.loc 1 792 13
 1062 0534 FFF7FEFF 		bl	HAL_GetTick
 1063 0538 0246     		mov	r2, r0
 1064              		.loc 1 792 27
 1065 053a 3B69     		ldr	r3, [r7, #16]
ARM GAS  /tmp/ccNnwLKI.s 			page 34


 1066 053c D31A     		subs	r3, r2, r3
 1067              		.loc 1 792 11
 1068 053e 41F28832 		movw	r2, #5000
 1069 0542 9342     		cmp	r3, r2
 1070 0544 01D9     		bls	.L66
 793:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 794:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1071              		.loc 1 794 18
 1072 0546 0323     		movs	r3, #3
 1073 0548 01E1     		b	.L14
 1074              	.L66:
 790:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1075              		.loc 1 790 13
 1076 054a 834B     		ldr	r3, .L89
 1077 054c D3F89030 		ldr	r3, [r3, #144]
 1078 0550 03F00203 		and	r3, r3, #2
 790:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1079              		.loc 1 790 12
 1080 0554 002B     		cmp	r3, #0
 1081 0556 EDD0     		beq	.L67
 1082 0558 15E0     		b	.L68
 1083              	.L65:
 795:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 796:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 797:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 798:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 799:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 800:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 801:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1084              		.loc 1 801 19
 1085 055a FFF7FEFF 		bl	HAL_GetTick
 1086 055e 3861     		str	r0, [r7, #16]
 802:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 803:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till LSE is disabled */
 804:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 1087              		.loc 1 804 12
 1088 0560 0AE0     		b	.L69
 1089              	.L70:
 805:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 806:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 1090              		.loc 1 806 13
 1091 0562 FFF7FEFF 		bl	HAL_GetTick
 1092 0566 0246     		mov	r2, r0
 1093              		.loc 1 806 27
 1094 0568 3B69     		ldr	r3, [r7, #16]
 1095 056a D31A     		subs	r3, r2, r3
 1096              		.loc 1 806 11
 1097 056c 41F28832 		movw	r2, #5000
 1098 0570 9342     		cmp	r3, r2
 1099 0572 01D9     		bls	.L69
 807:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 808:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1100              		.loc 1 808 18
 1101 0574 0323     		movs	r3, #3
 1102 0576 EAE0     		b	.L14
 1103              	.L69:
 804:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccNnwLKI.s 			page 35


 1104              		.loc 1 804 13
 1105 0578 774B     		ldr	r3, .L89
 1106 057a D3F89030 		ldr	r3, [r3, #144]
 1107 057e 03F00203 		and	r3, r3, #2
 804:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1108              		.loc 1 804 12
 1109 0582 002B     		cmp	r3, #0
 1110 0584 EDD1     		bne	.L70
 1111              	.L68:
 809:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 810:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 811:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 812:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_BDCR_LSESYSDIS)
 813:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* By default, stop disabling LSE propagation */
 814:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 815:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
 816:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 817:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 818:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Restore clock configuration if changed */
 819:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 1112              		.loc 1 819 7
 1113 0586 FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 1114 0588 012B     		cmp	r3, #1
 1115 058a 05D1     		bne	.L57
 820:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 821:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 1116              		.loc 1 821 7
 1117 058c 724B     		ldr	r3, .L89
 1118 058e 9B6D     		ldr	r3, [r3, #88]
 1119 0590 714A     		ldr	r2, .L89
 1120 0592 23F08053 		bic	r3, r3, #268435456
 1121 0596 9365     		str	r3, [r2, #88]
 1122              	.L57:
 1123              	.LBE2:
 822:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 823:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 824:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
 825:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------------ HSI48 Configuration -----------------------*/
 826:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 827:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 828:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 829:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 830:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 831:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the LSI State */
 832:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 833:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 834:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (HSI48). */
 835:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_HSI48_ENABLE();
 836:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 837:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 838:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 839:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 840:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till HSI48 is ready */
 841:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 842:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 843:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 844:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
ARM GAS  /tmp/ccNnwLKI.s 			page 36


 845:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 846:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 847:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 848:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 849:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 850:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 851:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (HSI48). */
 852:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_HSI48_DISABLE();
 853:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 854:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 855:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 856:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 857:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till HSI48 is disabled */
 858:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 859:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 860:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 861:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 862:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 863:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 864:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 865:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 866:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 867:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
 868:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 869:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
 870:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 871:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 872:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 1124              		.loc 1 872 28
 1125 0598 7B68     		ldr	r3, [r7, #4]
 1126 059a 9B6A     		ldr	r3, [r3, #40]
 1127              		.loc 1 872 5
 1128 059c 002B     		cmp	r3, #0
 1129 059e 00F0D580 		beq	.L71
 873:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 874:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 875:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(sysclk_source != RCC_CFGR_SWS_PLL)
 1130              		.loc 1 875 7
 1131 05a2 BB69     		ldr	r3, [r7, #24]
 1132 05a4 0C2B     		cmp	r3, #12
 1133 05a6 00F08E80 		beq	.L72
 876:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 877:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 1134              		.loc 1 877 32
 1135 05aa 7B68     		ldr	r3, [r7, #4]
 1136 05ac 9B6A     		ldr	r3, [r3, #40]
 1137              		.loc 1 877 9
 1138 05ae 022B     		cmp	r3, #2
 1139 05b0 5BD1     		bne	.L73
 878:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 879:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Check the parameters */
 880:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 881:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 882:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 883:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_SUPPORT)
 884:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 885:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLP_SUPPORT */
ARM GAS  /tmp/ccNnwLKI.s 			page 37


 886:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 887:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 888:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 889:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Disable the main PLL. */
 890:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1140              		.loc 1 890 9
 1141 05b2 694B     		ldr	r3, .L89
 1142 05b4 1B68     		ldr	r3, [r3]
 1143 05b6 684A     		ldr	r2, .L89
 1144 05b8 23F08073 		bic	r3, r3, #16777216
 1145 05bc 1360     		str	r3, [r2]
 891:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 892:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 893:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1146              		.loc 1 893 21
 1147 05be FFF7FEFF 		bl	HAL_GetTick
 1148 05c2 3861     		str	r0, [r7, #16]
 894:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 895:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 896:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 1149              		.loc 1 896 14
 1150 05c4 08E0     		b	.L74
 1151              	.L75:
 897:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 898:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1152              		.loc 1 898 15
 1153 05c6 FFF7FEFF 		bl	HAL_GetTick
 1154 05ca 0246     		mov	r2, r0
 1155              		.loc 1 898 29
 1156 05cc 3B69     		ldr	r3, [r7, #16]
 1157 05ce D31A     		subs	r3, r2, r3
 1158              		.loc 1 898 13
 1159 05d0 022B     		cmp	r3, #2
 1160 05d2 01D9     		bls	.L74
 899:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 900:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1161              		.loc 1 900 20
 1162 05d4 0323     		movs	r3, #3
 1163 05d6 BAE0     		b	.L14
 1164              	.L74:
 896:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1165              		.loc 1 896 15
 1166 05d8 5F4B     		ldr	r3, .L89
 1167 05da 1B68     		ldr	r3, [r3]
 1168 05dc 03F00073 		and	r3, r3, #33554432
 896:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1169              		.loc 1 896 14
 1170 05e0 002B     		cmp	r3, #0
 1171 05e2 F0D1     		bne	.L75
 901:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 902:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 903:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 904:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 905:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 1172              		.loc 1 905 9
 1173 05e4 5C4B     		ldr	r3, .L89
 1174 05e6 DA68     		ldr	r2, [r3, #12]
ARM GAS  /tmp/ccNnwLKI.s 			page 38


 1175 05e8 5C4B     		ldr	r3, .L89+4
 1176 05ea 1340     		ands	r3, r3, r2
 1177 05ec 7A68     		ldr	r2, [r7, #4]
 1178 05ee D16A     		ldr	r1, [r2, #44]
 1179 05f0 7A68     		ldr	r2, [r7, #4]
 1180 05f2 126B     		ldr	r2, [r2, #48]
 1181 05f4 013A     		subs	r2, r2, #1
 1182 05f6 1201     		lsls	r2, r2, #4
 1183 05f8 1143     		orrs	r1, r1, r2
 1184 05fa 7A68     		ldr	r2, [r7, #4]
 1185 05fc 526B     		ldr	r2, [r2, #52]
 1186 05fe 1202     		lsls	r2, r2, #8
 1187 0600 1143     		orrs	r1, r1, r2
 1188 0602 7A68     		ldr	r2, [r7, #4]
 1189 0604 D26B     		ldr	r2, [r2, #60]
 1190 0606 5208     		lsrs	r2, r2, #1
 1191 0608 013A     		subs	r2, r2, #1
 1192 060a 5205     		lsls	r2, r2, #21
 1193 060c 1143     		orrs	r1, r1, r2
 1194 060e 7A68     		ldr	r2, [r7, #4]
 1195 0610 126C     		ldr	r2, [r2, #64]
 1196 0612 5208     		lsrs	r2, r2, #1
 1197 0614 013A     		subs	r2, r2, #1
 1198 0616 5206     		lsls	r2, r2, #25
 1199 0618 1143     		orrs	r1, r1, r2
 1200 061a 7A68     		ldr	r2, [r7, #4]
 1201 061c 926B     		ldr	r2, [r2, #56]
 1202 061e 1209     		lsrs	r2, r2, #4
 1203 0620 5204     		lsls	r2, r2, #17
 1204 0622 0A43     		orrs	r2, r2, r1
 1205 0624 4C49     		ldr	r1, .L89
 1206 0626 1343     		orrs	r3, r3, r2
 1207 0628 CB60     		str	r3, [r1, #12]
 906:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLM,
 907:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLN,
 908:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_SUPPORT)
 909:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLP,
 910:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 911:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLQ,
 912:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLR);
 913:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 914:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Enable the main PLL. */
 915:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 1208              		.loc 1 915 9
 1209 062a 4B4B     		ldr	r3, .L89
 1210 062c 1B68     		ldr	r3, [r3]
 1211 062e 4A4A     		ldr	r2, .L89
 1212 0630 43F08073 		orr	r3, r3, #16777216
 1213 0634 1360     		str	r3, [r2]
 916:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 917:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Enable PLL System Clock output. */
 918:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 1214              		.loc 1 918 9
 1215 0636 484B     		ldr	r3, .L89
 1216 0638 DB68     		ldr	r3, [r3, #12]
 1217 063a 474A     		ldr	r2, .L89
 1218 063c 43F08073 		orr	r3, r3, #16777216
ARM GAS  /tmp/ccNnwLKI.s 			page 39


 1219 0640 D360     		str	r3, [r2, #12]
 919:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 920:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 921:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1220              		.loc 1 921 21
 1221 0642 FFF7FEFF 		bl	HAL_GetTick
 1222 0646 3861     		str	r0, [r7, #16]
 922:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 923:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 924:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 1223              		.loc 1 924 14
 1224 0648 08E0     		b	.L76
 1225              	.L77:
 925:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 926:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1226              		.loc 1 926 15
 1227 064a FFF7FEFF 		bl	HAL_GetTick
 1228 064e 0246     		mov	r2, r0
 1229              		.loc 1 926 29
 1230 0650 3B69     		ldr	r3, [r7, #16]
 1231 0652 D31A     		subs	r3, r2, r3
 1232              		.loc 1 926 13
 1233 0654 022B     		cmp	r3, #2
 1234 0656 01D9     		bls	.L76
 927:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 928:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1235              		.loc 1 928 20
 1236 0658 0323     		movs	r3, #3
 1237 065a 78E0     		b	.L14
 1238              	.L76:
 924:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1239              		.loc 1 924 15
 1240 065c 3E4B     		ldr	r3, .L89
 1241 065e 1B68     		ldr	r3, [r3]
 1242 0660 03F00073 		and	r3, r3, #33554432
 924:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1243              		.loc 1 924 14
 1244 0664 002B     		cmp	r3, #0
 1245 0666 F0D0     		beq	.L77
 1246 0668 70E0     		b	.L71
 1247              	.L73:
 929:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 930:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 931:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 932:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 933:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 934:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Disable the main PLL. */
 935:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1248              		.loc 1 935 9
 1249 066a 3B4B     		ldr	r3, .L89
 1250 066c 1B68     		ldr	r3, [r3]
 1251 066e 3A4A     		ldr	r2, .L89
 1252 0670 23F08073 		bic	r3, r3, #16777216
 1253 0674 1360     		str	r3, [r2]
 936:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 937:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Disable all PLL outputs to save power if no PLLs on */
 938:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
ARM GAS  /tmp/ccNnwLKI.s 			page 40


 939:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 1254              		.loc 1 939 12
 1255 0676 384B     		ldr	r3, .L89
 1256 0678 1B68     		ldr	r3, [r3]
 1257 067a 03F02053 		and	r3, r3, #671088640
 1258              		.loc 1 939 11
 1259 067e 002B     		cmp	r3, #0
 1260 0680 05D1     		bne	.L78
 940:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 941:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 1261              		.loc 1 941 11
 1262 0682 354B     		ldr	r3, .L89
 1263 0684 DB68     		ldr	r3, [r3, #12]
 1264 0686 344A     		ldr	r2, .L89
 1265 0688 23F00303 		bic	r3, r3, #3
 1266 068c D360     		str	r3, [r2, #12]
 1267              	.L78:
 942:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 943:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #elif defined(RCC_PLLSAI1_SUPPORT)
 944:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 945:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 946:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 947:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 948:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 949:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 950:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */
 951:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 952:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 953:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 1268              		.loc 1 953 9
 1269 068e 324B     		ldr	r3, .L89
 1270 0690 DB68     		ldr	r3, [r3, #12]
 1271 0692 314A     		ldr	r2, .L89
 1272 0694 23F08873 		bic	r3, r3, #17825792
 1273 0698 23F48033 		bic	r3, r3, #65536
 1274 069c D360     		str	r3, [r2, #12]
 954:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #elif defined(RCC_PLLSAI1_SUPPORT)
 955:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 956:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 957:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 958:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 959:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 960:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 961:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1275              		.loc 1 961 21
 1276 069e FFF7FEFF 		bl	HAL_GetTick
 1277 06a2 3861     		str	r0, [r7, #16]
 962:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 963:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 964:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 1278              		.loc 1 964 14
 1279 06a4 08E0     		b	.L79
 1280              	.L80:
 965:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 966:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1281              		.loc 1 966 15
 1282 06a6 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/ccNnwLKI.s 			page 41


 1283 06aa 0246     		mov	r2, r0
 1284              		.loc 1 966 29
 1285 06ac 3B69     		ldr	r3, [r7, #16]
 1286 06ae D31A     		subs	r3, r2, r3
 1287              		.loc 1 966 13
 1288 06b0 022B     		cmp	r3, #2
 1289 06b2 01D9     		bls	.L79
 967:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 968:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1290              		.loc 1 968 20
 1291 06b4 0323     		movs	r3, #3
 1292 06b6 4AE0     		b	.L14
 1293              	.L79:
 964:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1294              		.loc 1 964 15
 1295 06b8 274B     		ldr	r3, .L89
 1296 06ba 1B68     		ldr	r3, [r3]
 1297 06bc 03F00073 		and	r3, r3, #33554432
 964:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1298              		.loc 1 964 14
 1299 06c0 002B     		cmp	r3, #0
 1300 06c2 F0D1     		bne	.L80
 1301 06c4 42E0     		b	.L71
 1302              	.L72:
 969:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 970:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 971:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 972:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 973:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 974:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 975:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 976:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 1303              		.loc 1 976 33
 1304 06c6 7B68     		ldr	r3, [r7, #4]
 1305 06c8 9B6A     		ldr	r3, [r3, #40]
 1306              		.loc 1 976 9
 1307 06ca 012B     		cmp	r3, #1
 1308 06cc 01D1     		bne	.L81
 977:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 978:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 1309              		.loc 1 978 16
 1310 06ce 0123     		movs	r3, #1
 1311 06d0 3DE0     		b	.L14
 1312              	.L81:
 979:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 980:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 981:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 982:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         pll_config = RCC->PLLCFGR;
 1313              		.loc 1 982 25
 1314 06d2 214B     		ldr	r3, .L89
 1315              		.loc 1 982 20
 1316 06d4 DB68     		ldr	r3, [r3, #12]
 1317 06d6 7B61     		str	r3, [r7, #20]
 983:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 984:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 1318              		.loc 1 984 13
 1319 06d8 7B69     		ldr	r3, [r7, #20]
ARM GAS  /tmp/ccNnwLKI.s 			page 42


 1320 06da 03F00302 		and	r2, r3, #3
 1321              		.loc 1 984 80
 1322 06de 7B68     		ldr	r3, [r7, #4]
 1323 06e0 DB6A     		ldr	r3, [r3, #44]
 1324              		.loc 1 984 11
 1325 06e2 9A42     		cmp	r2, r3
 1326 06e4 30D1     		bne	.L82
 985:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC
 1327              		.loc 1 985 13 discriminator 1
 1328 06e6 7B69     		ldr	r3, [r7, #20]
 1329 06e8 03F07002 		and	r2, r3, #112
 1330              		.loc 1 985 82 discriminator 1
 1331 06ec 7B68     		ldr	r3, [r7, #4]
 1332 06ee 1B6B     		ldr	r3, [r3, #48]
 1333              		.loc 1 985 88 discriminator 1
 1334 06f0 013B     		subs	r3, r3, #1
 1335              		.loc 1 985 94 discriminator 1
 1336 06f2 1B01     		lsls	r3, r3, #4
 984:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC
 1337              		.loc 1 984 92 discriminator 1
 1338 06f4 9A42     		cmp	r2, r3
 1339 06f6 27D1     		bne	.L82
 986:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFG
 1340              		.loc 1 986 13
 1341 06f8 7B69     		ldr	r3, [r7, #20]
 1342 06fa 03F4FE42 		and	r2, r3, #32512
 1343              		.loc 1 986 81
 1344 06fe 7B68     		ldr	r3, [r7, #4]
 1345 0700 5B6B     		ldr	r3, [r3, #52]
 1346              		.loc 1 986 87
 1347 0702 1B02     		lsls	r3, r3, #8
 985:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC
 1348              		.loc 1 985 120
 1349 0704 9A42     		cmp	r2, r3
 1350 0706 1FD1     		bne	.L82
 987:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_SUPPORT)
 988:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
 989:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFG
 990:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 991:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_
 1351              		.loc 1 991 13
 1352 0708 7B69     		ldr	r3, [r7, #20]
 1353 070a 03F40033 		and	r3, r3, #131072
 1354              		.loc 1 991 82
 1355 070e 7A68     		ldr	r2, [r7, #4]
 1356 0710 926B     		ldr	r2, [r2, #56]
 1357              		.loc 1 991 111
 1358 0712 072A     		cmp	r2, #7
 1359 0714 14BF     		ite	ne
 1360 0716 0122     		movne	r2, #1
 1361 0718 0022     		moveq	r2, #0
 1362 071a D2B2     		uxtb	r2, r2
 986:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFG
 1363              		.loc 1 986 113
 1364 071c 9342     		cmp	r3, r2
 1365 071e 13D1     		bne	.L82
 992:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
ARM GAS  /tmp/ccNnwLKI.s 			page 43


 993:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 994:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 
 1366              		.loc 1 994 13
 1367 0720 7B69     		ldr	r3, [r7, #20]
 1368 0722 03F4C002 		and	r2, r3, #6291456
 1369              		.loc 1 994 84
 1370 0726 7B68     		ldr	r3, [r7, #4]
 1371 0728 DB6B     		ldr	r3, [r3, #60]
 1372              		.loc 1 994 91
 1373 072a 5B08     		lsrs	r3, r3, #1
 1374              		.loc 1 994 98
 1375 072c 013B     		subs	r3, r3, #1
 1376              		.loc 1 994 104
 1377 072e 5B05     		lsls	r3, r3, #21
 991:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 1378              		.loc 1 991 118
 1379 0730 9A42     		cmp	r2, r3
 1380 0732 09D1     		bne	.L82
 995:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 
 1381              		.loc 1 995 13
 1382 0734 7B69     		ldr	r3, [r7, #20]
 1383 0736 03F0C062 		and	r2, r3, #100663296
 1384              		.loc 1 995 84
 1385 073a 7B68     		ldr	r3, [r7, #4]
 1386 073c 1B6C     		ldr	r3, [r3, #64]
 1387              		.loc 1 995 91
 1388 073e 5B08     		lsrs	r3, r3, #1
 1389              		.loc 1 995 98
 1390 0740 013B     		subs	r3, r3, #1
 1391              		.loc 1 995 104
 1392 0742 5B06     		lsls	r3, r3, #25
 994:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 
 1393              		.loc 1 994 130
 1394 0744 9A42     		cmp	r2, r3
 1395 0746 01D0     		beq	.L71
 1396              	.L82:
 996:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 997:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
 1397              		.loc 1 997 18
 1398 0748 0123     		movs	r3, #1
 1399 074a 00E0     		b	.L14
 1400              	.L71:
 998:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 999:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1000:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1001:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1002:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return HAL_OK;
 1401              		.loc 1 1002 10
 1402 074c 0023     		movs	r3, #0
 1403              	.L14:
1003:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 1404              		.loc 1 1003 1
 1405 074e 1846     		mov	r0, r3
 1406 0750 2037     		adds	r7, r7, #32
 1407              	.LCFI8:
 1408              		.cfi_def_cfa_offset 8
 1409 0752 BD46     		mov	sp, r7
ARM GAS  /tmp/ccNnwLKI.s 			page 44


 1410              	.LCFI9:
 1411              		.cfi_def_cfa_register 13
 1412              		@ sp needed
 1413 0754 80BD     		pop	{r7, pc}
 1414              	.L90:
 1415 0756 00BF     		.align	2
 1416              	.L89:
 1417 0758 00100240 		.word	1073876992
 1418 075c 8C809DF9 		.word	-107118452
 1419              		.cfi_endproc
 1420              	.LFE314:
 1422              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1423              		.align	1
 1424              		.global	HAL_RCC_ClockConfig
 1425              		.syntax unified
 1426              		.thumb
 1427              		.thumb_func
 1428              		.fpu fpv4-sp-d16
 1430              	HAL_RCC_ClockConfig:
 1431              	.LFB315:
1004:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1005:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1006:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Initialize the CPU, AHB and APB busses clocks according to the specified
1007:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
1008:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct  pointer to an RCC_OscInitTypeDef structure that
1009:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
1010:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  FLatency  FLASH Latency
1011:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1012:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_0   FLASH 0 Latency cycle
1013:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_1   FLASH 1 Latency cycle
1014:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_2   FLASH 2 Latency cycles
1015:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_3   FLASH 3 Latency cycles
1016:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_4   FLASH 4 Latency cycles
1017:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @if STM32L4S9xx
1018:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_5   FLASH 5 Latency cycles
1019:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_6   FLASH 6 Latency cycles
1020:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_7   FLASH 7 Latency cycles
1021:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_8   FLASH 8 Latency cycles
1022:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_9   FLASH 9 Latency cycles
1023:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_10  FLASH 10 Latency cycles
1024:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_11  FLASH 11 Latency cycles
1025:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_12  FLASH 12 Latency cycles
1026:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_13  FLASH 13 Latency cycles
1027:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_14  FLASH 14 Latency cycles
1028:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_15  FLASH 15 Latency cycles
1029:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @endif
1030:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1031:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
1032:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
1033:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1034:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The MSI is used by default as system clock source after
1035:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         startup from Reset, wake-up from STANDBY mode. After restart from Reset,
1036:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         the MSI frequency is set to its default value 4 MHz.
1037:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1038:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The HSI can be selected as system clock source after
1039:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         from STOP modes or in case of failure of the HSE used directly or indirectly
1040:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         as system clock (if the Clock Security System CSS is enabled).
ARM GAS  /tmp/ccNnwLKI.s 			page 45


1041:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1042:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
1043:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
1044:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
1045:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         occur when the clock source is ready.
1046:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1047:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   You can use HAL_RCC_GetClockConfig() function to know which clock is
1048:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         currently used as system clock source.
1049:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1050:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
1051:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
1052:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
1053:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1054:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1055:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
1056:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 1432              		.loc 1 1056 1
 1433              		.cfi_startproc
 1434              		@ args = 0, pretend = 0, frame = 16
 1435              		@ frame_needed = 1, uses_anonymous_args = 0
 1436 0000 80B5     		push	{r7, lr}
 1437              	.LCFI10:
 1438              		.cfi_def_cfa_offset 8
 1439              		.cfi_offset 7, -8
 1440              		.cfi_offset 14, -4
 1441 0002 84B0     		sub	sp, sp, #16
 1442              	.LCFI11:
 1443              		.cfi_def_cfa_offset 24
 1444 0004 00AF     		add	r7, sp, #0
 1445              	.LCFI12:
 1446              		.cfi_def_cfa_register 7
 1447 0006 7860     		str	r0, [r7, #4]
 1448 0008 3960     		str	r1, [r7]
1057:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t tickstart;
1058:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1059:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t hpre = RCC_SYSCLK_DIV1;
1060:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1061:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   HAL_StatusTypeDef status;
1062:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1063:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check Null pointer */
1064:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 1449              		.loc 1 1064 5
 1450 000a 7B68     		ldr	r3, [r7, #4]
 1451 000c 002B     		cmp	r3, #0
 1452 000e 01D1     		bne	.L92
1065:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1066:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     return HAL_ERROR;
 1453              		.loc 1 1066 12
 1454 0010 0123     		movs	r3, #1
 1455 0012 C8E0     		b	.L93
 1456              	.L92:
1067:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1068:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1069:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
1070:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
1071:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
1072:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccNnwLKI.s 			page 46


1073:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
1074:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     must be correctly programmed according to the frequency of the CPU clock
1075:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     (HCLK) and the supply voltage of the device. */
1076:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1077:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
1078:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 1457              		.loc 1 1078 17
 1458 0014 664B     		ldr	r3, .L106
 1459 0016 1B68     		ldr	r3, [r3]
 1460 0018 03F00703 		and	r3, r3, #7
 1461              		.loc 1 1078 5
 1462 001c 3A68     		ldr	r2, [r7]
 1463 001e 9A42     		cmp	r2, r3
 1464 0020 10D9     		bls	.L94
1079:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1080:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
1081:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 1465              		.loc 1 1081 5
 1466 0022 634B     		ldr	r3, .L106
 1467 0024 1B68     		ldr	r3, [r3]
 1468 0026 23F00702 		bic	r2, r3, #7
 1469 002a 6149     		ldr	r1, .L106
 1470 002c 3B68     		ldr	r3, [r7]
 1471 002e 1343     		orrs	r3, r3, r2
 1472 0030 0B60     		str	r3, [r1]
1082:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1083:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
1084:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
1085:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 1473              		.loc 1 1085 8
 1474 0032 5F4B     		ldr	r3, .L106
 1475 0034 1B68     		ldr	r3, [r3]
 1476 0036 03F00703 		and	r3, r3, #7
 1477              		.loc 1 1085 7
 1478 003a 3A68     		ldr	r2, [r7]
 1479 003c 9A42     		cmp	r2, r3
 1480 003e 01D0     		beq	.L94
1086:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1087:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_ERROR;
 1481              		.loc 1 1087 14
 1482 0040 0123     		movs	r3, #1
 1483 0042 B0E0     		b	.L93
 1484              	.L94:
1088:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1089:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1090:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1091:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
1092:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 1485              		.loc 1 1092 25
 1486 0044 7B68     		ldr	r3, [r7, #4]
 1487 0046 1B68     		ldr	r3, [r3]
 1488              		.loc 1 1092 38
 1489 0048 03F00103 		and	r3, r3, #1
 1490              		.loc 1 1092 5
 1491 004c 002B     		cmp	r3, #0
 1492 004e 4CD0     		beq	.L95
1093:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
ARM GAS  /tmp/ccNnwLKI.s 			page 47


1094:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
1095:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1096:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
1097:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 1493              		.loc 1 1097 25
 1494 0050 7B68     		ldr	r3, [r7, #4]
 1495 0052 5B68     		ldr	r3, [r3, #4]
 1496              		.loc 1 1097 7
 1497 0054 032B     		cmp	r3, #3
 1498 0056 07D1     		bne	.L96
1098:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1099:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the PLL ready flag */
1100:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 1499              		.loc 1 1100 10
 1500 0058 564B     		ldr	r3, .L106+4
 1501 005a 1B68     		ldr	r3, [r3]
 1502 005c 03F00073 		and	r3, r3, #33554432
 1503              		.loc 1 1100 9
 1504 0060 002B     		cmp	r3, #0
 1505 0062 21D1     		bne	.L97
1101:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1102:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 1506              		.loc 1 1102 16
 1507 0064 0123     		movs	r3, #1
 1508 0066 9EE0     		b	.L93
 1509              	.L96:
1103:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1104:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1105:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
1106:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Compute target PLL output frequency */
1107:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
1108:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1109:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
1110:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1111:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
1112:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
1113:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           hpre = RCC_SYSCLK_DIV2;
1114:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1115:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (R
1116:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1117:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
1118:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
1119:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           hpre = RCC_SYSCLK_DIV2;
1120:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1121:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         else
1122:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1123:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* nothing to do */
1124:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1125:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1126:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1127:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1128:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1129:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1130:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* HSE is selected as System Clock Source */
1131:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 1510              		.loc 1 1131 27
 1511 0068 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccNnwLKI.s 			page 48


 1512 006a 5B68     		ldr	r3, [r3, #4]
 1513              		.loc 1 1131 9
 1514 006c 022B     		cmp	r3, #2
 1515 006e 07D1     		bne	.L98
1132:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1133:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Check the HSE ready flag */
1134:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 1516              		.loc 1 1134 12
 1517 0070 504B     		ldr	r3, .L106+4
 1518 0072 1B68     		ldr	r3, [r3]
 1519 0074 03F40033 		and	r3, r3, #131072
 1520              		.loc 1 1134 11
 1521 0078 002B     		cmp	r3, #0
 1522 007a 15D1     		bne	.L97
1135:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1136:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
 1523              		.loc 1 1136 18
 1524 007c 0123     		movs	r3, #1
 1525 007e 92E0     		b	.L93
 1526              	.L98:
1137:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1138:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1139:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI is selected as System Clock Source */
1140:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 1527              		.loc 1 1140 32
 1528 0080 7B68     		ldr	r3, [r7, #4]
 1529 0082 5B68     		ldr	r3, [r3, #4]
 1530              		.loc 1 1140 14
 1531 0084 002B     		cmp	r3, #0
 1532 0086 07D1     		bne	.L99
1141:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1142:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Check the MSI ready flag */
1143:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 1533              		.loc 1 1143 12
 1534 0088 4A4B     		ldr	r3, .L106+4
 1535 008a 1B68     		ldr	r3, [r3]
 1536 008c 03F00203 		and	r3, r3, #2
 1537              		.loc 1 1143 11
 1538 0090 002B     		cmp	r3, #0
 1539 0092 09D1     		bne	.L97
1144:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1145:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
 1540              		.loc 1 1145 18
 1541 0094 0123     		movs	r3, #1
 1542 0096 86E0     		b	.L93
 1543              	.L99:
1146:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1147:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1148:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* HSI is selected as System Clock Source */
1149:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
1150:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1151:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Check the HSI ready flag */
1152:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 1544              		.loc 1 1152 12
 1545 0098 464B     		ldr	r3, .L106+4
 1546 009a 1B68     		ldr	r3, [r3]
 1547 009c 03F48063 		and	r3, r3, #1024
ARM GAS  /tmp/ccNnwLKI.s 			page 49


 1548              		.loc 1 1152 11
 1549 00a0 002B     		cmp	r3, #0
 1550 00a2 01D1     		bne	.L97
1153:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1154:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
 1551              		.loc 1 1154 18
 1552 00a4 0123     		movs	r3, #1
 1553 00a6 7EE0     		b	.L93
 1554              	.L97:
1155:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1156:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1157:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1158:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz *
1159:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(HAL_RCC_GetSysClockFreq() > 80000000U)
1160:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1161:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
1162:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
1163:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         hpre = RCC_SYSCLK_DIV2;
1164:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1165:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1166:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1167:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1168:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1169:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 1555              		.loc 1 1169 5
 1556 00a8 424B     		ldr	r3, .L106+4
 1557 00aa 9B68     		ldr	r3, [r3, #8]
 1558 00ac 23F00302 		bic	r2, r3, #3
 1559 00b0 7B68     		ldr	r3, [r7, #4]
 1560 00b2 5B68     		ldr	r3, [r3, #4]
 1561 00b4 3F49     		ldr	r1, .L106+4
 1562 00b6 1343     		orrs	r3, r3, r2
 1563 00b8 8B60     		str	r3, [r1, #8]
1170:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1171:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Get Start Tick*/
1172:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 1564              		.loc 1 1172 17
 1565 00ba FFF7FEFF 		bl	HAL_GetTick
 1566 00be F860     		str	r0, [r7, #12]
1173:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1174:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 1567              		.loc 1 1174 10
 1568 00c0 0AE0     		b	.L100
 1569              	.L101:
1175:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1176:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 1570              		.loc 1 1176 11
 1571 00c2 FFF7FEFF 		bl	HAL_GetTick
 1572 00c6 0246     		mov	r2, r0
 1573              		.loc 1 1176 25
 1574 00c8 FB68     		ldr	r3, [r7, #12]
 1575 00ca D31A     		subs	r3, r2, r3
 1576              		.loc 1 1176 9
 1577 00cc 41F28832 		movw	r2, #5000
 1578 00d0 9342     		cmp	r3, r2
 1579 00d2 01D9     		bls	.L100
1177:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccNnwLKI.s 			page 50


1178:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_TIMEOUT;
 1580              		.loc 1 1178 16
 1581 00d4 0323     		movs	r3, #3
 1582 00d6 66E0     		b	.L93
 1583              	.L100:
1174:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1584              		.loc 1 1174 11
 1585 00d8 364B     		ldr	r3, .L106+4
 1586 00da 9B68     		ldr	r3, [r3, #8]
 1587 00dc 03F00C02 		and	r2, r3, #12
1174:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1588              		.loc 1 1174 62
 1589 00e0 7B68     		ldr	r3, [r7, #4]
 1590 00e2 5B68     		ldr	r3, [r3, #4]
1174:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1591              		.loc 1 1174 77
 1592 00e4 9B00     		lsls	r3, r3, #2
1174:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1593              		.loc 1 1174 10
 1594 00e6 9A42     		cmp	r2, r3
 1595 00e8 EBD1     		bne	.L101
 1596              	.L95:
1179:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1180:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1181:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1182:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1183:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
1184:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 1597              		.loc 1 1184 25
 1598 00ea 7B68     		ldr	r3, [r7, #4]
 1599 00ec 1B68     		ldr	r3, [r3]
 1600              		.loc 1 1184 38
 1601 00ee 03F00203 		and	r3, r3, #2
 1602              		.loc 1 1184 5
 1603 00f2 002B     		cmp	r3, #0
 1604 00f4 08D0     		beq	.L102
1185:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1186:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
1187:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1605              		.loc 1 1187 5
 1606 00f6 2F4B     		ldr	r3, .L106+4
 1607 00f8 9B68     		ldr	r3, [r3, #8]
 1608 00fa 23F0F002 		bic	r2, r3, #240
 1609 00fe 7B68     		ldr	r3, [r7, #4]
 1610 0100 9B68     		ldr	r3, [r3, #8]
 1611 0102 2C49     		ldr	r1, .L106+4
 1612 0104 1343     		orrs	r3, r3, r2
 1613 0106 8B60     		str	r3, [r1, #8]
 1614              	.L102:
1188:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1189:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1190:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1191:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1192:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
1193:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(hpre == RCC_SYSCLK_DIV2)
1194:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1195:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
ARM GAS  /tmp/ccNnwLKI.s 			page 51


1196:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1197:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1198:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1199:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1200:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
1201:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 1615              		.loc 1 1201 17
 1616 0108 294B     		ldr	r3, .L106
 1617 010a 1B68     		ldr	r3, [r3]
 1618 010c 03F00703 		and	r3, r3, #7
 1619              		.loc 1 1201 5
 1620 0110 3A68     		ldr	r2, [r7]
 1621 0112 9A42     		cmp	r2, r3
 1622 0114 10D2     		bcs	.L103
1202:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1203:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
1204:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 1623              		.loc 1 1204 5
 1624 0116 264B     		ldr	r3, .L106
 1625 0118 1B68     		ldr	r3, [r3]
 1626 011a 23F00702 		bic	r2, r3, #7
 1627 011e 2449     		ldr	r1, .L106
 1628 0120 3B68     		ldr	r3, [r7]
 1629 0122 1343     		orrs	r3, r3, r2
 1630 0124 0B60     		str	r3, [r1]
1205:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1206:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
1207:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
1208:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 1631              		.loc 1 1208 8
 1632 0126 224B     		ldr	r3, .L106
 1633 0128 1B68     		ldr	r3, [r3]
 1634 012a 03F00703 		and	r3, r3, #7
 1635              		.loc 1 1208 7
 1636 012e 3A68     		ldr	r2, [r7]
 1637 0130 9A42     		cmp	r2, r3
 1638 0132 01D0     		beq	.L103
1209:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1210:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_ERROR;
 1639              		.loc 1 1210 14
 1640 0134 0123     		movs	r3, #1
 1641 0136 36E0     		b	.L93
 1642              	.L103:
1211:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1212:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1213:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1214:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
1215:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 1643              		.loc 1 1215 25
 1644 0138 7B68     		ldr	r3, [r7, #4]
 1645 013a 1B68     		ldr	r3, [r3]
 1646              		.loc 1 1215 38
 1647 013c 03F00403 		and	r3, r3, #4
 1648              		.loc 1 1215 5
 1649 0140 002B     		cmp	r3, #0
 1650 0142 08D0     		beq	.L104
1216:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
ARM GAS  /tmp/ccNnwLKI.s 			page 52


1217:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
1218:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1651              		.loc 1 1218 5
 1652 0144 1B4B     		ldr	r3, .L106+4
 1653 0146 9B68     		ldr	r3, [r3, #8]
 1654 0148 23F4E062 		bic	r2, r3, #1792
 1655 014c 7B68     		ldr	r3, [r7, #4]
 1656 014e DB68     		ldr	r3, [r3, #12]
 1657 0150 1849     		ldr	r1, .L106+4
 1658 0152 1343     		orrs	r3, r3, r2
 1659 0154 8B60     		str	r3, [r1, #8]
 1660              	.L104:
1219:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1220:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1221:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
1222:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 1661              		.loc 1 1222 25
 1662 0156 7B68     		ldr	r3, [r7, #4]
 1663 0158 1B68     		ldr	r3, [r3]
 1664              		.loc 1 1222 38
 1665 015a 03F00803 		and	r3, r3, #8
 1666              		.loc 1 1222 5
 1667 015e 002B     		cmp	r3, #0
 1668 0160 09D0     		beq	.L105
1223:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1224:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
1225:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1669              		.loc 1 1225 5
 1670 0162 144B     		ldr	r3, .L106+4
 1671 0164 9B68     		ldr	r3, [r3, #8]
 1672 0166 23F46052 		bic	r2, r3, #14336
 1673 016a 7B68     		ldr	r3, [r7, #4]
 1674 016c 1B69     		ldr	r3, [r3, #16]
 1675 016e DB00     		lsls	r3, r3, #3
 1676 0170 1049     		ldr	r1, .L106+4
 1677 0172 1343     		orrs	r3, r3, r2
 1678 0174 8B60     		str	r3, [r1, #8]
 1679              	.L105:
1226:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1227:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1228:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
1229:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) 
 1680              		.loc 1 1229 21
 1681 0176 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1682 017a 0246     		mov	r2, r0
 1683              		.loc 1 1229 65
 1684 017c 0D4B     		ldr	r3, .L106+4
 1685 017e 9B68     		ldr	r3, [r3, #8]
 1686              		.loc 1 1229 100
 1687 0180 1B09     		lsrs	r3, r3, #4
 1688 0182 03F00F03 		and	r3, r3, #15
 1689              		.loc 1 1229 64
 1690 0186 0C49     		ldr	r1, .L106+8
 1691 0188 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 1692              		.loc 1 1229 122
 1693 018a 03F01F03 		and	r3, r3, #31
 1694              		.loc 1 1229 47
ARM GAS  /tmp/ccNnwLKI.s 			page 53


 1695 018e 22FA03F3 		lsr	r3, r2, r3
 1696              		.loc 1 1229 19
 1697 0192 0A4A     		ldr	r2, .L106+12
 1698 0194 1360     		str	r3, [r2]
1230:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1231:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
1232:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   status = HAL_InitTick(uwTickPrio);
 1699              		.loc 1 1232 12
 1700 0196 0A4B     		ldr	r3, .L106+16
 1701 0198 1B68     		ldr	r3, [r3]
 1702 019a 1846     		mov	r0, r3
 1703 019c FFF7FEFF 		bl	HAL_InitTick
 1704 01a0 0346     		mov	r3, r0
 1705 01a2 FB72     		strb	r3, [r7, #11]
1233:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1234:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return status;
 1706              		.loc 1 1234 10
 1707 01a4 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1708              	.L93:
1235:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 1709              		.loc 1 1235 1
 1710 01a6 1846     		mov	r0, r3
 1711 01a8 1037     		adds	r7, r7, #16
 1712              	.LCFI13:
 1713              		.cfi_def_cfa_offset 8
 1714 01aa BD46     		mov	sp, r7
 1715              	.LCFI14:
 1716              		.cfi_def_cfa_register 13
 1717              		@ sp needed
 1718 01ac 80BD     		pop	{r7, pc}
 1719              	.L107:
 1720 01ae 00BF     		.align	2
 1721              	.L106:
 1722 01b0 00200240 		.word	1073881088
 1723 01b4 00100240 		.word	1073876992
 1724 01b8 00000000 		.word	AHBPrescTable
 1725 01bc 00000000 		.word	SystemCoreClock
 1726 01c0 00000000 		.word	uwTickPrio
 1727              		.cfi_endproc
 1728              	.LFE315:
 1730              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 1731              		.align	1
 1732              		.global	HAL_RCC_MCOConfig
 1733              		.syntax unified
 1734              		.thumb
 1735              		.thumb_func
 1736              		.fpu fpv4-sp-d16
 1738              	HAL_RCC_MCOConfig:
 1739              	.LFB316:
1236:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1237:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1238:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
1239:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1240:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1241:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
1242:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  *  @brief   RCC clocks control functions
1243:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  *
ARM GAS  /tmp/ccNnwLKI.s 			page 54


1244:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** @verbatim
1245:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  ===============================================================================
1246:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
1247:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  ===============================================================================
1248:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..]
1249:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     This subsection provides a set of functions allowing to:
1250:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1251:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     (+) Ouput clock to MCO pin.
1252:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     (+) Retrieve current clock frequencies.
1253:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     (+) Enable the Clock Security System.
1254:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1255:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** @endverbatim
1256:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
1257:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1258:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1259:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1260:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Select the clock source to output on MCO pin(PA8).
1261:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
1262:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_MCOx  specifies the output direction for the clock source.
1263:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          For STM32L4xx family this parameter can have only one value:
1264:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1  Clock source to output on MCO1 pin(PA8).
1265:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_MCOSource  specifies the clock source to output.
1266:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1267:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK  MCO output disabled, no clock on MCO
1268:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK  system  clock selected as MCO source
1269:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_MSI  MSI clock selected as MCO source
1270:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI  HSI clock selected as MCO source
1271:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE  HSE clock selected as MCO sourcee
1272:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK  main PLL clock selected as MCO source
1273:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI  LSI clock selected as MCO source
1274:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE  LSE clock selected as MCO source
1275:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @if STM32L443xx
1276:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI48  HSI48 clock selected as MCO source for devices with 
1277:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @endif
1278:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_MCODiv  specifies the MCO prescaler.
1279:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1280:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1  no division applied to MCO clock
1281:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2  division by 2 applied to MCO clock
1282:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4  division by 4 applied to MCO clock
1283:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
1284:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
1285:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1286:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1287:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
1288:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 1740              		.loc 1 1288 1
 1741              		.cfi_startproc
 1742              		@ args = 0, pretend = 0, frame = 40
 1743              		@ frame_needed = 1, uses_anonymous_args = 0
 1744 0000 80B5     		push	{r7, lr}
 1745              	.LCFI15:
 1746              		.cfi_def_cfa_offset 8
 1747              		.cfi_offset 7, -8
 1748              		.cfi_offset 14, -4
 1749 0002 8AB0     		sub	sp, sp, #40
 1750              	.LCFI16:
 1751              		.cfi_def_cfa_offset 48
ARM GAS  /tmp/ccNnwLKI.s 			page 55


 1752 0004 00AF     		add	r7, sp, #0
 1753              	.LCFI17:
 1754              		.cfi_def_cfa_register 7
 1755 0006 F860     		str	r0, [r7, #12]
 1756 0008 B960     		str	r1, [r7, #8]
 1757 000a 7A60     		str	r2, [r7, #4]
 1758              	.LBB4:
1289:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
1290:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1291:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
1292:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
1293:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
1294:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
1295:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1296:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
1297:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   UNUSED(RCC_MCOx);
1298:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1299:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* MCO Clock Enable */
1300:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   __MCO1_CLK_ENABLE();
 1759              		.loc 1 1300 3
 1760 000c 154B     		ldr	r3, .L109
 1761 000e DB6C     		ldr	r3, [r3, #76]
 1762 0010 144A     		ldr	r2, .L109
 1763 0012 43F00103 		orr	r3, r3, #1
 1764 0016 D364     		str	r3, [r2, #76]
 1765 0018 124B     		ldr	r3, .L109
 1766 001a DB6C     		ldr	r3, [r3, #76]
 1767 001c 03F00103 		and	r3, r3, #1
 1768 0020 3B61     		str	r3, [r7, #16]
 1769 0022 3B69     		ldr	r3, [r7, #16]
 1770              	.LBE4:
1301:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1302:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Configue the MCO1 pin in alternate function mode */
1303:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Pin = MCO1_PIN;
 1771              		.loc 1 1303 23
 1772 0024 4FF48073 		mov	r3, #256
 1773 0028 7B61     		str	r3, [r7, #20]
1304:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1774              		.loc 1 1304 24
 1775 002a 0223     		movs	r3, #2
 1776 002c BB61     		str	r3, [r7, #24]
1305:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1777              		.loc 1 1305 25
 1778 002e 0223     		movs	r3, #2
 1779 0030 3B62     		str	r3, [r7, #32]
1306:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1780              		.loc 1 1306 24
 1781 0032 0023     		movs	r3, #0
 1782 0034 FB61     		str	r3, [r7, #28]
1307:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1783              		.loc 1 1307 29
 1784 0036 0023     		movs	r3, #0
 1785 0038 7B62     		str	r3, [r7, #36]
1308:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 1786              		.loc 1 1308 3
 1787 003a 07F11403 		add	r3, r7, #20
 1788 003e 1946     		mov	r1, r3
ARM GAS  /tmp/ccNnwLKI.s 			page 56


 1789 0040 4FF09040 		mov	r0, #1207959552
 1790 0044 FFF7FEFF 		bl	HAL_GPIO_Init
1309:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1310:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
1311:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 1791              		.loc 1 1311 3
 1792 0048 064B     		ldr	r3, .L109
 1793 004a 9B68     		ldr	r3, [r3, #8]
 1794 004c 23F0EE42 		bic	r2, r3, #1996488704
 1795 0050 B968     		ldr	r1, [r7, #8]
 1796 0052 7B68     		ldr	r3, [r7, #4]
 1797 0054 0B43     		orrs	r3, r3, r1
 1798 0056 0349     		ldr	r1, .L109
 1799 0058 1343     		orrs	r3, r3, r2
 1800 005a 8B60     		str	r3, [r1, #8]
1312:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 1801              		.loc 1 1312 1
 1802 005c 00BF     		nop
 1803 005e 2837     		adds	r7, r7, #40
 1804              	.LCFI18:
 1805              		.cfi_def_cfa_offset 8
 1806 0060 BD46     		mov	sp, r7
 1807              	.LCFI19:
 1808              		.cfi_def_cfa_register 13
 1809              		@ sp needed
 1810 0062 80BD     		pop	{r7, pc}
 1811              	.L110:
 1812              		.align	2
 1813              	.L109:
 1814 0064 00100240 		.word	1073876992
 1815              		.cfi_endproc
 1816              	.LFE316:
 1818              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1819              		.align	1
 1820              		.global	HAL_RCC_GetSysClockFreq
 1821              		.syntax unified
 1822              		.thumb
 1823              		.thumb_func
 1824              		.fpu fpv4-sp-d16
 1826              	HAL_RCC_GetSysClockFreq:
 1827              	.LFB317:
1313:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1314:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1315:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Return the SYSCLK frequency.
1316:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1317:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
1318:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
1319:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         constant and the selected clock source:
1320:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     If SYSCLK source is MSI, function returns values based on MSI
1321:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *             Value as defined by the MSI range.
1322:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
1323:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
1324:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**),
1325:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *           HSI_VALUE(*) or MSI Value multiplied/divided by the PLL factors.
1326:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32l4xx_hal_conf.h file (default value
1327:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
1328:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *               in voltage and temperature.
ARM GAS  /tmp/ccNnwLKI.s 			page 57


1329:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32l4xx_hal_conf.h file (default value
1330:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
1331:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
1332:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *                have wrong result.
1333:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1334:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
1335:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         value for HSE crystal.
1336:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1337:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
1338:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
1339:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1340:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
1341:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
1342:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1343:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1344:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval SYSCLK frequency
1345:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1346:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
1347:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 1828              		.loc 1 1347 1
 1829              		.cfi_startproc
 1830              		@ args = 0, pretend = 0, frame = 32
 1831              		@ frame_needed = 1, uses_anonymous_args = 0
 1832              		@ link register save eliminated.
 1833 0000 80B4     		push	{r7}
 1834              	.LCFI20:
 1835              		.cfi_def_cfa_offset 4
 1836              		.cfi_offset 7, -4
 1837 0002 89B0     		sub	sp, sp, #36
 1838              	.LCFI21:
 1839              		.cfi_def_cfa_offset 40
 1840 0004 00AF     		add	r7, sp, #0
 1841              	.LCFI22:
 1842              		.cfi_def_cfa_register 7
1348:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t msirange = 0U, sysclockfreq = 0U;
 1843              		.loc 1 1348 12
 1844 0006 0023     		movs	r3, #0
 1845 0008 FB61     		str	r3, [r7, #28]
 1846              		.loc 1 1348 27
 1847 000a 0023     		movs	r3, #0
 1848 000c BB61     		str	r3, [r7, #24]
1349:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
1350:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t sysclk_source, pll_oscsource;
1351:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1352:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 1849              		.loc 1 1352 19
 1850 000e 3E4B     		ldr	r3, .L126
 1851 0010 9B68     		ldr	r3, [r3, #8]
 1852              		.loc 1 1352 17
 1853 0012 03F00C03 		and	r3, r3, #12
 1854 0016 3B61     		str	r3, [r7, #16]
1353:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 1855              		.loc 1 1353 19
 1856 0018 3B4B     		ldr	r3, .L126
 1857 001a DB68     		ldr	r3, [r3, #12]
 1858              		.loc 1 1353 17
 1859 001c 03F00303 		and	r3, r3, #3
ARM GAS  /tmp/ccNnwLKI.s 			page 58


 1860 0020 FB60     		str	r3, [r7, #12]
1354:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1355:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 1861              		.loc 1 1355 5
 1862 0022 3B69     		ldr	r3, [r7, #16]
 1863 0024 002B     		cmp	r3, #0
 1864 0026 05D0     		beq	.L112
 1865              		.loc 1 1355 42 discriminator 1
 1866 0028 3B69     		ldr	r3, [r7, #16]
 1867 002a 0C2B     		cmp	r3, #12
 1868 002c 21D1     		bne	.L113
1356:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****      ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 1869              		.loc 1 1356 43
 1870 002e FB68     		ldr	r3, [r7, #12]
 1871 0030 012B     		cmp	r3, #1
 1872 0032 1ED1     		bne	.L113
 1873              	.L112:
1357:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1358:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* MSI or PLL with MSI source used as system clock source */
1359:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1360:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Get SYSCLK source */
1361:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 1874              		.loc 1 1361 8
 1875 0034 344B     		ldr	r3, .L126
 1876 0036 1B68     		ldr	r3, [r3]
 1877 0038 03F00803 		and	r3, r3, #8
 1878              		.loc 1 1361 7
 1879 003c 002B     		cmp	r3, #0
 1880 003e 07D1     		bne	.L114
1362:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     { /* MSISRANGE from RCC_CSR applies */
1363:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 1881              		.loc 1 1363 18
 1882 0040 314B     		ldr	r3, .L126
 1883 0042 D3F89430 		ldr	r3, [r3, #148]
 1884              		.loc 1 1363 56
 1885 0046 1B0A     		lsrs	r3, r3, #8
 1886              		.loc 1 1363 16
 1887 0048 03F00F03 		and	r3, r3, #15
 1888 004c FB61     		str	r3, [r7, #28]
 1889 004e 05E0     		b	.L115
 1890              	.L114:
1364:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1365:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1366:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     { /* MSIRANGE from RCC_CR applies */
1367:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 1891              		.loc 1 1367 18
 1892 0050 2D4B     		ldr	r3, .L126
 1893 0052 1B68     		ldr	r3, [r3]
 1894              		.loc 1 1367 53
 1895 0054 1B09     		lsrs	r3, r3, #4
 1896              		.loc 1 1367 16
 1897 0056 03F00F03 		and	r3, r3, #15
 1898 005a FB61     		str	r3, [r7, #28]
 1899              	.L115:
1368:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1369:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /*MSI frequency range in HZ*/
1370:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     msirange = MSIRangeTable[msirange];
ARM GAS  /tmp/ccNnwLKI.s 			page 59


 1900              		.loc 1 1370 14
 1901 005c 2B4A     		ldr	r2, .L126+4
 1902 005e FB69     		ldr	r3, [r7, #28]
 1903 0060 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1904 0064 FB61     		str	r3, [r7, #28]
1371:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1372:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(sysclk_source == RCC_CFGR_SWS_MSI)
 1905              		.loc 1 1372 7
 1906 0066 3B69     		ldr	r3, [r7, #16]
 1907 0068 002B     		cmp	r3, #0
 1908 006a 0DD1     		bne	.L117
1373:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1374:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI used as system clock source */
1375:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       sysclockfreq = msirange;
 1909              		.loc 1 1375 20
 1910 006c FB69     		ldr	r3, [r7, #28]
 1911 006e BB61     		str	r3, [r7, #24]
1372:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1912              		.loc 1 1372 7
 1913 0070 0AE0     		b	.L117
 1914              	.L113:
1376:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1377:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1378:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else if(sysclk_source == RCC_CFGR_SWS_HSI)
 1915              		.loc 1 1378 10
 1916 0072 3B69     		ldr	r3, [r7, #16]
 1917 0074 042B     		cmp	r3, #4
 1918 0076 02D1     		bne	.L118
1379:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1380:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* HSI used as system clock source */
1381:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     sysclockfreq = HSI_VALUE;
 1919              		.loc 1 1381 18
 1920 0078 254B     		ldr	r3, .L126+8
 1921 007a BB61     		str	r3, [r7, #24]
 1922 007c 04E0     		b	.L117
 1923              	.L118:
1382:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1383:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else if(sysclk_source == RCC_CFGR_SWS_HSE)
 1924              		.loc 1 1383 10
 1925 007e 3B69     		ldr	r3, [r7, #16]
 1926 0080 082B     		cmp	r3, #8
 1927 0082 01D1     		bne	.L117
1384:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1385:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* HSE used as system clock source */
1386:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     sysclockfreq = HSE_VALUE;
 1928              		.loc 1 1386 18
 1929 0084 234B     		ldr	r3, .L126+12
 1930 0086 BB61     		str	r3, [r7, #24]
 1931              	.L117:
1387:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1388:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1389:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1390:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* unexpected case: sysclockfreq at 0 */
1391:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1392:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1393:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(sysclk_source == RCC_CFGR_SWS_PLL)
 1932              		.loc 1 1393 5
ARM GAS  /tmp/ccNnwLKI.s 			page 60


 1933 0088 3B69     		ldr	r3, [r7, #16]
 1934 008a 0C2B     		cmp	r3, #12
 1935 008c 34D1     		bne	.L119
1394:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1395:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* PLL used as system clock  source */
1396:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1397:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
1398:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     SYSCLK = PLL_VCO / PLLR
1399:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     */
1400:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 1936              		.loc 1 1400 17
 1937 008e 1E4B     		ldr	r3, .L126
 1938 0090 DB68     		ldr	r3, [r3, #12]
 1939              		.loc 1 1400 15
 1940 0092 03F00303 		and	r3, r3, #3
 1941 0096 BB60     		str	r3, [r7, #8]
1401:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1402:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     switch (pllsource)
 1942              		.loc 1 1402 5
 1943 0098 BB68     		ldr	r3, [r7, #8]
 1944 009a 022B     		cmp	r3, #2
 1945 009c 03D0     		beq	.L120
 1946 009e BB68     		ldr	r3, [r7, #8]
 1947 00a0 032B     		cmp	r3, #3
 1948 00a2 03D0     		beq	.L121
 1949 00a4 05E0     		b	.L125
 1950              	.L120:
1403:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1404:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
1405:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pllvco = HSI_VALUE;
 1951              		.loc 1 1405 14
 1952 00a6 1A4B     		ldr	r3, .L126+8
 1953 00a8 7B61     		str	r3, [r7, #20]
1406:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       break;
 1954              		.loc 1 1406 7
 1955 00aa 05E0     		b	.L123
 1956              	.L121:
1407:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1408:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
1409:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pllvco = HSE_VALUE;
 1957              		.loc 1 1409 14
 1958 00ac 194B     		ldr	r3, .L126+12
 1959 00ae 7B61     		str	r3, [r7, #20]
1410:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       break;
 1960              		.loc 1 1410 7
 1961 00b0 02E0     		b	.L123
 1962              	.L125:
1411:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1412:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
1413:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     default:
1414:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pllvco = msirange;
 1963              		.loc 1 1414 14
 1964 00b2 FB69     		ldr	r3, [r7, #28]
 1965 00b4 7B61     		str	r3, [r7, #20]
1415:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       break;
 1966              		.loc 1 1415 7
 1967 00b6 00BF     		nop
ARM GAS  /tmp/ccNnwLKI.s 			page 61


 1968              	.L123:
1416:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1417:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 1969              		.loc 1 1417 13
 1970 00b8 134B     		ldr	r3, .L126
 1971 00ba DB68     		ldr	r3, [r3, #12]
 1972              		.loc 1 1417 54
 1973 00bc 1B09     		lsrs	r3, r3, #4
 1974 00be 03F00703 		and	r3, r3, #7
 1975              		.loc 1 1417 10
 1976 00c2 0133     		adds	r3, r3, #1
 1977 00c4 7B60     		str	r3, [r7, #4]
1418:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 1978              		.loc 1 1418 25
 1979 00c6 104B     		ldr	r3, .L126
 1980 00c8 DB68     		ldr	r3, [r3, #12]
 1981              		.loc 1 1418 66
 1982 00ca 1B0A     		lsrs	r3, r3, #8
 1983 00cc 03F07F03 		and	r3, r3, #127
 1984              		.loc 1 1418 22
 1985 00d0 7A69     		ldr	r2, [r7, #20]
 1986 00d2 03FB02F2 		mul	r2, r3, r2
 1987              		.loc 1 1418 12
 1988 00d6 7B68     		ldr	r3, [r7, #4]
 1989 00d8 B2FBF3F3 		udiv	r3, r2, r3
 1990 00dc 7B61     		str	r3, [r7, #20]
1419:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 1991              		.loc 1 1419 14
 1992 00de 0A4B     		ldr	r3, .L126
 1993 00e0 DB68     		ldr	r3, [r3, #12]
 1994              		.loc 1 1419 55
 1995 00e2 5B0E     		lsrs	r3, r3, #25
 1996 00e4 03F00303 		and	r3, r3, #3
 1997              		.loc 1 1419 80
 1998 00e8 0133     		adds	r3, r3, #1
 1999              		.loc 1 1419 10
 2000 00ea 5B00     		lsls	r3, r3, #1
 2001 00ec 3B60     		str	r3, [r7]
1420:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     sysclockfreq = pllvco / pllr;
 2002              		.loc 1 1420 18
 2003 00ee 7A69     		ldr	r2, [r7, #20]
 2004 00f0 3B68     		ldr	r3, [r7]
 2005 00f2 B2FBF3F3 		udiv	r3, r2, r3
 2006 00f6 BB61     		str	r3, [r7, #24]
 2007              	.L119:
1421:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1422:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1423:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return sysclockfreq;
 2008              		.loc 1 1423 10
 2009 00f8 BB69     		ldr	r3, [r7, #24]
1424:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2010              		.loc 1 1424 1
 2011 00fa 1846     		mov	r0, r3
 2012 00fc 2437     		adds	r7, r7, #36
 2013              	.LCFI23:
 2014              		.cfi_def_cfa_offset 4
 2015 00fe BD46     		mov	sp, r7
ARM GAS  /tmp/ccNnwLKI.s 			page 62


 2016              	.LCFI24:
 2017              		.cfi_def_cfa_register 13
 2018              		@ sp needed
 2019 0100 5DF8047B 		ldr	r7, [sp], #4
 2020              	.LCFI25:
 2021              		.cfi_restore 7
 2022              		.cfi_def_cfa_offset 0
 2023 0104 7047     		bx	lr
 2024              	.L127:
 2025 0106 00BF     		.align	2
 2026              	.L126:
 2027 0108 00100240 		.word	1073876992
 2028 010c 00000000 		.word	MSIRangeTable
 2029 0110 0024F400 		.word	16000000
 2030 0114 00127A00 		.word	8000000
 2031              		.cfi_endproc
 2032              	.LFE317:
 2034              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 2035              		.align	1
 2036              		.global	HAL_RCC_GetHCLKFreq
 2037              		.syntax unified
 2038              		.thumb
 2039              		.thumb_func
 2040              		.fpu fpv4-sp-d16
 2042              	HAL_RCC_GetHCLKFreq:
 2043              	.LFB318:
1425:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1426:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1427:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Return the HCLK frequency.
1428:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1429:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1430:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1431:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
1432:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval HCLK frequency in Hz
1433:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1434:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1435:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2044              		.loc 1 1435 1
 2045              		.cfi_startproc
 2046              		@ args = 0, pretend = 0, frame = 0
 2047              		@ frame_needed = 1, uses_anonymous_args = 0
 2048              		@ link register save eliminated.
 2049 0000 80B4     		push	{r7}
 2050              	.LCFI26:
 2051              		.cfi_def_cfa_offset 4
 2052              		.cfi_offset 7, -4
 2053 0002 00AF     		add	r7, sp, #0
 2054              	.LCFI27:
 2055              		.cfi_def_cfa_register 7
1436:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return SystemCoreClock;
 2056              		.loc 1 1436 10
 2057 0004 034B     		ldr	r3, .L130
 2058 0006 1B68     		ldr	r3, [r3]
1437:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2059              		.loc 1 1437 1
 2060 0008 1846     		mov	r0, r3
 2061 000a BD46     		mov	sp, r7
ARM GAS  /tmp/ccNnwLKI.s 			page 63


 2062              	.LCFI28:
 2063              		.cfi_def_cfa_register 13
 2064              		@ sp needed
 2065 000c 5DF8047B 		ldr	r7, [sp], #4
 2066              	.LCFI29:
 2067              		.cfi_restore 7
 2068              		.cfi_def_cfa_offset 0
 2069 0010 7047     		bx	lr
 2070              	.L131:
 2071 0012 00BF     		.align	2
 2072              	.L130:
 2073 0014 00000000 		.word	SystemCoreClock
 2074              		.cfi_endproc
 2075              	.LFE318:
 2077              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 2078              		.align	1
 2079              		.global	HAL_RCC_GetPCLK1Freq
 2080              		.syntax unified
 2081              		.thumb
 2082              		.thumb_func
 2083              		.fpu fpv4-sp-d16
 2085              	HAL_RCC_GetPCLK1Freq:
 2086              	.LFB319:
1438:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1439:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1440:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Return the PCLK1 frequency.
1441:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1442:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1443:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval PCLK1 frequency in Hz
1444:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1445:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1446:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2087              		.loc 1 1446 1
 2088              		.cfi_startproc
 2089              		@ args = 0, pretend = 0, frame = 0
 2090              		@ frame_needed = 1, uses_anonymous_args = 0
 2091 0000 80B5     		push	{r7, lr}
 2092              	.LCFI30:
 2093              		.cfi_def_cfa_offset 8
 2094              		.cfi_offset 7, -8
 2095              		.cfi_offset 14, -4
 2096 0002 00AF     		add	r7, sp, #0
 2097              	.LCFI31:
 2098              		.cfi_def_cfa_register 7
1447:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1448:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_P
 2099              		.loc 1 1448 11
 2100 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2101 0008 0246     		mov	r2, r0
 2102              		.loc 1 1448 51
 2103 000a 064B     		ldr	r3, .L134
 2104 000c 9B68     		ldr	r3, [r3, #8]
 2105              		.loc 1 1448 87
 2106 000e 1B0A     		lsrs	r3, r3, #8
 2107 0010 03F00703 		and	r3, r3, #7
 2108              		.loc 1 1448 50
 2109 0014 0449     		ldr	r1, .L134+4
ARM GAS  /tmp/ccNnwLKI.s 			page 64


 2110 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 2111              		.loc 1 1448 110
 2112 0018 03F01F03 		and	r3, r3, #31
 2113              		.loc 1 1448 33
 2114 001c 22FA03F3 		lsr	r3, r2, r3
1449:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2115              		.loc 1 1449 1
 2116 0020 1846     		mov	r0, r3
 2117 0022 80BD     		pop	{r7, pc}
 2118              	.L135:
 2119              		.align	2
 2120              	.L134:
 2121 0024 00100240 		.word	1073876992
 2122 0028 00000000 		.word	APBPrescTable
 2123              		.cfi_endproc
 2124              	.LFE319:
 2126              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 2127              		.align	1
 2128              		.global	HAL_RCC_GetPCLK2Freq
 2129              		.syntax unified
 2130              		.thumb
 2131              		.thumb_func
 2132              		.fpu fpv4-sp-d16
 2134              	HAL_RCC_GetPCLK2Freq:
 2135              	.LFB320:
1450:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1451:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1452:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Return the PCLK2 frequency.
1453:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1454:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1455:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval PCLK2 frequency in Hz
1456:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1457:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1458:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2136              		.loc 1 1458 1
 2137              		.cfi_startproc
 2138              		@ args = 0, pretend = 0, frame = 0
 2139              		@ frame_needed = 1, uses_anonymous_args = 0
 2140 0000 80B5     		push	{r7, lr}
 2141              	.LCFI32:
 2142              		.cfi_def_cfa_offset 8
 2143              		.cfi_offset 7, -8
 2144              		.cfi_offset 14, -4
 2145 0002 00AF     		add	r7, sp, #0
 2146              	.LCFI33:
 2147              		.cfi_def_cfa_register 7
1459:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1460:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PP
 2148              		.loc 1 1460 11
 2149 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2150 0008 0246     		mov	r2, r0
 2151              		.loc 1 1460 50
 2152 000a 064B     		ldr	r3, .L138
 2153 000c 9B68     		ldr	r3, [r3, #8]
 2154              		.loc 1 1460 86
 2155 000e DB0A     		lsrs	r3, r3, #11
 2156 0010 03F00703 		and	r3, r3, #7
ARM GAS  /tmp/ccNnwLKI.s 			page 65


 2157              		.loc 1 1460 49
 2158 0014 0449     		ldr	r1, .L138+4
 2159 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 2160              		.loc 1 1460 109
 2161 0018 03F01F03 		and	r3, r3, #31
 2162              		.loc 1 1460 32
 2163 001c 22FA03F3 		lsr	r3, r2, r3
1461:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2164              		.loc 1 1461 1
 2165 0020 1846     		mov	r0, r3
 2166 0022 80BD     		pop	{r7, pc}
 2167              	.L139:
 2168              		.align	2
 2169              	.L138:
 2170 0024 00100240 		.word	1073876992
 2171 0028 00000000 		.word	APBPrescTable
 2172              		.cfi_endproc
 2173              	.LFE320:
 2175              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 2176              		.align	1
 2177              		.global	HAL_RCC_GetOscConfig
 2178              		.syntax unified
 2179              		.thumb
 2180              		.thumb_func
 2181              		.fpu fpv4-sp-d16
 2183              	HAL_RCC_GetOscConfig:
 2184              	.LFB321:
1462:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1463:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1464:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Configure the RCC_OscInitStruct according to the internal
1465:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         RCC configuration registers.
1466:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct  pointer to an RCC_OscInitTypeDef structure that
1467:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         will be configured.
1468:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1469:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1470:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1471:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2185              		.loc 1 1471 1
 2186              		.cfi_startproc
 2187              		@ args = 0, pretend = 0, frame = 8
 2188              		@ frame_needed = 1, uses_anonymous_args = 0
 2189              		@ link register save eliminated.
 2190 0000 80B4     		push	{r7}
 2191              	.LCFI34:
 2192              		.cfi_def_cfa_offset 4
 2193              		.cfi_offset 7, -4
 2194 0002 83B0     		sub	sp, sp, #12
 2195              	.LCFI35:
 2196              		.cfi_def_cfa_offset 16
 2197 0004 00AF     		add	r7, sp, #0
 2198              	.LCFI36:
 2199              		.cfi_def_cfa_register 7
 2200 0006 7860     		str	r0, [r7, #4]
1472:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
1473:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != (void *)NULL);
1474:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1475:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
ARM GAS  /tmp/ccNnwLKI.s 			page 66


1476:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
1477:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
1478:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                       RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLA
1479:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1480:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 2201              		.loc 1 1480 37
 2202 0008 7B68     		ldr	r3, [r7, #4]
 2203 000a 1F22     		movs	r2, #31
 2204 000c 1A60     		str	r2, [r3]
1481:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                       RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1482:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
1483:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1484:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1485:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CR, RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 2205              		.loc 1 1485 6
 2206 000e 5E4B     		ldr	r3, .L158
 2207 0010 1B68     		ldr	r3, [r3]
 2208 0012 03F48023 		and	r3, r3, #262144
 2209              		.loc 1 1485 5
 2210 0016 B3F5802F 		cmp	r3, #262144
 2211 001a 04D1     		bne	.L141
1486:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1487:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 2212              		.loc 1 1487 33
 2213 001c 7B68     		ldr	r3, [r7, #4]
 2214 001e 4FF4A022 		mov	r2, #327680
 2215 0022 5A60     		str	r2, [r3, #4]
 2216 0024 0EE0     		b	.L142
 2217              	.L141:
1488:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1489:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else if(READ_BIT(RCC->CR, RCC_CR_HSEON) == RCC_CR_HSEON)
 2218              		.loc 1 1489 11
 2219 0026 584B     		ldr	r3, .L158
 2220 0028 1B68     		ldr	r3, [r3]
 2221 002a 03F48033 		and	r3, r3, #65536
 2222              		.loc 1 1489 10
 2223 002e B3F5803F 		cmp	r3, #65536
 2224 0032 04D1     		bne	.L143
1490:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1491:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 2225              		.loc 1 1491 33
 2226 0034 7B68     		ldr	r3, [r7, #4]
 2227 0036 4FF48032 		mov	r2, #65536
 2228 003a 5A60     		str	r2, [r3, #4]
 2229 003c 02E0     		b	.L142
 2230              	.L143:
1492:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1493:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1494:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1495:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 2231              		.loc 1 1495 33
 2232 003e 7B68     		ldr	r3, [r7, #4]
 2233 0040 0022     		movs	r2, #0
 2234 0042 5A60     		str	r2, [r3, #4]
 2235              	.L142:
1496:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1497:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccNnwLKI.s 			page 67


1498:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****    /* Get the MSI configuration -----------------------------------------------*/
1499:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CR, RCC_CR_MSION) == RCC_CR_MSION)
 2236              		.loc 1 1499 6
 2237 0044 504B     		ldr	r3, .L158
 2238 0046 1B68     		ldr	r3, [r3]
 2239 0048 03F00103 		and	r3, r3, #1
 2240              		.loc 1 1499 5
 2241 004c 012B     		cmp	r3, #1
 2242 004e 03D1     		bne	.L144
1500:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1501:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->MSIState = RCC_MSI_ON;
 2243              		.loc 1 1501 33
 2244 0050 7B68     		ldr	r3, [r7, #4]
 2245 0052 0122     		movs	r2, #1
 2246 0054 9A61     		str	r2, [r3, #24]
 2247 0056 02E0     		b	.L145
 2248              	.L144:
1502:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1503:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1504:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1505:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->MSIState = RCC_MSI_OFF;
 2249              		.loc 1 1505 33
 2250 0058 7B68     		ldr	r3, [r7, #4]
 2251 005a 0022     		movs	r2, #0
 2252 005c 9A61     		str	r2, [r3, #24]
 2253              	.L145:
1506:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1507:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1508:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->MSICalibrationValue = READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSI
 2254              		.loc 1 1508 44
 2255 005e 4A4B     		ldr	r3, .L158
 2256 0060 5B68     		ldr	r3, [r3, #4]
 2257              		.loc 1 1508 84
 2258 0062 1B0A     		lsrs	r3, r3, #8
 2259 0064 DAB2     		uxtb	r2, r3
 2260              		.loc 1 1508 42
 2261 0066 7B68     		ldr	r3, [r7, #4]
 2262 0068 DA61     		str	r2, [r3, #28]
1509:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->MSIClockRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 2263              		.loc 1 1509 38
 2264 006a 474B     		ldr	r3, .L158
 2265 006c 1B68     		ldr	r3, [r3]
 2266 006e 03F0F002 		and	r2, r3, #240
 2267              		.loc 1 1509 36
 2268 0072 7B68     		ldr	r3, [r7, #4]
 2269 0074 1A62     		str	r2, [r3, #32]
1510:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1511:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1512:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CR, RCC_CR_HSION) == RCC_CR_HSION)
 2270              		.loc 1 1512 6
 2271 0076 444B     		ldr	r3, .L158
 2272 0078 1B68     		ldr	r3, [r3]
 2273 007a 03F48073 		and	r3, r3, #256
 2274              		.loc 1 1512 5
 2275 007e B3F5807F 		cmp	r3, #256
 2276 0082 04D1     		bne	.L146
1513:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
ARM GAS  /tmp/ccNnwLKI.s 			page 68


1514:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 2277              		.loc 1 1514 33
 2278 0084 7B68     		ldr	r3, [r7, #4]
 2279 0086 4FF48072 		mov	r2, #256
 2280 008a DA60     		str	r2, [r3, #12]
 2281 008c 02E0     		b	.L147
 2282              	.L146:
1515:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1516:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1517:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1518:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 2283              		.loc 1 1518 33
 2284 008e 7B68     		ldr	r3, [r7, #4]
 2285 0090 0022     		movs	r2, #0
 2286 0092 DA60     		str	r2, [r3, #12]
 2287              	.L147:
1519:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1520:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1521:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSI
 2288              		.loc 1 1521 44
 2289 0094 3C4B     		ldr	r3, .L158
 2290 0096 5B68     		ldr	r3, [r3, #4]
 2291              		.loc 1 1521 84
 2292 0098 1B0E     		lsrs	r3, r3, #24
 2293 009a 03F01F02 		and	r2, r3, #31
 2294              		.loc 1 1521 42
 2295 009e 7B68     		ldr	r3, [r7, #4]
 2296 00a0 1A61     		str	r2, [r3, #16]
1522:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1523:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1524:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->BDCR, RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 2297              		.loc 1 1524 6
 2298 00a2 394B     		ldr	r3, .L158
 2299 00a4 D3F89030 		ldr	r3, [r3, #144]
 2300 00a8 03F00403 		and	r3, r3, #4
 2301              		.loc 1 1524 5
 2302 00ac 042B     		cmp	r3, #4
 2303 00ae 03D1     		bne	.L148
1525:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1526:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_BDCR_LSESYSDIS)
1527:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((RCC->BDCR & RCC_BDCR_LSESYSDIS) == RCC_BDCR_LSESYSDIS)
1528:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1529:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS_RTC_ONLY;
1530:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1531:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1532:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
1533:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1534:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 2304              		.loc 1 1534 35
 2305 00b0 7B68     		ldr	r3, [r7, #4]
 2306 00b2 0522     		movs	r2, #5
 2307 00b4 9A60     		str	r2, [r3, #8]
 2308 00b6 0DE0     		b	.L149
 2309              	.L148:
1535:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1536:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1537:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else if(READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
ARM GAS  /tmp/ccNnwLKI.s 			page 69


 2310              		.loc 1 1537 11
 2311 00b8 334B     		ldr	r3, .L158
 2312 00ba D3F89030 		ldr	r3, [r3, #144]
 2313 00be 03F00103 		and	r3, r3, #1
 2314              		.loc 1 1537 10
 2315 00c2 012B     		cmp	r3, #1
 2316 00c4 03D1     		bne	.L150
1538:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1539:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_BDCR_LSESYSDIS)
1540:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((RCC->BDCR & RCC_BDCR_LSESYSDIS) == RCC_BDCR_LSESYSDIS)
1541:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1542:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       RCC_OscInitStruct->LSEState = RCC_LSE_ON_RTC_ONLY;
1543:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1544:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1545:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
1546:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1547:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 2317              		.loc 1 1547 35
 2318 00c6 7B68     		ldr	r3, [r7, #4]
 2319 00c8 0122     		movs	r2, #1
 2320 00ca 9A60     		str	r2, [r3, #8]
 2321 00cc 02E0     		b	.L149
 2322              	.L150:
1548:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1549:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1550:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1551:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1552:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 2323              		.loc 1 1552 33
 2324 00ce 7B68     		ldr	r3, [r7, #4]
 2325 00d0 0022     		movs	r2, #0
 2326 00d2 9A60     		str	r2, [r3, #8]
 2327              	.L149:
1553:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1554:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1555:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1556:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CSR, RCC_CSR_LSION) == RCC_CSR_LSION)
 2328              		.loc 1 1556 6
 2329 00d4 2C4B     		ldr	r3, .L158
 2330 00d6 D3F89430 		ldr	r3, [r3, #148]
 2331 00da 03F00103 		and	r3, r3, #1
 2332              		.loc 1 1556 5
 2333 00de 012B     		cmp	r3, #1
 2334 00e0 03D1     		bne	.L151
1557:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1558:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 2335              		.loc 1 1558 33
 2336 00e2 7B68     		ldr	r3, [r7, #4]
 2337 00e4 0122     		movs	r2, #1
 2338 00e6 5A61     		str	r2, [r3, #20]
 2339 00e8 02E0     		b	.L152
 2340              	.L151:
1559:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1560:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1561:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1562:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 2341              		.loc 1 1562 33
ARM GAS  /tmp/ccNnwLKI.s 			page 70


 2342 00ea 7B68     		ldr	r3, [r7, #4]
 2343 00ec 0022     		movs	r2, #0
 2344 00ee 5A61     		str	r2, [r3, #20]
 2345              	.L152:
1563:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1564:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_CSR_LSIPREDIV)
1565:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1566:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1567:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if((RCC->CSR & RCC_CSR_LSIPREDIV) == RCC_CSR_LSIPREDIV)
1568:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1569:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIDiv = RCC_LSI_DIV128;
1570:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1571:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1572:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1573:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIDiv = RCC_LSI_DIV1;
1574:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1575:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_CSR_LSIPREDIV */
1576:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1577:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
1578:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the HSI48 configuration ---------------------------------------------*/
1579:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON) == RCC_CRRCR_HSI48ON)
1580:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1581:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSI48State = RCC_HSI48_ON;
1582:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1583:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1584:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1585:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF;
1586:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1587:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1588:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF;
 2346              		.loc 1 1588 33
 2347 00f0 7B68     		ldr	r3, [r7, #4]
 2348 00f2 0022     		movs	r2, #0
 2349 00f4 5A62     		str	r2, [r3, #36]
1589:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
1590:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1591:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1592:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CR, RCC_CR_PLLON) == RCC_CR_PLLON)
 2350              		.loc 1 1592 6
 2351 00f6 244B     		ldr	r3, .L158
 2352 00f8 1B68     		ldr	r3, [r3]
 2353 00fa 03F08073 		and	r3, r3, #16777216
 2354              		.loc 1 1592 5
 2355 00fe B3F1807F 		cmp	r3, #16777216
 2356 0102 03D1     		bne	.L153
1593:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1594:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 2357              		.loc 1 1594 37
 2358 0104 7B68     		ldr	r3, [r7, #4]
 2359 0106 0222     		movs	r2, #2
 2360 0108 9A62     		str	r2, [r3, #40]
 2361 010a 02E0     		b	.L154
 2362              	.L153:
1595:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1596:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1597:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1598:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
ARM GAS  /tmp/ccNnwLKI.s 			page 71


 2363              		.loc 1 1598 37
 2364 010c 7B68     		ldr	r3, [r7, #4]
 2365 010e 0122     		movs	r2, #1
 2366 0110 9A62     		str	r2, [r3, #40]
 2367              	.L154:
1599:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1600:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 2368              		.loc 1 1600 38
 2369 0112 1D4B     		ldr	r3, .L158
 2370 0114 DB68     		ldr	r3, [r3, #12]
 2371 0116 03F00302 		and	r2, r3, #3
 2372              		.loc 1 1600 36
 2373 011a 7B68     		ldr	r3, [r7, #4]
 2374 011c DA62     		str	r2, [r3, #44]
1601:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) 
 2375              		.loc 1 1601 34
 2376 011e 1A4B     		ldr	r3, .L158
 2377 0120 DB68     		ldr	r3, [r3, #12]
 2378              		.loc 1 1601 75
 2379 0122 1B09     		lsrs	r3, r3, #4
 2380 0124 03F00703 		and	r3, r3, #7
 2381              		.loc 1 1601 100
 2382 0128 5A1C     		adds	r2, r3, #1
 2383              		.loc 1 1601 31
 2384 012a 7B68     		ldr	r3, [r7, #4]
 2385 012c 1A63     		str	r2, [r3, #48]
1602:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 2386              		.loc 1 1602 33
 2387 012e 164B     		ldr	r3, .L158
 2388 0130 DB68     		ldr	r3, [r3, #12]
 2389              		.loc 1 1602 74
 2390 0132 1B0A     		lsrs	r3, r3, #8
 2391 0134 03F07F02 		and	r2, r3, #127
 2392              		.loc 1 1602 31
 2393 0138 7B68     		ldr	r3, [r7, #4]
 2394 013a 5A63     		str	r2, [r3, #52]
1603:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos
 2395              		.loc 1 1603 36
 2396 013c 124B     		ldr	r3, .L158
 2397 013e DB68     		ldr	r3, [r3, #12]
 2398              		.loc 1 1603 77
 2399 0140 5B0D     		lsrs	r3, r3, #21
 2400 0142 03F00303 		and	r3, r3, #3
 2401              		.loc 1 1603 102
 2402 0146 0133     		adds	r3, r3, #1
 2403              		.loc 1 1603 108
 2404 0148 5A00     		lsls	r2, r3, #1
 2405              		.loc 1 1603 31
 2406 014a 7B68     		ldr	r3, [r7, #4]
 2407 014c DA63     		str	r2, [r3, #60]
1604:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLR = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos
 2408              		.loc 1 1604 36
 2409 014e 0E4B     		ldr	r3, .L158
 2410 0150 DB68     		ldr	r3, [r3, #12]
 2411              		.loc 1 1604 77
 2412 0152 5B0E     		lsrs	r3, r3, #25
 2413 0154 03F00303 		and	r3, r3, #3
ARM GAS  /tmp/ccNnwLKI.s 			page 72


 2414              		.loc 1 1604 102
 2415 0158 0133     		adds	r3, r3, #1
 2416              		.loc 1 1604 108
 2417 015a 5A00     		lsls	r2, r3, #1
 2418              		.loc 1 1604 31
 2419 015c 7B68     		ldr	r3, [r7, #4]
 2420 015e 1A64     		str	r2, [r3, #64]
1605:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_SUPPORT)
1606:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
1607:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_
1608:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1609:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 2421              		.loc 1 1609 6
 2422 0160 094B     		ldr	r3, .L158
 2423 0162 DB68     		ldr	r3, [r3, #12]
 2424 0164 03F40033 		and	r3, r3, #131072
 2425              		.loc 1 1609 5
 2426 0168 002B     		cmp	r3, #0
 2427 016a 03D0     		beq	.L155
1610:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1611:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLP = RCC_PLLP_DIV17;
 2428              		.loc 1 1611 33
 2429 016c 7B68     		ldr	r3, [r7, #4]
 2430 016e 1122     		movs	r2, #17
 2431 0170 9A63     		str	r2, [r3, #56]
1612:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1613:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1614:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1615:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLP = RCC_PLLP_DIV7;
1616:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1617:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLP_DIV_2_31_SUPPORT */
1618:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLP_SUPPORT */
1619:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2432              		.loc 1 1619 1
 2433 0172 02E0     		b	.L157
 2434              	.L155:
1615:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 2435              		.loc 1 1615 33
 2436 0174 7B68     		ldr	r3, [r7, #4]
 2437 0176 0722     		movs	r2, #7
 2438 0178 9A63     		str	r2, [r3, #56]
 2439              	.L157:
 2440              		.loc 1 1619 1
 2441 017a 00BF     		nop
 2442 017c 0C37     		adds	r7, r7, #12
 2443              	.LCFI37:
 2444              		.cfi_def_cfa_offset 4
 2445 017e BD46     		mov	sp, r7
 2446              	.LCFI38:
 2447              		.cfi_def_cfa_register 13
 2448              		@ sp needed
 2449 0180 5DF8047B 		ldr	r7, [sp], #4
 2450              	.LCFI39:
 2451              		.cfi_restore 7
 2452              		.cfi_def_cfa_offset 0
 2453 0184 7047     		bx	lr
 2454              	.L159:
ARM GAS  /tmp/ccNnwLKI.s 			page 73


 2455 0186 00BF     		.align	2
 2456              	.L158:
 2457 0188 00100240 		.word	1073876992
 2458              		.cfi_endproc
 2459              	.LFE321:
 2461              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 2462              		.align	1
 2463              		.global	HAL_RCC_GetClockConfig
 2464              		.syntax unified
 2465              		.thumb
 2466              		.thumb_func
 2467              		.fpu fpv4-sp-d16
 2469              	HAL_RCC_GetClockConfig:
 2470              	.LFB322:
1620:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1621:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1622:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Configure the RCC_ClkInitStruct according to the internal
1623:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         RCC configuration registers.
1624:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct  pointer to an RCC_ClkInitTypeDef structure that
1625:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         will be configured.
1626:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  pFLatency  Pointer on the Flash Latency.
1627:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1628:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1629:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1630:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2471              		.loc 1 1630 1
 2472              		.cfi_startproc
 2473              		@ args = 0, pretend = 0, frame = 8
 2474              		@ frame_needed = 1, uses_anonymous_args = 0
 2475              		@ link register save eliminated.
 2476 0000 80B4     		push	{r7}
 2477              	.LCFI40:
 2478              		.cfi_def_cfa_offset 4
 2479              		.cfi_offset 7, -4
 2480 0002 83B0     		sub	sp, sp, #12
 2481              	.LCFI41:
 2482              		.cfi_def_cfa_offset 16
 2483 0004 00AF     		add	r7, sp, #0
 2484              	.LCFI42:
 2485              		.cfi_def_cfa_register 7
 2486 0006 7860     		str	r0, [r7, #4]
 2487 0008 3960     		str	r1, [r7]
1631:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
1632:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != (void  *)NULL);
1633:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(pFLatency != (void *)NULL);
1634:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1635:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1636:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 2488              		.loc 1 1636 32
 2489 000a 7B68     		ldr	r3, [r7, #4]
 2490 000c 0F22     		movs	r2, #15
 2491 000e 1A60     		str	r2, [r3]
1637:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1638:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1639:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 2492              		.loc 1 1639 37
 2493 0010 124B     		ldr	r3, .L161
ARM GAS  /tmp/ccNnwLKI.s 			page 74


 2494 0012 9B68     		ldr	r3, [r3, #8]
 2495 0014 03F00302 		and	r2, r3, #3
 2496              		.loc 1 1639 35
 2497 0018 7B68     		ldr	r3, [r7, #4]
 2498 001a 5A60     		str	r2, [r3, #4]
1640:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1641:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1642:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 2499              		.loc 1 1642 38
 2500 001c 0F4B     		ldr	r3, .L161
 2501 001e 9B68     		ldr	r3, [r3, #8]
 2502 0020 03F0F002 		and	r2, r3, #240
 2503              		.loc 1 1642 36
 2504 0024 7B68     		ldr	r3, [r7, #4]
 2505 0026 9A60     		str	r2, [r3, #8]
1643:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1644:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1645:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 2506              		.loc 1 1645 39
 2507 0028 0C4B     		ldr	r3, .L161
 2508 002a 9B68     		ldr	r3, [r3, #8]
 2509 002c 03F4E062 		and	r2, r3, #1792
 2510              		.loc 1 1645 37
 2511 0030 7B68     		ldr	r3, [r7, #4]
 2512 0032 DA60     		str	r2, [r3, #12]
1646:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1647:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1648:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 2513              		.loc 1 1648 40
 2514 0034 094B     		ldr	r3, .L161
 2515 0036 9B68     		ldr	r3, [r3, #8]
 2516              		.loc 1 1648 76
 2517 0038 DB08     		lsrs	r3, r3, #3
 2518 003a 03F4E062 		and	r2, r3, #1792
 2519              		.loc 1 1648 37
 2520 003e 7B68     		ldr	r3, [r7, #4]
 2521 0040 1A61     		str	r2, [r3, #16]
1649:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1650:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1651:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *pFLatency = __HAL_FLASH_GET_LATENCY();
 2522              		.loc 1 1651 16
 2523 0042 074B     		ldr	r3, .L161+4
 2524 0044 1B68     		ldr	r3, [r3]
 2525 0046 03F00702 		and	r2, r3, #7
 2526              		.loc 1 1651 14
 2527 004a 3B68     		ldr	r3, [r7]
 2528 004c 1A60     		str	r2, [r3]
1652:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2529              		.loc 1 1652 1
 2530 004e 00BF     		nop
 2531 0050 0C37     		adds	r7, r7, #12
 2532              	.LCFI43:
 2533              		.cfi_def_cfa_offset 4
 2534 0052 BD46     		mov	sp, r7
 2535              	.LCFI44:
 2536              		.cfi_def_cfa_register 13
 2537              		@ sp needed
ARM GAS  /tmp/ccNnwLKI.s 			page 75


 2538 0054 5DF8047B 		ldr	r7, [sp], #4
 2539              	.LCFI45:
 2540              		.cfi_restore 7
 2541              		.cfi_def_cfa_offset 0
 2542 0058 7047     		bx	lr
 2543              	.L162:
 2544 005a 00BF     		.align	2
 2545              	.L161:
 2546 005c 00100240 		.word	1073876992
 2547 0060 00200240 		.word	1073881088
 2548              		.cfi_endproc
 2549              	.LFE322:
 2551              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 2552              		.align	1
 2553              		.global	HAL_RCC_EnableCSS
 2554              		.syntax unified
 2555              		.thumb
 2556              		.thumb_func
 2557              		.fpu fpv4-sp-d16
 2559              	HAL_RCC_EnableCSS:
 2560              	.LFB323:
1653:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1654:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1655:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Enable the Clock Security System.
1656:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
1657:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
1658:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
1659:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
1660:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
1661:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The Clock Security System can only be cleared by reset.
1662:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1663:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1664:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
1665:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2561              		.loc 1 1665 1
 2562              		.cfi_startproc
 2563              		@ args = 0, pretend = 0, frame = 0
 2564              		@ frame_needed = 1, uses_anonymous_args = 0
 2565              		@ link register save eliminated.
 2566 0000 80B4     		push	{r7}
 2567              	.LCFI46:
 2568              		.cfi_def_cfa_offset 4
 2569              		.cfi_offset 7, -4
 2570 0002 00AF     		add	r7, sp, #0
 2571              	.LCFI47:
 2572              		.cfi_def_cfa_register 7
1666:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 2573              		.loc 1 1666 3
 2574 0004 054B     		ldr	r3, .L164
 2575 0006 1B68     		ldr	r3, [r3]
 2576 0008 044A     		ldr	r2, .L164
 2577 000a 43F40023 		orr	r3, r3, #524288
 2578 000e 1360     		str	r3, [r2]
1667:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2579              		.loc 1 1667 1
 2580 0010 00BF     		nop
 2581 0012 BD46     		mov	sp, r7
ARM GAS  /tmp/ccNnwLKI.s 			page 76


 2582              	.LCFI48:
 2583              		.cfi_def_cfa_register 13
 2584              		@ sp needed
 2585 0014 5DF8047B 		ldr	r7, [sp], #4
 2586              	.LCFI49:
 2587              		.cfi_restore 7
 2588              		.cfi_def_cfa_offset 0
 2589 0018 7047     		bx	lr
 2590              	.L165:
 2591 001a 00BF     		.align	2
 2592              	.L164:
 2593 001c 00100240 		.word	1073876992
 2594              		.cfi_endproc
 2595              	.LFE323:
 2597              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 2598              		.align	1
 2599              		.global	HAL_RCC_NMI_IRQHandler
 2600              		.syntax unified
 2601              		.thumb
 2602              		.thumb_func
 2603              		.fpu fpv4-sp-d16
 2605              	HAL_RCC_NMI_IRQHandler:
 2606              	.LFB324:
1668:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1669:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1670:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief Handle the RCC Clock Security System interrupt request.
1671:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1672:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1673:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1674:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1675:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2607              		.loc 1 1675 1
 2608              		.cfi_startproc
 2609              		@ args = 0, pretend = 0, frame = 0
 2610              		@ frame_needed = 1, uses_anonymous_args = 0
 2611 0000 80B5     		push	{r7, lr}
 2612              	.LCFI50:
 2613              		.cfi_def_cfa_offset 8
 2614              		.cfi_offset 7, -8
 2615              		.cfi_offset 14, -4
 2616 0002 00AF     		add	r7, sp, #0
 2617              	.LCFI51:
 2618              		.cfi_def_cfa_register 7
1676:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check RCC CSSF interrupt flag  */
1677:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 2619              		.loc 1 1677 6
 2620 0004 074B     		ldr	r3, .L169
 2621 0006 DB69     		ldr	r3, [r3, #28]
 2622 0008 03F48073 		and	r3, r3, #256
 2623              		.loc 1 1677 5
 2624 000c B3F5807F 		cmp	r3, #256
 2625 0010 05D1     		bne	.L168
1678:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1679:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1680:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
 2626              		.loc 1 1680 5
 2627 0012 FFF7FEFF 		bl	HAL_RCC_CSSCallback
ARM GAS  /tmp/ccNnwLKI.s 			page 77


1681:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1682:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1683:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 2628              		.loc 1 1683 5
 2629 0016 034B     		ldr	r3, .L169
 2630 0018 4FF48072 		mov	r2, #256
 2631 001c 1A62     		str	r2, [r3, #32]
 2632              	.L168:
1684:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1685:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2633              		.loc 1 1685 1
 2634 001e 00BF     		nop
 2635 0020 80BD     		pop	{r7, pc}
 2636              	.L170:
 2637 0022 00BF     		.align	2
 2638              	.L169:
 2639 0024 00100240 		.word	1073876992
 2640              		.cfi_endproc
 2641              	.LFE324:
 2643              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 2644              		.align	1
 2645              		.weak	HAL_RCC_CSSCallback
 2646              		.syntax unified
 2647              		.thumb
 2648              		.thumb_func
 2649              		.fpu fpv4-sp-d16
 2651              	HAL_RCC_CSSCallback:
 2652              	.LFB325:
1686:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1687:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1688:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback.
1689:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval none
1690:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1691:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1692:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2653              		.loc 1 1692 1
 2654              		.cfi_startproc
 2655              		@ args = 0, pretend = 0, frame = 0
 2656              		@ frame_needed = 1, uses_anonymous_args = 0
 2657              		@ link register save eliminated.
 2658 0000 80B4     		push	{r7}
 2659              	.LCFI52:
 2660              		.cfi_def_cfa_offset 4
 2661              		.cfi_offset 7, -4
 2662 0002 00AF     		add	r7, sp, #0
 2663              	.LCFI53:
 2664              		.cfi_def_cfa_register 7
1693:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1694:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             the HAL_RCC_CSSCallback should be implemented in the user file
1695:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****    */
1696:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2665              		.loc 1 1696 1
 2666 0004 00BF     		nop
 2667 0006 BD46     		mov	sp, r7
 2668              	.LCFI54:
 2669              		.cfi_def_cfa_register 13
 2670              		@ sp needed
ARM GAS  /tmp/ccNnwLKI.s 			page 78


 2671 0008 5DF8047B 		ldr	r7, [sp], #4
 2672              	.LCFI55:
 2673              		.cfi_restore 7
 2674              		.cfi_def_cfa_offset 0
 2675 000c 7047     		bx	lr
 2676              		.cfi_endproc
 2677              	.LFE325:
 2679              		.section	.text.RCC_SetFlashLatencyFromMSIRange,"ax",%progbits
 2680              		.align	1
 2681              		.syntax unified
 2682              		.thumb
 2683              		.thumb_func
 2684              		.fpu fpv4-sp-d16
 2686              	RCC_SetFlashLatencyFromMSIRange:
 2687              	.LFB326:
1697:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1698:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1699:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
1700:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1701:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1702:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1703:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
1704:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1705:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1706:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
1707:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @addtogroup RCC_Private_Functions
1708:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
1709:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1710:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1711:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Update number of Flash wait states in line with MSI range and current
1712:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             voltage range.
1713:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
1714:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval HAL status
1715:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1716:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
1717:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2688              		.loc 1 1717 1
 2689              		.cfi_startproc
 2690              		@ args = 0, pretend = 0, frame = 24
 2691              		@ frame_needed = 1, uses_anonymous_args = 0
 2692 0000 80B5     		push	{r7, lr}
 2693              	.LCFI56:
 2694              		.cfi_def_cfa_offset 8
 2695              		.cfi_offset 7, -8
 2696              		.cfi_offset 14, -4
 2697 0002 86B0     		sub	sp, sp, #24
 2698              	.LCFI57:
 2699              		.cfi_def_cfa_offset 32
 2700 0004 00AF     		add	r7, sp, #0
 2701              	.LCFI58:
 2702              		.cfi_def_cfa_register 7
 2703 0006 7860     		str	r0, [r7, #4]
1718:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t vos;
1719:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 2704              		.loc 1 1719 12
 2705 0008 0023     		movs	r3, #0
 2706 000a 3B61     		str	r3, [r7, #16]
ARM GAS  /tmp/ccNnwLKI.s 			page 79


1720:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1721:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 2707              		.loc 1 1721 6
 2708 000c 2A4B     		ldr	r3, .L182
 2709 000e 9B6D     		ldr	r3, [r3, #88]
 2710 0010 03F08053 		and	r3, r3, #268435456
 2711              		.loc 1 1721 5
 2712 0014 002B     		cmp	r3, #0
 2713 0016 03D0     		beq	.L173
1722:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1723:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     vos = HAL_PWREx_GetVoltageRange();
 2714              		.loc 1 1723 11
 2715 0018 FFF7FEFF 		bl	HAL_PWREx_GetVoltageRange
 2716 001c 7861     		str	r0, [r7, #20]
 2717 001e 14E0     		b	.L174
 2718              	.L173:
 2719              	.LBB5:
1724:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1725:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1726:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1727:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 2720              		.loc 1 1727 5
 2721 0020 254B     		ldr	r3, .L182
 2722 0022 9B6D     		ldr	r3, [r3, #88]
 2723 0024 244A     		ldr	r2, .L182
 2724 0026 43F08053 		orr	r3, r3, #268435456
 2725 002a 9365     		str	r3, [r2, #88]
 2726 002c 224B     		ldr	r3, .L182
 2727 002e 9B6D     		ldr	r3, [r3, #88]
 2728 0030 03F08053 		and	r3, r3, #268435456
 2729 0034 FB60     		str	r3, [r7, #12]
 2730 0036 FB68     		ldr	r3, [r7, #12]
 2731              	.LBE5:
1728:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     vos = HAL_PWREx_GetVoltageRange();
 2732              		.loc 1 1728 11
 2733 0038 FFF7FEFF 		bl	HAL_PWREx_GetVoltageRange
 2734 003c 7861     		str	r0, [r7, #20]
1729:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 2735              		.loc 1 1729 5
 2736 003e 1E4B     		ldr	r3, .L182
 2737 0040 9B6D     		ldr	r3, [r3, #88]
 2738 0042 1D4A     		ldr	r2, .L182
 2739 0044 23F08053 		bic	r3, r3, #268435456
 2740 0048 9365     		str	r3, [r2, #88]
 2741              	.L174:
1730:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1731:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1732:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 2742              		.loc 1 1732 5
 2743 004a 7B69     		ldr	r3, [r7, #20]
 2744 004c B3F5007F 		cmp	r3, #512
 2745 0050 0BD1     		bne	.L175
1733:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1734:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(msirange > RCC_MSIRANGE_8)
 2746              		.loc 1 1734 7
 2747 0052 7B68     		ldr	r3, [r7, #4]
 2748 0054 802B     		cmp	r3, #128
ARM GAS  /tmp/ccNnwLKI.s 			page 80


 2749 0056 19D9     		bls	.L176
1735:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1736:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI > 16Mhz */
1737:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(msirange > RCC_MSIRANGE_10)
 2750              		.loc 1 1737 9
 2751 0058 7B68     		ldr	r3, [r7, #4]
 2752 005a A02B     		cmp	r3, #160
 2753 005c 02D9     		bls	.L177
1738:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1739:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 48Mhz */
1740:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_2; /* 2WS */
 2754              		.loc 1 1740 17
 2755 005e 0223     		movs	r3, #2
 2756 0060 3B61     		str	r3, [r7, #16]
 2757 0062 13E0     		b	.L176
 2758              	.L177:
1741:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1742:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
1743:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1744:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 24Mhz or 32Mhz */
1745:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_1; /* 1WS */
 2759              		.loc 1 1745 17
 2760 0064 0123     		movs	r3, #1
 2761 0066 3B61     		str	r3, [r7, #16]
 2762 0068 10E0     		b	.L176
 2763              	.L175:
1746:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1747:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1748:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
1749:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1750:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1751:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1752:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1753:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(msirange >= RCC_MSIRANGE_8)
1754:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1755:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI >= 16Mhz */
1756:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       latency = FLASH_LATENCY_2; /* 2WS */
1757:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1758:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1759:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1760:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(msirange == RCC_MSIRANGE_7)
1761:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1762:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 8Mhz */
1763:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_1; /* 1WS */
1764:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1765:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
1766:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1767:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1768:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(msirange > RCC_MSIRANGE_8)
 2764              		.loc 1 1768 7
 2765 006a 7B68     		ldr	r3, [r7, #4]
 2766 006c 802B     		cmp	r3, #128
 2767 006e 02D9     		bls	.L178
1769:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1770:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI > 16Mhz */
1771:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       latency = FLASH_LATENCY_3; /* 3WS */
 2768              		.loc 1 1771 15
ARM GAS  /tmp/ccNnwLKI.s 			page 81


 2769 0070 0323     		movs	r3, #3
 2770 0072 3B61     		str	r3, [r7, #16]
 2771 0074 0AE0     		b	.L176
 2772              	.L178:
1772:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1773:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1774:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1775:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(msirange == RCC_MSIRANGE_8)
 2773              		.loc 1 1775 9
 2774 0076 7B68     		ldr	r3, [r7, #4]
 2775 0078 802B     		cmp	r3, #128
 2776 007a 02D1     		bne	.L179
1776:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1777:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 16Mhz */
1778:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_2; /* 2WS */
 2777              		.loc 1 1778 17
 2778 007c 0223     		movs	r3, #2
 2779 007e 3B61     		str	r3, [r7, #16]
 2780 0080 04E0     		b	.L176
 2781              	.L179:
1779:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1780:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else if(msirange == RCC_MSIRANGE_7)
 2782              		.loc 1 1780 14
 2783 0082 7B68     		ldr	r3, [r7, #4]
 2784 0084 702B     		cmp	r3, #112
 2785 0086 01D1     		bne	.L176
1781:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1782:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 8Mhz */
1783:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_1; /* 1WS */
 2786              		.loc 1 1783 17
 2787 0088 0123     		movs	r3, #1
 2788 008a 3B61     		str	r3, [r7, #16]
 2789              	.L176:
1784:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1785:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
1786:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1787:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1788:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1789:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1790:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   __HAL_FLASH_SET_LATENCY(latency);
 2790              		.loc 1 1790 3
 2791 008c 0B4B     		ldr	r3, .L182+4
 2792 008e 1B68     		ldr	r3, [r3]
 2793 0090 23F00702 		bic	r2, r3, #7
 2794 0094 0949     		ldr	r1, .L182+4
 2795 0096 3B69     		ldr	r3, [r7, #16]
 2796 0098 1343     		orrs	r3, r3, r2
 2797 009a 0B60     		str	r3, [r1]
1791:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1792:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check that the new number of wait states is taken into account to access the Flash
1793:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****      memory by reading the FLASH_ACR register */
1794:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(__HAL_FLASH_GET_LATENCY() != latency)
 2798              		.loc 1 1794 6
 2799 009c 074B     		ldr	r3, .L182+4
 2800 009e 1B68     		ldr	r3, [r3]
 2801 00a0 03F00703 		and	r3, r3, #7
 2802              		.loc 1 1794 5
ARM GAS  /tmp/ccNnwLKI.s 			page 82


 2803 00a4 3A69     		ldr	r2, [r7, #16]
 2804 00a6 9A42     		cmp	r2, r3
 2805 00a8 01D0     		beq	.L180
1795:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1796:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     return HAL_ERROR;
 2806              		.loc 1 1796 12
 2807 00aa 0123     		movs	r3, #1
 2808 00ac 00E0     		b	.L181
 2809              	.L180:
1797:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1798:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1799:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return HAL_OK;
 2810              		.loc 1 1799 10
 2811 00ae 0023     		movs	r3, #0
 2812              	.L181:
1800:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2813              		.loc 1 1800 1
 2814 00b0 1846     		mov	r0, r3
 2815 00b2 1837     		adds	r7, r7, #24
 2816              	.LCFI59:
 2817              		.cfi_def_cfa_offset 8
 2818 00b4 BD46     		mov	sp, r7
 2819              	.LCFI60:
 2820              		.cfi_def_cfa_register 13
 2821              		@ sp needed
 2822 00b6 80BD     		pop	{r7, pc}
 2823              	.L183:
 2824              		.align	2
 2825              	.L182:
 2826 00b8 00100240 		.word	1073876992
 2827 00bc 00200240 		.word	1073881088
 2828              		.cfi_endproc
 2829              	.LFE326:
 2831              		.text
 2832              	.Letext0:
 2833              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 2834              		.file 3 "../Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 2835              		.file 4 "../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 2836              		.file 5 "../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 2837              		.file 6 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 2838              		.file 7 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 2839              		.file 8 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 2840              		.file 9 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
ARM GAS  /tmp/ccNnwLKI.s 			page 83


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_rcc.c
     /tmp/ccNnwLKI.s:18     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccNnwLKI.s:26     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccNnwLKI.s:230    .text.HAL_RCC_DeInit:0000000000000130 $d
     /tmp/ccNnwLKI.s:239    .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccNnwLKI.s:246    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccNnwLKI.s:2686   .text.RCC_SetFlashLatencyFromMSIRange:0000000000000000 RCC_SetFlashLatencyFromMSIRange
     /tmp/ccNnwLKI.s:1826   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccNnwLKI.s:628    .text.HAL_RCC_OscConfig:0000000000000268 $d
     /tmp/ccNnwLKI.s:634    .text.HAL_RCC_OscConfig:0000000000000278 $t
     /tmp/ccNnwLKI.s:1034   .text.HAL_RCC_OscConfig:00000000000004fc $d
     /tmp/ccNnwLKI.s:1038   .text.HAL_RCC_OscConfig:0000000000000504 $t
     /tmp/ccNnwLKI.s:1417   .text.HAL_RCC_OscConfig:0000000000000758 $d
     /tmp/ccNnwLKI.s:1423   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccNnwLKI.s:1430   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccNnwLKI.s:1722   .text.HAL_RCC_ClockConfig:00000000000001b0 $d
     /tmp/ccNnwLKI.s:1731   .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccNnwLKI.s:1738   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccNnwLKI.s:1814   .text.HAL_RCC_MCOConfig:0000000000000064 $d
     /tmp/ccNnwLKI.s:1819   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccNnwLKI.s:2027   .text.HAL_RCC_GetSysClockFreq:0000000000000108 $d
     /tmp/ccNnwLKI.s:2035   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccNnwLKI.s:2042   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccNnwLKI.s:2073   .text.HAL_RCC_GetHCLKFreq:0000000000000014 $d
     /tmp/ccNnwLKI.s:2078   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccNnwLKI.s:2085   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccNnwLKI.s:2121   .text.HAL_RCC_GetPCLK1Freq:0000000000000024 $d
     /tmp/ccNnwLKI.s:2127   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccNnwLKI.s:2134   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccNnwLKI.s:2170   .text.HAL_RCC_GetPCLK2Freq:0000000000000024 $d
     /tmp/ccNnwLKI.s:2176   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccNnwLKI.s:2183   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccNnwLKI.s:2457   .text.HAL_RCC_GetOscConfig:0000000000000188 $d
     /tmp/ccNnwLKI.s:2462   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccNnwLKI.s:2469   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccNnwLKI.s:2546   .text.HAL_RCC_GetClockConfig:000000000000005c $d
     /tmp/ccNnwLKI.s:2552   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccNnwLKI.s:2559   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccNnwLKI.s:2593   .text.HAL_RCC_EnableCSS:000000000000001c $d
     /tmp/ccNnwLKI.s:2598   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccNnwLKI.s:2605   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccNnwLKI.s:2651   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccNnwLKI.s:2639   .text.HAL_RCC_NMI_IRQHandler:0000000000000024 $d
     /tmp/ccNnwLKI.s:2644   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/ccNnwLKI.s:2680   .text.RCC_SetFlashLatencyFromMSIRange:0000000000000000 $t
     /tmp/ccNnwLKI.s:2826   .text.RCC_SetFlashLatencyFromMSIRange:00000000000000b8 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
SystemCoreClock
uwTickPrio
AHBPrescTable
HAL_GPIO_Init
MSIRangeTable
APBPrescTable
ARM GAS  /tmp/ccNnwLKI.s 			page 84


HAL_PWREx_GetVoltageRange
