// Seed: 1563952692
module module_0 (
    input  uwire id_0,
    input  wor   id_1,
    output tri0  id_2,
    input  wand  id_3,
    input  wire  id_4,
    input  uwire id_5
);
  wand id_7;
  assign id_7 = 1;
  id_8(
      .id_0(id_3), .id_1(1), .id_2(1'b0)
  );
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    output tri id_2,
    output tri id_3,
    input supply0 id_4,
    output uwire id_5,
    output logic id_6,
    output wor id_7,
    input logic id_8
);
  always @(negedge 1) id_6 <= id_8;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_4,
      id_4
  );
  wire id_10;
  or primCall (id_3, id_8, id_4, id_0);
endmodule
