// Seed: 2945201936
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_10 = 1 && 1;
  id_11(
      1
  );
  wire id_12;
  id_13(
      id_12
  );
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1
    , id_15,
    input tri1 id_2,
    output supply0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input wire id_8,
    output supply1 id_9,
    input supply1 id_10,
    input wor id_11,
    output tri id_12,
    output uwire id_13
);
  wire id_16;
  module_0(
      id_16, id_15, id_15, id_16, id_15, id_16, id_15, id_16, id_15, id_16
  );
endmodule
