Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
