#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\oberm\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\oberm\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\oberm\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\oberm\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\oberm\iverilog\lib\ivl\va_math.vpi";
S_000002a28cd53ac0 .scope module, "tb_MIPS_Pipeline" "tb_MIPS_Pipeline" 2 19;
 .timescale -12 -12;
v000002a28cdc8200_0 .var "clk", 0 0;
v000002a28cdc9ce0_0 .var "cnt", 31 0;
v000002a28cdc8840_0 .var "rst_n", 0 0;
S_000002a28cd534b0 .scope module, "u_MIPS_Pipeline" "MIPS_Pipeline" 2 56, 3 1 0, S_000002a28cd53ac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
v000002a28cdc6790_0 .net "ALUControl", 2 0, v000002a28cdbd8c0_0;  1 drivers
v000002a28cdc6c90_0 .net "ALUControlE", 2 0, v000002a28cdc0080_0;  1 drivers
v000002a28cdc6330_0 .net "ALUOp", 1 0, v000002a28cdbdb40_0;  1 drivers
v000002a28cdc7eb0_0 .net "ALUOut", 31 0, v000002a28cd47020_0;  1 drivers
v000002a28cdc6830_0 .net "ALUOutM", 31 0, v000002a28cdbc240_0;  1 drivers
v000002a28cdc6470_0 .net "ALUOutW", 31 0, v000002a28cdc3e90_0;  1 drivers
v000002a28cdc7550_0 .net "ALUSrc", 0 0, v000002a28cdbd320_0;  1 drivers
v000002a28cdc7b90_0 .net "ALUSrcE", 0 0, v000002a28cdc1e80_0;  1 drivers
v000002a28cdc7c30_0 .net "BranchD", 0 0, v000002a28cdbcce0_0;  1 drivers
v000002a28cdc6dd0_0 .net "FlushE", 0 0, v000002a28cdc4b40_0;  1 drivers
v000002a28cdc6ab0_0 .net "ForwardAD", 0 0, v000002a28cdc1160_0;  1 drivers
v000002a28cdc72d0_0 .net "ForwardAE", 1 0, v000002a28cdc0f80_0;  1 drivers
v000002a28cdc70f0_0 .net "ForwardBD", 0 0, v000002a28cdc0120_0;  1 drivers
v000002a28cdc7370_0 .net "ForwardBE", 1 0, v000002a28cdc1020_0;  1 drivers
v000002a28cdc6e70_0 .net "Instr", 31 0, L_000002a28cdc9380;  1 drivers
v000002a28cdc63d0_0 .net "InstrD", 31 0, v000002a28cdc38f0_0;  1 drivers
v000002a28cdc6510_0 .net "JumpD", 0 0, v000002a28cdbc4c0_0;  1 drivers
v000002a28cdc6f10_0 .net "MemWrite", 0 0, v000002a28cdbcb00_0;  1 drivers
v000002a28cdc7050_0 .net "MemWriteE", 0 0, v000002a28cdc0e40_0;  1 drivers
v000002a28cdc7190_0 .net "MemWriteM", 0 0, v000002a28cdbc2e0_0;  1 drivers
v000002a28cdc7690_0 .net "MemtoReg", 0 0, v000002a28cdbc380_0;  1 drivers
v000002a28cdc7230_0 .net "MemtoRegE", 0 0, v000002a28cdc0300_0;  1 drivers
v000002a28cdc65b0_0 .net "MemtoRegM", 0 0, v000002a28cdbc560_0;  1 drivers
v000002a28cdc7410_0 .net "MemtoRegW", 0 0, v000002a28cdc3b70_0;  1 drivers
v000002a28cdc7730_0 .net "PC", 31 0, v000002a28cdc3670_0;  1 drivers
v000002a28cdc75f0_0 .net "PCBranchD", 31 0, L_000002a28ce2ab10;  1 drivers
v000002a28cdc77d0_0 .net "PCPlus4D", 31 0, v000002a28cdc26d0_0;  1 drivers
v000002a28cdc7870_0 .net "PCPlus4F", 31 0, L_000002a28cd4e690;  1 drivers
v000002a28cdc7af0_0 .net "PCSrcD", 0 0, L_000002a28cd4db30;  1 drivers
v000002a28cdc6650_0 .net "RD1", 31 0, L_000002a28cd4e2a0;  1 drivers
v000002a28cdc6a10_0 .net "RD1E", 31 0, v000002a28cdc0ee0_0;  1 drivers
v000002a28cdc68d0_0 .net "RD2", 31 0, L_000002a28cd4dc10;  1 drivers
v000002a28cdc6970_0 .net "RD2E", 31 0, v000002a28cdc1840_0;  1 drivers
v000002a28cdc7cd0_0 .net "RdE", 4 0, v000002a28cdc06c0_0;  1 drivers
v000002a28cdc6b50_0 .net "ReadDataM", 31 0, v000002a28cdbd640_0;  1 drivers
v000002a28cdc7910_0 .net "ReadDataW", 31 0, v000002a28cdc28b0_0;  1 drivers
v000002a28cdc79b0_0 .net "RegDst", 0 0, v000002a28cdbdd20_0;  1 drivers
v000002a28cdc7d70_0 .net "RegDstE", 0 0, v000002a28cdc1980_0;  1 drivers
v000002a28cdc7e10_0 .net "RegWrite", 0 0, v000002a28cdbd0a0_0;  1 drivers
v000002a28cdc7f50_0 .net "RegWriteE", 0 0, v000002a28cdc0800_0;  1 drivers
v000002a28cdc60b0_0 .net "RegWriteM", 0 0, v000002a28cdc01c0_0;  1 drivers
v000002a28cdc88e0_0 .net "RegWriteW", 0 0, v000002a28cdc2f90_0;  1 drivers
v000002a28cdc9c40_0 .net "ResultW", 31 0, L_000002a28cdc9880;  1 drivers
v000002a28cdc82a0_0 .net "RsE", 4 0, v000002a28cdc1c00_0;  1 drivers
v000002a28cdc9f60_0 .net "RtE", 4 0, v000002a28cdc1d40_0;  1 drivers
v000002a28cdc8e80_0 .net "SignImm", 31 0, L_000002a28ce2aa70;  1 drivers
v000002a28cdc8980_0 .net "SignImmE", 31 0, v000002a28cdc0940_0;  1 drivers
v000002a28cdc9a60_0 .net "SrcB_Forward", 31 0, v000002a28cd46da0_0;  1 drivers
v000002a28cdc8ac0_0 .net "StallD", 0 0, v000002a28cdc5a40_0;  1 drivers
v000002a28cdc9920_0 .net "StallF", 0 0, v000002a28cdc5b80_0;  1 drivers
v000002a28cdc8520_0 .net "WriteDataM", 31 0, v000002a28cdc0440_0;  1 drivers
v000002a28cdc8160_0 .net "WriteRegE", 4 0, L_000002a28cdc8ca0;  1 drivers
v000002a28cdc8340_0 .net "WriteRegM", 4 0, v000002a28cdc0a80_0;  1 drivers
v000002a28cdc8d40_0 .net "WriteRegW", 4 0, v000002a28cdc3490_0;  1 drivers
v000002a28cdc80c0_0 .net "Zero", 0 0, L_000002a28ce2b830;  1 drivers
v000002a28cdc8de0_0 .net "ZeroM", 0 0, v000002a28cdc13e0_0;  1 drivers
v000002a28cdc9ec0_0 .net "clk", 0 0, v000002a28cdc8200_0;  1 drivers
v000002a28cdc97e0_0 .net "rst_n", 0 0, v000002a28cdc8840_0;  1 drivers
L_000002a28cdc9880 .functor MUXZ 32, v000002a28cdc3e90_0, v000002a28cdc28b0_0, v000002a28cdc3b70_0, C4<>;
L_000002a28cdc8ca0 .functor MUXZ 5, v000002a28cdc1d40_0, v000002a28cdc06c0_0, v000002a28cdc1980_0, C4<>;
L_000002a28cdc9600 .part v000002a28cdc38f0_0, 0, 26;
L_000002a28cdc9d80 .part v000002a28cdc38f0_0, 26, 6;
L_000002a28cdc8700 .part v000002a28cdc38f0_0, 21, 5;
L_000002a28cdc87a0 .part v000002a28cdc38f0_0, 16, 5;
L_000002a28ce2a890 .part v000002a28cdc38f0_0, 0, 16;
L_000002a28ce2a2f0 .part v000002a28cdc38f0_0, 16, 5;
L_000002a28ce2b970 .part v000002a28cdc38f0_0, 21, 5;
L_000002a28ce2b6f0 .part v000002a28cdc38f0_0, 11, 5;
L_000002a28ce2b290 .part v000002a28cdc38f0_0, 0, 6;
L_000002a28ce2a430 .part v000002a28cdc38f0_0, 21, 5;
L_000002a28ce2ae30 .part v000002a28cdc38f0_0, 16, 5;
L_000002a28ce2abb0 .part v000002a28cdc38f0_0, 21, 5;
L_000002a28ce2b650 .part v000002a28cdc38f0_0, 16, 5;
S_000002a28cd5ebe0 .scope module, "u_ALU" "ALU" 3 126, 4 1 0, S_000002a28cd534b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 32 "SignImm";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /INPUT 1 "ALUSrc";
    .port_info 4 /INPUT 2 "ForwardAE";
    .port_info 5 /INPUT 2 "ForwardBE";
    .port_info 6 /INPUT 32 "ResultW";
    .port_info 7 /INPUT 32 "ALUOutM";
    .port_info 8 /INPUT 32 "RD1E";
    .port_info 9 /INPUT 32 "RD2E";
    .port_info 10 /OUTPUT 32 "SrcB_Forward";
    .port_info 11 /OUTPUT 32 "ALUOut";
    .port_info 12 /OUTPUT 1 "Zero";
v000002a28cd48100_0 .net "ALUControl", 2 0, v000002a28cdc0080_0;  alias, 1 drivers
v000002a28cd47020_0 .var "ALUOut", 31 0;
v000002a28cd46760_0 .net "ALUOutM", 31 0, v000002a28cdbc240_0;  alias, 1 drivers
v000002a28cd46a80_0 .net "ALUSrc", 0 0, v000002a28cdc1e80_0;  alias, 1 drivers
v000002a28cd481a0_0 .net "ForwardAE", 1 0, v000002a28cdc0f80_0;  alias, 1 drivers
v000002a28cd46b20_0 .net "ForwardBE", 1 0, v000002a28cdc1020_0;  alias, 1 drivers
v000002a28cd46620_0 .net "RD1E", 31 0, v000002a28cdc0ee0_0;  alias, 1 drivers
v000002a28cd46bc0_0 .net "RD2E", 31 0, v000002a28cdc1840_0;  alias, 1 drivers
v000002a28cd48240_0 .net "ResultW", 31 0, L_000002a28cdc9880;  alias, 1 drivers
v000002a28cd482e0_0 .net "SignImm", 31 0, v000002a28cdc0940_0;  alias, 1 drivers
v000002a28cd466c0_0 .var "SrcA", 31 0;
v000002a28cd46580_0 .net "SrcB", 31 0, L_000002a28ce2b3d0;  1 drivers
v000002a28cd46da0_0 .var "SrcB_Forward", 31 0;
v000002a28cd34740_0 .net "Zero", 0 0, L_000002a28ce2b830;  alias, 1 drivers
L_000002a28cdca280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a28cd33980_0 .net/2u *"_ivl_2", 31 0, L_000002a28cdca280;  1 drivers
v000002a28cd33a20_0 .net *"_ivl_4", 0 0, L_000002a28ce2b010;  1 drivers
L_000002a28cdca2c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002a28cdbd3c0_0 .net/2u *"_ivl_6", 0 0, L_000002a28cdca2c8;  1 drivers
L_000002a28cdca310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002a28cdbd000_0 .net/2u *"_ivl_8", 0 0, L_000002a28cdca310;  1 drivers
v000002a28cdbd500_0 .net "rst_n", 0 0, v000002a28cdc8840_0;  alias, 1 drivers
E_000002a28cd38a40 .event anyedge, v000002a28cd48100_0, v000002a28cd466c0_0, v000002a28cd46580_0;
E_000002a28cd38bc0/0 .event anyedge, v000002a28cdbd500_0, v000002a28cd481a0_0, v000002a28cd46620_0, v000002a28cd48240_0;
E_000002a28cd38bc0/1 .event anyedge, v000002a28cd46760_0, v000002a28cd46b20_0, v000002a28cd46bc0_0;
E_000002a28cd38bc0 .event/or E_000002a28cd38bc0/0, E_000002a28cd38bc0/1;
L_000002a28ce2b3d0 .functor MUXZ 32, v000002a28cd46da0_0, v000002a28cdc0940_0, v000002a28cdc1e80_0, C4<>;
L_000002a28ce2b010 .cmp/ne 32, v000002a28cd47020_0, L_000002a28cdca280;
L_000002a28ce2b830 .functor MUXZ 1, L_000002a28cdca310, L_000002a28cdca2c8, L_000002a28ce2b010, C4<>;
S_000002a28cd5ed70 .scope module, "u_ALU_Control_Unit" "ALU_Control_Unit" 3 142, 5 1 0, S_000002a28cd534b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "Funct";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 3 "ALUControl";
v000002a28cdbd8c0_0 .var "ALUControl", 2 0;
v000002a28cdbd460_0 .net "ALUOp", 1 0, v000002a28cdbdb40_0;  alias, 1 drivers
v000002a28cdbcba0_0 .net "Funct", 5 0, L_000002a28ce2b290;  1 drivers
E_000002a28cd37d80 .event anyedge, v000002a28cdbd460_0, v000002a28cdbcba0_0;
S_000002a28cd1cb20 .scope module, "u_Branch_Unit" "Branch_Unit" 3 228, 6 1 0, S_000002a28cd534b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "BranchD";
    .port_info 1 /INPUT 32 "SignImm";
    .port_info 2 /INPUT 32 "PCPlus4D";
    .port_info 3 /INPUT 32 "RD1";
    .port_info 4 /INPUT 32 "RD2";
    .port_info 5 /INPUT 32 "ALUOutM";
    .port_info 6 /INPUT 1 "ForwardAD";
    .port_info 7 /INPUT 1 "ForwardBD";
    .port_info 8 /OUTPUT 32 "PCBranchD";
    .port_info 9 /OUTPUT 1 "PCSrcD";
L_000002a28cd4db30 .functor AND 1, L_000002a28ce2bd30, v000002a28cdbcce0_0, C4<1>, C4<1>;
v000002a28cdbc060_0 .net "ALUOutM", 31 0, v000002a28cdbc240_0;  alias, 1 drivers
v000002a28cdbddc0_0 .net "BranchD", 0 0, v000002a28cdbcce0_0;  alias, 1 drivers
v000002a28cdbc740_0 .net "Branch_Check_RD1", 31 0, L_000002a28ce2a390;  1 drivers
v000002a28cdbc100_0 .net "Branch_Check_RD2", 31 0, L_000002a28ce2bfb0;  1 drivers
v000002a28cdbc7e0_0 .net "EqualD", 0 0, L_000002a28ce2bd30;  1 drivers
v000002a28cdbd960_0 .net "ForwardAD", 0 0, v000002a28cdc1160_0;  alias, 1 drivers
v000002a28cdbda00_0 .net "ForwardBD", 0 0, v000002a28cdc0120_0;  alias, 1 drivers
v000002a28cdbdaa0_0 .net "PCBranchD", 31 0, L_000002a28ce2ab10;  alias, 1 drivers
v000002a28cdbca60_0 .net "PCPlus4D", 31 0, v000002a28cdc26d0_0;  alias, 1 drivers
v000002a28cdbc880_0 .net "PCSrcD", 0 0, L_000002a28cd4db30;  alias, 1 drivers
v000002a28cdbcd80_0 .net "RD1", 31 0, L_000002a28cd4e2a0;  alias, 1 drivers
v000002a28cdbce20_0 .net "RD2", 31 0, L_000002a28cd4dc10;  alias, 1 drivers
v000002a28cdbdc80_0 .net "SignImm", 31 0, L_000002a28ce2aa70;  alias, 1 drivers
v000002a28cdbde60_0 .net *"_ivl_14", 31 0, L_000002a28ce2b470;  1 drivers
v000002a28cdbcf60_0 .net *"_ivl_16", 29 0, L_000002a28ce2b330;  1 drivers
L_000002a28cdca3e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a28cdbcc40_0 .net *"_ivl_18", 1 0, L_000002a28cdca3e8;  1 drivers
v000002a28cdbc600_0 .net *"_ivl_4", 0 0, L_000002a28ce2a1b0;  1 drivers
L_000002a28cdca358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002a28cdbd5a0_0 .net/2u *"_ivl_6", 0 0, L_000002a28cdca358;  1 drivers
L_000002a28cdca3a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002a28cdbdbe0_0 .net/2u *"_ivl_8", 0 0, L_000002a28cdca3a0;  1 drivers
L_000002a28ce2a390 .functor MUXZ 32, L_000002a28cd4e2a0, v000002a28cdbc240_0, v000002a28cdc1160_0, C4<>;
L_000002a28ce2bfb0 .functor MUXZ 32, L_000002a28cd4dc10, v000002a28cdbc240_0, v000002a28cdc0120_0, C4<>;
L_000002a28ce2a1b0 .cmp/eq 32, L_000002a28ce2a390, L_000002a28ce2bfb0;
L_000002a28ce2bd30 .functor MUXZ 1, L_000002a28cdca3a0, L_000002a28cdca358, L_000002a28ce2a1b0, C4<>;
L_000002a28ce2b330 .part L_000002a28ce2aa70, 0, 30;
L_000002a28ce2b470 .concat [ 2 30 0 0], L_000002a28cdca3e8, L_000002a28ce2b330;
L_000002a28ce2ab10 .arith/sum 32, v000002a28cdc26d0_0, L_000002a28ce2b470;
S_000002a28cd1ccb0 .scope module, "u_Control_Unit" "Control_Unit" 3 64, 7 1 0, S_000002a28cd534b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /OUTPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "RegDst";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /INPUT 6 "Opcode";
v000002a28cdbdb40_0 .var "ALUOp", 1 0;
v000002a28cdbd320_0 .var "ALUSrc", 0 0;
v000002a28cdbcce0_0 .var "Branch", 0 0;
v000002a28cdbc4c0_0 .var "Jump", 0 0;
v000002a28cdbcb00_0 .var "MemWrite", 0 0;
v000002a28cdbc380_0 .var "MemtoReg", 0 0;
v000002a28cdbcec0_0 .net "Opcode", 5 0, L_000002a28cdc9d80;  1 drivers
v000002a28cdbdd20_0 .var "RegDst", 0 0;
v000002a28cdbd0a0_0 .var "RegWrite", 0 0;
v000002a28cdbd820_0 .net "rst_n", 0 0, v000002a28cdc8840_0;  alias, 1 drivers
E_000002a28cd37e40 .event anyedge, v000002a28cdbd500_0, v000002a28cdbcec0_0;
S_000002a28cd13dd0 .scope module, "u_Data_Memory" "Data_Memory" 3 168, 8 1 0, S_000002a28cd534b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 1 "WE";
    .port_info 5 /OUTPUT 32 "RD";
v000002a28cdbd140_0 .net "A", 31 0, v000002a28cdbc240_0;  alias, 1 drivers
v000002a28cdbd280 .array "DATA_MEM", 0 84, 31 0;
v000002a28cdbd640_0 .var "RD", 31 0;
v000002a28cdbdf00_0 .net "WD", 31 0, v000002a28cdc0440_0;  alias, 1 drivers
v000002a28cdbd1e0_0 .net "WE", 0 0, v000002a28cdbc2e0_0;  alias, 1 drivers
v000002a28cdbc920_0 .net "clk", 0 0, v000002a28cdc8200_0;  alias, 1 drivers
v000002a28cdbd6e0_0 .var/i "fd", 31 0;
v000002a28cdbd780_0 .net "rst_n", 0 0, v000002a28cdc8840_0;  alias, 1 drivers
E_000002a28cd38c00 .event posedge, v000002a28cdbc920_0;
v000002a28cdbd280_0 .array/port v000002a28cdbd280, 0;
v000002a28cdbd280_1 .array/port v000002a28cdbd280, 1;
v000002a28cdbd280_2 .array/port v000002a28cdbd280, 2;
E_000002a28cd38d00/0 .event anyedge, v000002a28cd46760_0, v000002a28cdbd280_0, v000002a28cdbd280_1, v000002a28cdbd280_2;
v000002a28cdbd280_3 .array/port v000002a28cdbd280, 3;
v000002a28cdbd280_4 .array/port v000002a28cdbd280, 4;
v000002a28cdbd280_5 .array/port v000002a28cdbd280, 5;
v000002a28cdbd280_6 .array/port v000002a28cdbd280, 6;
E_000002a28cd38d00/1 .event anyedge, v000002a28cdbd280_3, v000002a28cdbd280_4, v000002a28cdbd280_5, v000002a28cdbd280_6;
v000002a28cdbd280_7 .array/port v000002a28cdbd280, 7;
v000002a28cdbd280_8 .array/port v000002a28cdbd280, 8;
v000002a28cdbd280_9 .array/port v000002a28cdbd280, 9;
v000002a28cdbd280_10 .array/port v000002a28cdbd280, 10;
E_000002a28cd38d00/2 .event anyedge, v000002a28cdbd280_7, v000002a28cdbd280_8, v000002a28cdbd280_9, v000002a28cdbd280_10;
v000002a28cdbd280_11 .array/port v000002a28cdbd280, 11;
v000002a28cdbd280_12 .array/port v000002a28cdbd280, 12;
v000002a28cdbd280_13 .array/port v000002a28cdbd280, 13;
v000002a28cdbd280_14 .array/port v000002a28cdbd280, 14;
E_000002a28cd38d00/3 .event anyedge, v000002a28cdbd280_11, v000002a28cdbd280_12, v000002a28cdbd280_13, v000002a28cdbd280_14;
v000002a28cdbd280_15 .array/port v000002a28cdbd280, 15;
v000002a28cdbd280_16 .array/port v000002a28cdbd280, 16;
v000002a28cdbd280_17 .array/port v000002a28cdbd280, 17;
v000002a28cdbd280_18 .array/port v000002a28cdbd280, 18;
E_000002a28cd38d00/4 .event anyedge, v000002a28cdbd280_15, v000002a28cdbd280_16, v000002a28cdbd280_17, v000002a28cdbd280_18;
v000002a28cdbd280_19 .array/port v000002a28cdbd280, 19;
v000002a28cdbd280_20 .array/port v000002a28cdbd280, 20;
v000002a28cdbd280_21 .array/port v000002a28cdbd280, 21;
v000002a28cdbd280_22 .array/port v000002a28cdbd280, 22;
E_000002a28cd38d00/5 .event anyedge, v000002a28cdbd280_19, v000002a28cdbd280_20, v000002a28cdbd280_21, v000002a28cdbd280_22;
v000002a28cdbd280_23 .array/port v000002a28cdbd280, 23;
v000002a28cdbd280_24 .array/port v000002a28cdbd280, 24;
v000002a28cdbd280_25 .array/port v000002a28cdbd280, 25;
v000002a28cdbd280_26 .array/port v000002a28cdbd280, 26;
E_000002a28cd38d00/6 .event anyedge, v000002a28cdbd280_23, v000002a28cdbd280_24, v000002a28cdbd280_25, v000002a28cdbd280_26;
v000002a28cdbd280_27 .array/port v000002a28cdbd280, 27;
v000002a28cdbd280_28 .array/port v000002a28cdbd280, 28;
v000002a28cdbd280_29 .array/port v000002a28cdbd280, 29;
v000002a28cdbd280_30 .array/port v000002a28cdbd280, 30;
E_000002a28cd38d00/7 .event anyedge, v000002a28cdbd280_27, v000002a28cdbd280_28, v000002a28cdbd280_29, v000002a28cdbd280_30;
v000002a28cdbd280_31 .array/port v000002a28cdbd280, 31;
v000002a28cdbd280_32 .array/port v000002a28cdbd280, 32;
v000002a28cdbd280_33 .array/port v000002a28cdbd280, 33;
v000002a28cdbd280_34 .array/port v000002a28cdbd280, 34;
E_000002a28cd38d00/8 .event anyedge, v000002a28cdbd280_31, v000002a28cdbd280_32, v000002a28cdbd280_33, v000002a28cdbd280_34;
v000002a28cdbd280_35 .array/port v000002a28cdbd280, 35;
v000002a28cdbd280_36 .array/port v000002a28cdbd280, 36;
v000002a28cdbd280_37 .array/port v000002a28cdbd280, 37;
v000002a28cdbd280_38 .array/port v000002a28cdbd280, 38;
E_000002a28cd38d00/9 .event anyedge, v000002a28cdbd280_35, v000002a28cdbd280_36, v000002a28cdbd280_37, v000002a28cdbd280_38;
v000002a28cdbd280_39 .array/port v000002a28cdbd280, 39;
v000002a28cdbd280_40 .array/port v000002a28cdbd280, 40;
v000002a28cdbd280_41 .array/port v000002a28cdbd280, 41;
v000002a28cdbd280_42 .array/port v000002a28cdbd280, 42;
E_000002a28cd38d00/10 .event anyedge, v000002a28cdbd280_39, v000002a28cdbd280_40, v000002a28cdbd280_41, v000002a28cdbd280_42;
v000002a28cdbd280_43 .array/port v000002a28cdbd280, 43;
v000002a28cdbd280_44 .array/port v000002a28cdbd280, 44;
v000002a28cdbd280_45 .array/port v000002a28cdbd280, 45;
v000002a28cdbd280_46 .array/port v000002a28cdbd280, 46;
E_000002a28cd38d00/11 .event anyedge, v000002a28cdbd280_43, v000002a28cdbd280_44, v000002a28cdbd280_45, v000002a28cdbd280_46;
v000002a28cdbd280_47 .array/port v000002a28cdbd280, 47;
v000002a28cdbd280_48 .array/port v000002a28cdbd280, 48;
v000002a28cdbd280_49 .array/port v000002a28cdbd280, 49;
v000002a28cdbd280_50 .array/port v000002a28cdbd280, 50;
E_000002a28cd38d00/12 .event anyedge, v000002a28cdbd280_47, v000002a28cdbd280_48, v000002a28cdbd280_49, v000002a28cdbd280_50;
v000002a28cdbd280_51 .array/port v000002a28cdbd280, 51;
v000002a28cdbd280_52 .array/port v000002a28cdbd280, 52;
v000002a28cdbd280_53 .array/port v000002a28cdbd280, 53;
v000002a28cdbd280_54 .array/port v000002a28cdbd280, 54;
E_000002a28cd38d00/13 .event anyedge, v000002a28cdbd280_51, v000002a28cdbd280_52, v000002a28cdbd280_53, v000002a28cdbd280_54;
v000002a28cdbd280_55 .array/port v000002a28cdbd280, 55;
v000002a28cdbd280_56 .array/port v000002a28cdbd280, 56;
v000002a28cdbd280_57 .array/port v000002a28cdbd280, 57;
v000002a28cdbd280_58 .array/port v000002a28cdbd280, 58;
E_000002a28cd38d00/14 .event anyedge, v000002a28cdbd280_55, v000002a28cdbd280_56, v000002a28cdbd280_57, v000002a28cdbd280_58;
v000002a28cdbd280_59 .array/port v000002a28cdbd280, 59;
v000002a28cdbd280_60 .array/port v000002a28cdbd280, 60;
v000002a28cdbd280_61 .array/port v000002a28cdbd280, 61;
v000002a28cdbd280_62 .array/port v000002a28cdbd280, 62;
E_000002a28cd38d00/15 .event anyedge, v000002a28cdbd280_59, v000002a28cdbd280_60, v000002a28cdbd280_61, v000002a28cdbd280_62;
v000002a28cdbd280_63 .array/port v000002a28cdbd280, 63;
v000002a28cdbd280_64 .array/port v000002a28cdbd280, 64;
v000002a28cdbd280_65 .array/port v000002a28cdbd280, 65;
v000002a28cdbd280_66 .array/port v000002a28cdbd280, 66;
E_000002a28cd38d00/16 .event anyedge, v000002a28cdbd280_63, v000002a28cdbd280_64, v000002a28cdbd280_65, v000002a28cdbd280_66;
v000002a28cdbd280_67 .array/port v000002a28cdbd280, 67;
v000002a28cdbd280_68 .array/port v000002a28cdbd280, 68;
v000002a28cdbd280_69 .array/port v000002a28cdbd280, 69;
v000002a28cdbd280_70 .array/port v000002a28cdbd280, 70;
E_000002a28cd38d00/17 .event anyedge, v000002a28cdbd280_67, v000002a28cdbd280_68, v000002a28cdbd280_69, v000002a28cdbd280_70;
v000002a28cdbd280_71 .array/port v000002a28cdbd280, 71;
v000002a28cdbd280_72 .array/port v000002a28cdbd280, 72;
v000002a28cdbd280_73 .array/port v000002a28cdbd280, 73;
v000002a28cdbd280_74 .array/port v000002a28cdbd280, 74;
E_000002a28cd38d00/18 .event anyedge, v000002a28cdbd280_71, v000002a28cdbd280_72, v000002a28cdbd280_73, v000002a28cdbd280_74;
v000002a28cdbd280_75 .array/port v000002a28cdbd280, 75;
v000002a28cdbd280_76 .array/port v000002a28cdbd280, 76;
v000002a28cdbd280_77 .array/port v000002a28cdbd280, 77;
v000002a28cdbd280_78 .array/port v000002a28cdbd280, 78;
E_000002a28cd38d00/19 .event anyedge, v000002a28cdbd280_75, v000002a28cdbd280_76, v000002a28cdbd280_77, v000002a28cdbd280_78;
v000002a28cdbd280_79 .array/port v000002a28cdbd280, 79;
v000002a28cdbd280_80 .array/port v000002a28cdbd280, 80;
v000002a28cdbd280_81 .array/port v000002a28cdbd280, 81;
v000002a28cdbd280_82 .array/port v000002a28cdbd280, 82;
E_000002a28cd38d00/20 .event anyedge, v000002a28cdbd280_79, v000002a28cdbd280_80, v000002a28cdbd280_81, v000002a28cdbd280_82;
v000002a28cdbd280_83 .array/port v000002a28cdbd280, 83;
v000002a28cdbd280_84 .array/port v000002a28cdbd280, 84;
E_000002a28cd38d00/21 .event anyedge, v000002a28cdbd280_83, v000002a28cdbd280_84;
E_000002a28cd38d00 .event/or E_000002a28cd38d00/0, E_000002a28cd38d00/1, E_000002a28cd38d00/2, E_000002a28cd38d00/3, E_000002a28cd38d00/4, E_000002a28cd38d00/5, E_000002a28cd38d00/6, E_000002a28cd38d00/7, E_000002a28cd38d00/8, E_000002a28cd38d00/9, E_000002a28cd38d00/10, E_000002a28cd38d00/11, E_000002a28cd38d00/12, E_000002a28cd38d00/13, E_000002a28cd38d00/14, E_000002a28cd38d00/15, E_000002a28cd38d00/16, E_000002a28cd38d00/17, E_000002a28cd38d00/18, E_000002a28cd38d00/19, E_000002a28cd38d00/20, E_000002a28cd38d00/21;
S_000002a28cd0ab40 .scope module, "u_EX_MEM_Register" "EX_MEM_Register" 3 149, 9 1 0, S_000002a28cd534b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "ALUOut";
    .port_info 3 /INPUT 32 "WriteDataE";
    .port_info 4 /INPUT 5 "WriteRegE";
    .port_info 5 /INPUT 1 "Zero";
    .port_info 6 /OUTPUT 32 "ALUOutM";
    .port_info 7 /OUTPUT 32 "WriteDataM";
    .port_info 8 /OUTPUT 5 "WriteRegM";
    .port_info 9 /OUTPUT 1 "ZeroM";
    .port_info 10 /INPUT 1 "RegWriteE";
    .port_info 11 /INPUT 1 "MemtoRegE";
    .port_info 12 /INPUT 1 "MemWriteE";
    .port_info 13 /OUTPUT 1 "RegWriteM";
    .port_info 14 /OUTPUT 1 "MemtoRegM";
    .port_info 15 /OUTPUT 1 "MemWriteM";
v000002a28cdbc1a0_0 .net "ALUOut", 31 0, v000002a28cd47020_0;  alias, 1 drivers
v000002a28cdbc240_0 .var "ALUOutM", 31 0;
v000002a28cdbc9c0_0 .net "MemWriteE", 0 0, v000002a28cdc0e40_0;  alias, 1 drivers
v000002a28cdbc2e0_0 .var "MemWriteM", 0 0;
v000002a28cdbc420_0 .net "MemtoRegE", 0 0, v000002a28cdc0300_0;  alias, 1 drivers
v000002a28cdbc560_0 .var "MemtoRegM", 0 0;
v000002a28cdbc6a0_0 .net "RegWriteE", 0 0, v000002a28cdc0800_0;  alias, 1 drivers
v000002a28cdc01c0_0 .var "RegWriteM", 0 0;
v000002a28cdc09e0_0 .net "WriteDataE", 31 0, v000002a28cd46da0_0;  alias, 1 drivers
v000002a28cdc0440_0 .var "WriteDataM", 31 0;
v000002a28cdc1a20_0 .net "WriteRegE", 4 0, L_000002a28cdc8ca0;  alias, 1 drivers
v000002a28cdc0a80_0 .var "WriteRegM", 4 0;
v000002a28cdc1700_0 .net "Zero", 0 0, L_000002a28ce2b830;  alias, 1 drivers
v000002a28cdc13e0_0 .var "ZeroM", 0 0;
v000002a28cdc10c0_0 .net "clk", 0 0, v000002a28cdc8200_0;  alias, 1 drivers
v000002a28cdc0bc0_0 .net "rst_n", 0 0, v000002a28cdc8840_0;  alias, 1 drivers
E_000002a28cd39740/0 .event negedge, v000002a28cdbd500_0;
E_000002a28cd39740/1 .event posedge, v000002a28cdbc920_0;
E_000002a28cd39740 .event/or E_000002a28cd39740/0, E_000002a28cd39740/1;
S_000002a28cd07160 .scope module, "u_Forward_Unit" "Forward_Unit" 3 195, 10 1 0, S_000002a28cd534b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 5 "RsE";
    .port_info 2 /INPUT 5 "RtE";
    .port_info 3 /INPUT 5 "RsD";
    .port_info 4 /INPUT 5 "RtD";
    .port_info 5 /INPUT 5 "WriteRegM";
    .port_info 6 /INPUT 5 "WriteRegW";
    .port_info 7 /INPUT 1 "RegWriteM";
    .port_info 8 /INPUT 1 "RegWriteW";
    .port_info 9 /OUTPUT 2 "ForwardAE";
    .port_info 10 /OUTPUT 2 "ForwardBE";
    .port_info 11 /OUTPUT 1 "ForwardAD";
    .port_info 12 /OUTPUT 1 "ForwardBD";
v000002a28cdc1160_0 .var "ForwardAD", 0 0;
v000002a28cdc0f80_0 .var "ForwardAE", 1 0;
v000002a28cdc0120_0 .var "ForwardBD", 0 0;
v000002a28cdc1020_0 .var "ForwardBE", 1 0;
v000002a28cdc1200_0 .net "RegWriteM", 0 0, v000002a28cdc01c0_0;  alias, 1 drivers
v000002a28cdc12a0_0 .net "RegWriteW", 0 0, v000002a28cdc2f90_0;  alias, 1 drivers
v000002a28cdc1340_0 .net "RsD", 4 0, L_000002a28ce2a430;  1 drivers
v000002a28cdc1480_0 .net "RsE", 4 0, v000002a28cdc1c00_0;  alias, 1 drivers
v000002a28cdc1520_0 .net "RtD", 4 0, L_000002a28ce2ae30;  1 drivers
v000002a28cdc1ac0_0 .net "RtE", 4 0, v000002a28cdc1d40_0;  alias, 1 drivers
v000002a28cdc08a0_0 .net "WriteRegM", 4 0, v000002a28cdc0a80_0;  alias, 1 drivers
v000002a28cdc0c60_0 .net "WriteRegW", 4 0, v000002a28cdc3490_0;  alias, 1 drivers
v000002a28cdc0b20_0 .net "rst_n", 0 0, v000002a28cdc8840_0;  alias, 1 drivers
E_000002a28cd38e40 .event anyedge, v000002a28cdbd500_0, v000002a28cdc1520_0, v000002a28cdc0a80_0, v000002a28cdc01c0_0;
E_000002a28cd38f00 .event anyedge, v000002a28cdbd500_0, v000002a28cdc1340_0, v000002a28cdc0a80_0, v000002a28cdc01c0_0;
E_000002a28cd38f80/0 .event anyedge, v000002a28cdbd500_0, v000002a28cdc1ac0_0, v000002a28cdc0a80_0, v000002a28cdc01c0_0;
E_000002a28cd38f80/1 .event anyedge, v000002a28cdc0c60_0, v000002a28cdc12a0_0;
E_000002a28cd38f80 .event/or E_000002a28cd38f80/0, E_000002a28cd38f80/1;
E_000002a28cd3ba00/0 .event anyedge, v000002a28cdbd500_0, v000002a28cdc1480_0, v000002a28cdc0a80_0, v000002a28cdc01c0_0;
E_000002a28cd3ba00/1 .event anyedge, v000002a28cdc0c60_0, v000002a28cdc12a0_0;
E_000002a28cd3ba00 .event/or E_000002a28cd3ba00/0, E_000002a28cd3ba00/1;
S_000002a28cd072f0 .scope module, "u_ID_EX_Register" "ID_EX_Register" 3 94, 11 2 0, S_000002a28cd534b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "RD1";
    .port_info 3 /INPUT 32 "RD2";
    .port_info 4 /INPUT 5 "Rt";
    .port_info 5 /INPUT 5 "Rs";
    .port_info 6 /INPUT 5 "Rd";
    .port_info 7 /INPUT 32 "SignImm";
    .port_info 8 /INPUT 32 "PCPlus4D";
    .port_info 9 /OUTPUT 32 "RD1E";
    .port_info 10 /OUTPUT 32 "RD2E";
    .port_info 11 /OUTPUT 5 "RtE";
    .port_info 12 /OUTPUT 5 "RsE";
    .port_info 13 /OUTPUT 5 "RdE";
    .port_info 14 /OUTPUT 32 "SignImmE";
    .port_info 15 /OUTPUT 32 "PCPlus4E";
    .port_info 16 /INPUT 1 "RegWriteD";
    .port_info 17 /INPUT 1 "MemtoRegD";
    .port_info 18 /INPUT 1 "MemWriteD";
    .port_info 19 /INPUT 1 "RegDstD";
    .port_info 20 /INPUT 1 "ALUSrcD";
    .port_info 21 /INPUT 1 "FlushE";
    .port_info 22 /INPUT 3 "ALUControlD";
    .port_info 23 /OUTPUT 1 "RegWriteE";
    .port_info 24 /OUTPUT 1 "MemtoRegE";
    .port_info 25 /OUTPUT 1 "MemWriteE";
    .port_info 26 /OUTPUT 1 "RegDstE";
    .port_info 27 /OUTPUT 1 "ALUSrcE";
    .port_info 28 /OUTPUT 3 "ALUControlE";
v000002a28cdc0260_0 .net "ALUControlD", 2 0, v000002a28cdbd8c0_0;  alias, 1 drivers
v000002a28cdc0080_0 .var "ALUControlE", 2 0;
v000002a28cdc0d00_0 .net "ALUSrcD", 0 0, v000002a28cdbd320_0;  alias, 1 drivers
v000002a28cdc1e80_0 .var "ALUSrcE", 0 0;
v000002a28cdc0da0_0 .net "FlushE", 0 0, v000002a28cdc4b40_0;  alias, 1 drivers
v000002a28cdc04e0_0 .net "MemWriteD", 0 0, v000002a28cdbcb00_0;  alias, 1 drivers
v000002a28cdc0e40_0 .var "MemWriteE", 0 0;
v000002a28cdc17a0_0 .net "MemtoRegD", 0 0, v000002a28cdbc380_0;  alias, 1 drivers
v000002a28cdc0300_0 .var "MemtoRegE", 0 0;
v000002a28cdc0580_0 .net "PCPlus4D", 31 0, v000002a28cdc26d0_0;  alias, 1 drivers
v000002a28cdc1ca0_0 .var "PCPlus4E", 31 0;
v000002a28cdc15c0_0 .net "RD1", 31 0, L_000002a28cd4e2a0;  alias, 1 drivers
v000002a28cdc0ee0_0 .var "RD1E", 31 0;
v000002a28cdc1660_0 .net "RD2", 31 0, L_000002a28cd4dc10;  alias, 1 drivers
v000002a28cdc1840_0 .var "RD2E", 31 0;
v000002a28cdc0620_0 .net "Rd", 4 0, L_000002a28ce2b6f0;  1 drivers
v000002a28cdc06c0_0 .var "RdE", 4 0;
v000002a28cdc18e0_0 .net "RegDstD", 0 0, v000002a28cdbdd20_0;  alias, 1 drivers
v000002a28cdc1980_0 .var "RegDstE", 0 0;
v000002a28cdc0760_0 .net "RegWriteD", 0 0, v000002a28cdbd0a0_0;  alias, 1 drivers
v000002a28cdc0800_0 .var "RegWriteE", 0 0;
v000002a28cdc1b60_0 .net "Rs", 4 0, L_000002a28ce2b970;  1 drivers
v000002a28cdc1c00_0 .var "RsE", 4 0;
v000002a28cdc03a0_0 .net "Rt", 4 0, L_000002a28ce2a2f0;  1 drivers
v000002a28cdc1d40_0 .var "RtE", 4 0;
v000002a28cdc1f20_0 .net "SignImm", 31 0, L_000002a28ce2aa70;  alias, 1 drivers
v000002a28cdc0940_0 .var "SignImmE", 31 0;
v000002a28cdc1de0_0 .net "clk", 0 0, v000002a28cdc8200_0;  alias, 1 drivers
v000002a28cdc2a90_0 .net "rst_n", 0 0, v000002a28cdc8840_0;  alias, 1 drivers
S_000002a28ccf2ef0 .scope module, "u_IF_ID_Register" "IF_ID_Register" 3 52, 12 1 0, S_000002a28cd534b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "StallD";
    .port_info 3 /INPUT 1 "PCSrcD";
    .port_info 4 /INPUT 1 "JumpD";
    .port_info 5 /INPUT 32 "PCPlus4F";
    .port_info 6 /INPUT 32 "Instr";
    .port_info 7 /OUTPUT 32 "PCPlus4D";
    .port_info 8 /OUTPUT 32 "InstrD";
v000002a28cdc2590_0 .net "Instr", 31 0, L_000002a28cdc9380;  alias, 1 drivers
v000002a28cdc38f0_0 .var "InstrD", 31 0;
v000002a28cdc3210_0 .net "JumpD", 0 0, v000002a28cdbc4c0_0;  alias, 1 drivers
v000002a28cdc26d0_0 .var "PCPlus4D", 31 0;
v000002a28cdc2950_0 .net "PCPlus4F", 31 0, L_000002a28cd4e690;  alias, 1 drivers
v000002a28cdc2630_0 .net "PCSrcD", 0 0, L_000002a28cd4db30;  alias, 1 drivers
v000002a28cdc2270_0 .net "StallD", 0 0, v000002a28cdc5a40_0;  alias, 1 drivers
v000002a28cdc3850_0 .net "clk", 0 0, v000002a28cdc8200_0;  alias, 1 drivers
v000002a28cdc2770_0 .net "rst_n", 0 0, v000002a28cdc8840_0;  alias, 1 drivers
S_000002a28ccee800 .scope module, "u_Imm_Sign_Extend" "Imm_Sign_Extend" 3 89, 13 2 0, S_000002a28cd534b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 16 "Immediate";
    .port_info 1 /OUTPUT 32 "SignImm";
v000002a28cdc3030_0 .net "Immediate", 15 0, L_000002a28ce2a890;  1 drivers
v000002a28cdc30d0_0 .net "SignImm", 31 0, L_000002a28ce2aa70;  alias, 1 drivers
v000002a28cdc3530_0 .net *"_ivl_1", 0 0, L_000002a28cdc8b60;  1 drivers
v000002a28cdc32b0_0 .net *"_ivl_2", 15 0, L_000002a28ce2b5b0;  1 drivers
L_000002a28cdc8b60 .part L_000002a28ce2a890, 15, 1;
LS_000002a28ce2b5b0_0_0 .concat [ 1 1 1 1], L_000002a28cdc8b60, L_000002a28cdc8b60, L_000002a28cdc8b60, L_000002a28cdc8b60;
LS_000002a28ce2b5b0_0_4 .concat [ 1 1 1 1], L_000002a28cdc8b60, L_000002a28cdc8b60, L_000002a28cdc8b60, L_000002a28cdc8b60;
LS_000002a28ce2b5b0_0_8 .concat [ 1 1 1 1], L_000002a28cdc8b60, L_000002a28cdc8b60, L_000002a28cdc8b60, L_000002a28cdc8b60;
LS_000002a28ce2b5b0_0_12 .concat [ 1 1 1 1], L_000002a28cdc8b60, L_000002a28cdc8b60, L_000002a28cdc8b60, L_000002a28cdc8b60;
L_000002a28ce2b5b0 .concat [ 4 4 4 4], LS_000002a28ce2b5b0_0_0, LS_000002a28ce2b5b0_0_4, LS_000002a28ce2b5b0_0_8, LS_000002a28ce2b5b0_0_12;
L_000002a28ce2aa70 .concat [ 16 16 0 0], L_000002a28ce2a890, L_000002a28ce2b5b0;
S_000002a28ccee990 .scope module, "u_Instr_Memory" "Instr_Memory" 3 47, 14 1 0, S_000002a28cd534b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
v000002a28cdc3c10_0 .net "A", 31 0, v000002a28cdc3670_0;  alias, 1 drivers
v000002a28cdc2bd0 .array "Instr_Reg", 0 71, 7 0;
v000002a28cdc29f0_0 .net "RD", 31 0, L_000002a28cdc9380;  alias, 1 drivers
v000002a28cdc2310_0 .net *"_ivl_0", 7 0, L_000002a28cdc92e0;  1 drivers
v000002a28cdc2b30_0 .net *"_ivl_10", 7 0, L_000002a28cdc9b00;  1 drivers
v000002a28cdc3170_0 .net *"_ivl_12", 7 0, L_000002a28cdc8c00;  1 drivers
L_000002a28cdca160 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000002a28cdc3990_0 .net/2u *"_ivl_14", 31 0, L_000002a28cdca160;  1 drivers
v000002a28cdc23b0_0 .net *"_ivl_16", 31 0, L_000002a28cdc91a0;  1 drivers
v000002a28cdc3cb0_0 .net *"_ivl_18", 7 0, L_000002a28cdc9ba0;  1 drivers
v000002a28cdc2d10_0 .net *"_ivl_2", 7 0, L_000002a28cdc8f20;  1 drivers
v000002a28cdc2c70_0 .net *"_ivl_20", 7 0, L_000002a28cdc9e20;  1 drivers
L_000002a28cdca1a8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000002a28cdc2810_0 .net/2u *"_ivl_22", 31 0, L_000002a28cdca1a8;  1 drivers
v000002a28cdc2450_0 .net *"_ivl_24", 31 0, L_000002a28cdc9240;  1 drivers
v000002a28cdc3a30_0 .net *"_ivl_26", 7 0, L_000002a28cdc94c0;  1 drivers
v000002a28cdc3f30_0 .net *"_ivl_4", 7 0, L_000002a28cdc9100;  1 drivers
L_000002a28cdca118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a28cdc21d0_0 .net/2u *"_ivl_6", 31 0, L_000002a28cdca118;  1 drivers
v000002a28cdc3ad0_0 .net *"_ivl_8", 31 0, L_000002a28cdc85c0;  1 drivers
L_000002a28cdc92e0 .array/port v000002a28cdc2bd0, v000002a28cdc3670_0;
L_000002a28cdc8f20 .concat [ 8 0 0 0], L_000002a28cdc92e0;
L_000002a28cdc9100 .array/port v000002a28cdc2bd0, L_000002a28cdc85c0;
L_000002a28cdc85c0 .arith/sum 32, v000002a28cdc3670_0, L_000002a28cdca118;
L_000002a28cdc9b00 .concat [ 8 0 0 0], L_000002a28cdc9100;
L_000002a28cdc8c00 .array/port v000002a28cdc2bd0, L_000002a28cdc91a0;
L_000002a28cdc91a0 .arith/sum 32, v000002a28cdc3670_0, L_000002a28cdca160;
L_000002a28cdc9ba0 .concat [ 8 0 0 0], L_000002a28cdc8c00;
L_000002a28cdc9e20 .array/port v000002a28cdc2bd0, L_000002a28cdc9240;
L_000002a28cdc9240 .arith/sum 32, v000002a28cdc3670_0, L_000002a28cdca1a8;
L_000002a28cdc94c0 .concat [ 8 0 0 0], L_000002a28cdc9e20;
L_000002a28cdc9380 .concat [ 8 8 8 8], L_000002a28cdc94c0, L_000002a28cdc9ba0, L_000002a28cdc9b00, L_000002a28cdc8f20;
S_000002a28ccec2c0 .scope module, "u_MEM_WB_Register" "MEM_WB_Register" 3 178, 15 1 0, S_000002a28cd534b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "ReadDataM";
    .port_info 3 /INPUT 32 "ALUOutM";
    .port_info 4 /INPUT 5 "WriteRegM";
    .port_info 5 /OUTPUT 32 "ReadDataW";
    .port_info 6 /OUTPUT 32 "ALUOutW";
    .port_info 7 /OUTPUT 5 "WriteRegW";
    .port_info 8 /INPUT 1 "RegWriteM";
    .port_info 9 /INPUT 1 "MemtoRegM";
    .port_info 10 /OUTPUT 1 "RegWriteW";
    .port_info 11 /OUTPUT 1 "MemtoRegW";
v000002a28cdc3350_0 .net "ALUOutM", 31 0, v000002a28cdbc240_0;  alias, 1 drivers
v000002a28cdc3e90_0 .var "ALUOutW", 31 0;
v000002a28cdc2090_0 .net "MemtoRegM", 0 0, v000002a28cdbc560_0;  alias, 1 drivers
v000002a28cdc3b70_0 .var "MemtoRegW", 0 0;
v000002a28cdc33f0_0 .net "ReadDataM", 31 0, v000002a28cdbd640_0;  alias, 1 drivers
v000002a28cdc28b0_0 .var "ReadDataW", 31 0;
v000002a28cdc24f0_0 .net "RegWriteM", 0 0, v000002a28cdc01c0_0;  alias, 1 drivers
v000002a28cdc2f90_0 .var "RegWriteW", 0 0;
v000002a28cdc3d50_0 .net "WriteRegM", 4 0, v000002a28cdc0a80_0;  alias, 1 drivers
v000002a28cdc3490_0 .var "WriteRegW", 4 0;
v000002a28cdc2db0_0 .net "clk", 0 0, v000002a28cdc8200_0;  alias, 1 drivers
v000002a28cdc2e50_0 .net "rst_n", 0 0, v000002a28cdc8840_0;  alias, 1 drivers
S_000002a28ccec450 .scope module, "u_PC_Counter" "PC_Counter" 3 35, 16 1 0, S_000002a28cd534b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "PCSrcD";
    .port_info 3 /INPUT 1 "StallF";
    .port_info 4 /INPUT 32 "PCBranchD";
    .port_info 5 /INPUT 1 "JumpD";
    .port_info 6 /INPUT 26 "InstrD_Low25Bit";
    .port_info 7 /OUTPUT 32 "PCPlus4F";
    .port_info 8 /OUTPUT 32 "PC";
L_000002a28cd4e690 .functor BUFZ 32, L_000002a28cdc9060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a28cdc2ef0_0 .net "InstrD_Low25Bit", 25 0, L_000002a28cdc9600;  1 drivers
v000002a28cdc35d0_0 .net "JumpD", 0 0, v000002a28cdbc4c0_0;  alias, 1 drivers
v000002a28cdc3670_0 .var "PC", 31 0;
v000002a28cdc3710_0 .net "PCBranchD", 31 0, L_000002a28ce2ab10;  alias, 1 drivers
v000002a28cdc37b0_0 .net "PCPlus4", 31 0, L_000002a28cdc9060;  1 drivers
v000002a28cdc4aa0_0 .net "PCPlus4F", 31 0, L_000002a28cd4e690;  alias, 1 drivers
v000002a28cdc5720_0 .net "PCSrcD", 0 0, L_000002a28cd4db30;  alias, 1 drivers
v000002a28cdc50e0_0 .net "PC_Jump", 31 0, L_000002a28cdc9740;  1 drivers
v000002a28cdc5220_0 .net "PC_Next", 31 0, L_000002a28cdc8fc0;  1 drivers
v000002a28cdc5ae0_0 .net "PC_Next_or_Jump", 31 0, L_000002a28cdc8a20;  1 drivers
v000002a28cdc48c0_0 .net "StallF", 0 0, v000002a28cdc5b80_0;  alias, 1 drivers
L_000002a28cdca0d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002a28cdc4f00_0 .net/2u *"_ivl_12", 31 0, L_000002a28cdca0d0;  1 drivers
v000002a28cdc4c80_0 .net *"_ivl_3", 3 0, L_000002a28cdc83e0;  1 drivers
v000002a28cdc45a0_0 .net *"_ivl_4", 3 0, L_000002a28cdc99c0;  1 drivers
v000002a28cdc4e60_0 .net *"_ivl_6", 25 0, L_000002a28cdc96a0;  1 drivers
L_000002a28cdca088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a28cdc4640_0 .net/2u *"_ivl_8", 1 0, L_000002a28cdca088;  1 drivers
v000002a28cdc5900_0 .net "clk", 0 0, v000002a28cdc8200_0;  alias, 1 drivers
v000002a28cdc5400_0 .net "rst_n", 0 0, v000002a28cdc8840_0;  alias, 1 drivers
L_000002a28cdc8fc0 .functor MUXZ 32, L_000002a28cd4e690, L_000002a28ce2ab10, L_000002a28cd4db30, C4<>;
L_000002a28cdc83e0 .part L_000002a28cd4e690, 28, 4;
L_000002a28cdc99c0 .concat [ 4 0 0 0], L_000002a28cdc83e0;
L_000002a28cdc96a0 .concat [ 26 0 0 0], L_000002a28cdc9600;
L_000002a28cdc9740 .concat [ 2 26 4 0], L_000002a28cdca088, L_000002a28cdc96a0, L_000002a28cdc99c0;
L_000002a28cdc9060 .arith/sum 32, v000002a28cdc3670_0, L_000002a28cdca0d0;
L_000002a28cdc8a20 .functor MUXZ 32, L_000002a28cdc8fc0, L_000002a28cdc9740, v000002a28cdbc4c0_0, C4<>;
S_000002a28ccead80 .scope module, "u_Reg_File" "Reg_File" 3 77, 17 1 0, S_000002a28cd534b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "A1";
    .port_info 3 /INPUT 5 "A2";
    .port_info 4 /INPUT 5 "A3";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 32 "WD3";
    .port_info 7 /OUTPUT 32 "RD2";
    .port_info 8 /OUTPUT 32 "RD1";
L_000002a28cd4e2a0 .functor BUFZ 32, L_000002a28cdc8480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a28cd4dc10 .functor BUFZ 32, L_000002a28cdc9420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a28cdc5180_0 .net "A1", 4 0, L_000002a28cdc8700;  1 drivers
v000002a28cdc4280_0 .net "A2", 4 0, L_000002a28cdc87a0;  1 drivers
v000002a28cdc52c0_0 .net "A3", 4 0, v000002a28cdc3490_0;  alias, 1 drivers
v000002a28cdc4be0_0 .net "RD1", 31 0, L_000002a28cd4e2a0;  alias, 1 drivers
v000002a28cdc57c0_0 .net "RD2", 31 0, L_000002a28cd4dc10;  alias, 1 drivers
v000002a28cdc5d60 .array "ROM", 0 31, 31 0;
v000002a28cdc5860_0 .net "RegWrite", 0 0, v000002a28cdc2f90_0;  alias, 1 drivers
v000002a28cdc4fa0_0 .net "WD3", 31 0, L_000002a28cdc9880;  alias, 1 drivers
v000002a28cdc5360_0 .net *"_ivl_0", 31 0, L_000002a28cdc8480;  1 drivers
v000002a28cdc5540_0 .net *"_ivl_10", 6 0, L_000002a28cdc9560;  1 drivers
L_000002a28cdca238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a28cdc54a0_0 .net *"_ivl_13", 1 0, L_000002a28cdca238;  1 drivers
v000002a28cdc5040_0 .net *"_ivl_2", 6 0, L_000002a28cdc8660;  1 drivers
L_000002a28cdca1f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a28cdc43c0_0 .net *"_ivl_5", 1 0, L_000002a28cdca1f0;  1 drivers
v000002a28cdc55e0_0 .net *"_ivl_8", 31 0, L_000002a28cdc9420;  1 drivers
v000002a28cdc4960_0 .net "clk", 0 0, v000002a28cdc8200_0;  alias, 1 drivers
v000002a28cdc5680_0 .net "rst_n", 0 0, v000002a28cdc8840_0;  alias, 1 drivers
E_000002a28cd3b5c0 .event negedge, v000002a28cdbc920_0;
L_000002a28cdc8480 .array/port v000002a28cdc5d60, L_000002a28cdc8660;
L_000002a28cdc8660 .concat [ 5 2 0 0], L_000002a28cdc8700, L_000002a28cdca1f0;
L_000002a28cdc9420 .array/port v000002a28cdc5d60, L_000002a28cdc9560;
L_000002a28cdc9560 .concat [ 5 2 0 0], L_000002a28cdc87a0, L_000002a28cdca238;
S_000002a28cceaf10 .scope module, "u_Stall_Unit" "Stall_Unit" 3 211, 18 1 0, S_000002a28cd534b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "RsD";
    .port_info 3 /INPUT 5 "RtD";
    .port_info 4 /INPUT 5 "RtE";
    .port_info 5 /INPUT 5 "WriteRegE";
    .port_info 6 /INPUT 5 "WriteRegM";
    .port_info 7 /INPUT 1 "RegWriteE";
    .port_info 8 /INPUT 1 "MemtoRegE";
    .port_info 9 /INPUT 1 "MemtoRegM";
    .port_info 10 /INPUT 1 "BranchD";
    .port_info 11 /OUTPUT 1 "FlushE";
    .port_info 12 /OUTPUT 1 "StallD";
    .port_info 13 /OUTPUT 1 "StallF";
L_000002a28cd4e310 .functor AND 1, v000002a28cdbcce0_0, v000002a28cdc0800_0, C4<1>, C4<1>;
L_000002a28cd4d970 .functor OR 1, L_000002a28ce2b0b0, L_000002a28ce2a930, C4<0>, C4<0>;
L_000002a28cd4dba0 .functor AND 1, L_000002a28cd4e310, L_000002a28cd4d970, C4<1>, C4<1>;
L_000002a28cd4dcf0 .functor AND 1, v000002a28cdbcce0_0, v000002a28cdbc560_0, C4<1>, C4<1>;
L_000002a28cd4dc80 .functor OR 1, L_000002a28ce2bdd0, L_000002a28ce2b790, C4<0>, C4<0>;
L_000002a28cd14e00 .functor AND 1, L_000002a28cd4dcf0, L_000002a28cd4dc80, C4<1>, C4<1>;
L_000002a28cd144d0 .functor OR 1, L_000002a28cd4dba0, L_000002a28cd14e00, C4<0>, C4<0>;
L_000002a28cd14690 .functor OR 1, L_000002a28ce2ad90, L_000002a28ce2a110, C4<0>, C4<0>;
L_000002a28ccd1870 .functor AND 1, L_000002a28cd14690, v000002a28cdc0300_0, C4<1>, C4<1>;
v000002a28cdc4a00_0 .net "BranchD", 0 0, v000002a28cdbcce0_0;  alias, 1 drivers
v000002a28cdc4b40_0 .var "FlushE", 0 0;
v000002a28cdc4d20_0 .net "MemtoRegE", 0 0, v000002a28cdc0300_0;  alias, 1 drivers
v000002a28cdc40a0_0 .net "MemtoRegM", 0 0, v000002a28cdbc560_0;  alias, 1 drivers
v000002a28cdc4780_0 .net "RegWriteE", 0 0, v000002a28cdc0800_0;  alias, 1 drivers
v000002a28cdc59a0_0 .net "RsD", 4 0, L_000002a28ce2abb0;  1 drivers
v000002a28cdc4dc0_0 .net "RtD", 4 0, L_000002a28ce2b650;  1 drivers
v000002a28cdc4820_0 .net "RtE", 4 0, v000002a28cdc1d40_0;  alias, 1 drivers
v000002a28cdc5a40_0 .var "StallD", 0 0;
v000002a28cdc5b80_0 .var "StallF", 0 0;
v000002a28cdc5c20_0 .net "WriteRegE", 4 0, L_000002a28cdc8ca0;  alias, 1 drivers
v000002a28cdc5cc0_0 .net "WriteRegM", 4 0, v000002a28cdc0a80_0;  alias, 1 drivers
v000002a28cdc5e00_0 .net *"_ivl_1", 0 0, L_000002a28cd4e310;  1 drivers
v000002a28cdc41e0_0 .net *"_ivl_11", 0 0, L_000002a28cd4dcf0;  1 drivers
v000002a28cdc5ea0_0 .net *"_ivl_12", 0 0, L_000002a28ce2bdd0;  1 drivers
v000002a28cdc5f40_0 .net *"_ivl_14", 0 0, L_000002a28ce2b790;  1 drivers
v000002a28cdc4140_0 .net *"_ivl_17", 0 0, L_000002a28cd4dc80;  1 drivers
v000002a28cdc4320_0 .net *"_ivl_19", 0 0, L_000002a28cd14e00;  1 drivers
v000002a28cdc4500_0 .net *"_ivl_2", 0 0, L_000002a28ce2b0b0;  1 drivers
v000002a28cdc46e0_0 .net *"_ivl_22", 0 0, L_000002a28ce2ad90;  1 drivers
v000002a28cdc7a50_0 .net *"_ivl_24", 0 0, L_000002a28ce2a110;  1 drivers
v000002a28cdc74b0_0 .net *"_ivl_27", 0 0, L_000002a28cd14690;  1 drivers
v000002a28cdc6fb0_0 .net *"_ivl_4", 0 0, L_000002a28ce2a930;  1 drivers
v000002a28cdc6bf0_0 .net *"_ivl_7", 0 0, L_000002a28cd4d970;  1 drivers
v000002a28cdc61f0_0 .net *"_ivl_9", 0 0, L_000002a28cd4dba0;  1 drivers
v000002a28cdc6150_0 .net "branchstall", 0 0, L_000002a28cd144d0;  1 drivers
v000002a28cdc66f0_0 .net "clk", 0 0, v000002a28cdc8200_0;  alias, 1 drivers
v000002a28cdc6290_0 .net "lwstall", 0 0, L_000002a28ccd1870;  1 drivers
v000002a28cdc6d30_0 .net "rst_n", 0 0, v000002a28cdc8840_0;  alias, 1 drivers
E_000002a28cd3af80 .event anyedge, v000002a28cdbd500_0, v000002a28cdc6290_0, v000002a28cdc6150_0;
L_000002a28ce2b0b0 .cmp/eq 5, L_000002a28cdc8ca0, L_000002a28ce2abb0;
L_000002a28ce2a930 .cmp/eq 5, L_000002a28cdc8ca0, L_000002a28ce2b650;
L_000002a28ce2bdd0 .cmp/eq 5, v000002a28cdc0a80_0, L_000002a28ce2abb0;
L_000002a28ce2b790 .cmp/eq 5, v000002a28cdc0a80_0, L_000002a28ce2b650;
L_000002a28ce2ad90 .cmp/eq 5, L_000002a28ce2abb0, v000002a28cdc1d40_0;
L_000002a28ce2a110 .cmp/eq 5, L_000002a28ce2b650, v000002a28cdc1d40_0;
    .scope S_000002a28ccec450;
T_0 ;
    %wait E_000002a28cd38c00;
    %load/vec4 v000002a28cdc5400_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a28cdc3670_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002a28cdc48c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002a28cdc3670_0;
    %assign/vec4 v000002a28cdc3670_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002a28cdc5ae0_0;
    %assign/vec4 v000002a28cdc3670_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002a28ccee990;
T_1 ;
    %vpi_call 14 11 "$readmemh", "./memfile.dat", v000002a28cdc2bd0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000001000111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002a28ccf2ef0;
T_2 ;
    %wait E_000002a28cd38c00;
    %load/vec4 v000002a28cdc2770_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a28cdc26d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a28cdc38f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002a28cdc2630_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.4, 8;
    %load/vec4 v000002a28cdc3210_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.4;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a28cdc38f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a28cdc26d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002a28cdc2270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002a28cdc26d0_0;
    %assign/vec4 v000002a28cdc26d0_0, 0;
    %load/vec4 v000002a28cdc38f0_0;
    %assign/vec4 v000002a28cdc38f0_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v000002a28cdc2950_0;
    %assign/vec4 v000002a28cdc26d0_0, 0;
    %load/vec4 v000002a28cdc2590_0;
    %assign/vec4 v000002a28cdc38f0_0, 0;
T_2.6 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002a28cd1ccb0;
T_3 ;
    %wait E_000002a28cd37e40;
    %load/vec4 v000002a28cdbd820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbd0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbdd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbd320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbcce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbcb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbc380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a28cdbdb40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbc4c0_0, 0, 1;
T_3.0 ;
    %load/vec4 v000002a28cdbcec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbd0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbdd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbd320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbcce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbcb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbc380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a28cdbdb40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbc4c0_0, 0, 1;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a28cdbd0a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a28cdbdd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbd320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbcce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbcb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbc380_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002a28cdbdb40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbc4c0_0, 0, 1;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbd0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbdd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbd320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a28cdbcce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbcb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbc380_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002a28cdbdb40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbc4c0_0, 0, 1;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbd0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbdd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a28cdbd320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbcce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a28cdbcb00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a28cdbc380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a28cdbdb40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbc4c0_0, 0, 1;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a28cdbd0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbdd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a28cdbd320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbcce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbcb00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a28cdbc380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a28cdbdb40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbc4c0_0, 0, 1;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a28cdbd0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbdd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a28cdbd320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbcce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbcb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbc380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a28cdbdb40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbc4c0_0, 0, 1;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbd0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbdd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbd320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbcce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbcb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdbc380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a28cdbdb40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a28cdbc4c0_0, 0, 1;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002a28ccead80;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a28cdc5d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a28cdc5d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a28cdc5d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a28cdc5d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a28cdc5d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a28cdc5d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a28cdc5d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a28cdc5d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a28cdc5d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a28cdc5d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a28cdc5d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a28cdc5d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a28cdc5d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a28cdc5d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a28cdc5d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a28cdc5d60, 0, 4;
    %end;
    .thread T_4;
    .scope S_000002a28ccead80;
T_5 ;
    %wait E_000002a28cd3b5c0;
    %load/vec4 v000002a28cdc5860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002a28cdc4fa0_0;
    %load/vec4 v000002a28cdc52c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a28cdc5d60, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002a28cd072f0;
T_6 ;
    %wait E_000002a28cd39740;
    %load/vec4 v000002a28cdc2a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a28cdc0800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a28cdc0300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a28cdc0e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a28cdc1980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a28cdc1e80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002a28cdc0080_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002a28cdc0da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a28cdc0800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a28cdc0300_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000002a28cdc15c0_0;
    %assign/vec4 v000002a28cdc0ee0_0, 0;
    %load/vec4 v000002a28cdc1660_0;
    %assign/vec4 v000002a28cdc1840_0, 0;
    %load/vec4 v000002a28cdc03a0_0;
    %assign/vec4 v000002a28cdc1d40_0, 0;
    %load/vec4 v000002a28cdc1b60_0;
    %assign/vec4 v000002a28cdc1c00_0, 0;
    %load/vec4 v000002a28cdc0620_0;
    %assign/vec4 v000002a28cdc06c0_0, 0;
    %load/vec4 v000002a28cdc1f20_0;
    %assign/vec4 v000002a28cdc0940_0, 0;
    %load/vec4 v000002a28cdc0580_0;
    %assign/vec4 v000002a28cdc1ca0_0, 0;
    %load/vec4 v000002a28cdc0760_0;
    %assign/vec4 v000002a28cdc0800_0, 0;
    %load/vec4 v000002a28cdc17a0_0;
    %assign/vec4 v000002a28cdc0300_0, 0;
    %load/vec4 v000002a28cdc04e0_0;
    %assign/vec4 v000002a28cdc0e40_0, 0;
    %load/vec4 v000002a28cdc18e0_0;
    %assign/vec4 v000002a28cdc1980_0, 0;
    %load/vec4 v000002a28cdc0d00_0;
    %assign/vec4 v000002a28cdc1e80_0, 0;
    %load/vec4 v000002a28cdc0260_0;
    %assign/vec4 v000002a28cdc0080_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002a28cd5ebe0;
T_7 ;
    %wait E_000002a28cd38bc0;
    %load/vec4 v000002a28cdbd500_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a28cd466c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a28cd46da0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002a28cd481a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v000002a28cd46620_0;
    %store/vec4 v000002a28cd466c0_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v000002a28cd48240_0;
    %store/vec4 v000002a28cd466c0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v000002a28cd46760_0;
    %store/vec4 v000002a28cd466c0_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %load/vec4 v000002a28cd46b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v000002a28cd46bc0_0;
    %store/vec4 v000002a28cd46da0_0, 0, 32;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v000002a28cd48240_0;
    %store/vec4 v000002a28cd46da0_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v000002a28cd46760_0;
    %store/vec4 v000002a28cd46da0_0, 0, 32;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002a28cd5ebe0;
T_8 ;
    %wait E_000002a28cd38a40;
    %load/vec4 v000002a28cd48100_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v000002a28cd466c0_0;
    %load/vec4 v000002a28cd46580_0;
    %add;
    %store/vec4 v000002a28cd47020_0, 0, 32;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v000002a28cd466c0_0;
    %load/vec4 v000002a28cd46580_0;
    %sub;
    %store/vec4 v000002a28cd47020_0, 0, 32;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v000002a28cd466c0_0;
    %load/vec4 v000002a28cd46580_0;
    %and;
    %store/vec4 v000002a28cd47020_0, 0, 32;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v000002a28cd466c0_0;
    %load/vec4 v000002a28cd46580_0;
    %or;
    %store/vec4 v000002a28cd47020_0, 0, 32;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v000002a28cd466c0_0;
    %load/vec4 v000002a28cd46580_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.8, 8;
T_8.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.8, 8;
 ; End of false expr.
    %blend;
T_8.8;
    %store/vec4 v000002a28cd47020_0, 0, 32;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002a28cd5ed70;
T_9 ;
    %wait E_000002a28cd37d80;
    %load/vec4 v000002a28cdbd460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002a28cdbd8c0_0, 0, 3;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v000002a28cdbcba0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002a28cdbd8c0_0, 0, 3;
    %jmp T_9.10;
T_9.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002a28cdbd8c0_0, 0, 3;
    %jmp T_9.10;
T_9.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002a28cdbd8c0_0, 0, 3;
    %jmp T_9.10;
T_9.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002a28cdbd8c0_0, 0, 3;
    %jmp T_9.10;
T_9.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002a28cdbd8c0_0, 0, 3;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %jmp T_9.4;
T_9.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002a28cdbd8c0_0, 0, 3;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002a28cd0ab40;
T_10 ;
    %wait E_000002a28cd39740;
    %load/vec4 v000002a28cdc0bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a28cdc13e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a28cdc01c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a28cdbc560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a28cdbc2e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002a28cdbc1a0_0;
    %assign/vec4 v000002a28cdbc240_0, 0;
    %load/vec4 v000002a28cdc09e0_0;
    %assign/vec4 v000002a28cdc0440_0, 0;
    %load/vec4 v000002a28cdc1a20_0;
    %assign/vec4 v000002a28cdc0a80_0, 0;
    %load/vec4 v000002a28cdc1700_0;
    %assign/vec4 v000002a28cdc13e0_0, 0;
    %load/vec4 v000002a28cdbc6a0_0;
    %assign/vec4 v000002a28cdc01c0_0, 0;
    %load/vec4 v000002a28cdbc420_0;
    %assign/vec4 v000002a28cdbc560_0, 0;
    %load/vec4 v000002a28cdbc9c0_0;
    %assign/vec4 v000002a28cdbc2e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002a28cd13dd0;
T_11 ;
    %vpi_func 8 18 "$fopen" 32, "./MEM_Data.txt", "w" {0 0 0};
    %store/vec4 v000002a28cdbd6e0_0, 0, 32;
    %delay 500, 0;
    %vpi_call 8 20 "$fclose", v000002a28cdbd6e0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_000002a28cd13dd0;
T_12 ;
    %wait E_000002a28cd38d00;
    %ix/getv 4, v000002a28cdbd140_0;
    %load/vec4a v000002a28cdbd280, 4;
    %store/vec4 v000002a28cdbd640_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002a28cd13dd0;
T_13 ;
    %wait E_000002a28cd38c00;
    %load/vec4 v000002a28cdbd1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000002a28cdbdf00_0;
    %ix/getv 3, v000002a28cdbd140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a28cdbd280, 0, 4;
    %vpi_call 8 30 "$fdisplay", v000002a28cdbd6e0_0, "The Write Address A is %h", v000002a28cdbd140_0 {0 0 0};
    %vpi_call 8 31 "$fdisplay", v000002a28cdbd6e0_0, "DATA_MEM[A] is %h", v000002a28cdbdf00_0 {0 0 0};
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002a28ccec2c0;
T_14 ;
    %wait E_000002a28cd39740;
    %load/vec4 v000002a28cdc2e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a28cdc2f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a28cdc3b70_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000002a28cdc33f0_0;
    %assign/vec4 v000002a28cdc28b0_0, 0;
    %load/vec4 v000002a28cdc3350_0;
    %assign/vec4 v000002a28cdc3e90_0, 0;
    %load/vec4 v000002a28cdc3d50_0;
    %assign/vec4 v000002a28cdc3490_0, 0;
    %load/vec4 v000002a28cdc24f0_0;
    %assign/vec4 v000002a28cdc2f90_0, 0;
    %load/vec4 v000002a28cdc2090_0;
    %assign/vec4 v000002a28cdc3b70_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002a28cd07160;
T_15 ;
    %wait E_000002a28cd3ba00;
    %load/vec4 v000002a28cdc0b20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a28cdc0f80_0, 0, 2;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002a28cdc1480_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.5, 4;
    %load/vec4 v000002a28cdc1480_0;
    %load/vec4 v000002a28cdc08a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v000002a28cdc1200_0;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002a28cdc0f80_0, 0, 2;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v000002a28cdc1480_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.9, 4;
    %load/vec4 v000002a28cdc1480_0;
    %load/vec4 v000002a28cdc0c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.8, 9;
    %load/vec4 v000002a28cdc12a0_0;
    %and;
T_15.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002a28cdc0f80_0, 0, 2;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a28cdc0f80_0, 0, 2;
T_15.7 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000002a28cd07160;
T_16 ;
    %wait E_000002a28cd38f80;
    %load/vec4 v000002a28cdc0b20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a28cdc1020_0, 0, 2;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002a28cdc1ac0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.5, 4;
    %load/vec4 v000002a28cdc1ac0_0;
    %load/vec4 v000002a28cdc08a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v000002a28cdc1200_0;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002a28cdc1020_0, 0, 2;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v000002a28cdc1ac0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.9, 4;
    %load/vec4 v000002a28cdc1ac0_0;
    %load/vec4 v000002a28cdc0c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.8, 9;
    %load/vec4 v000002a28cdc12a0_0;
    %and;
T_16.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002a28cdc1020_0, 0, 2;
    %jmp T_16.7;
T_16.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a28cdc1020_0, 0, 2;
T_16.7 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000002a28cd07160;
T_17 ;
    %wait E_000002a28cd38f00;
    %load/vec4 v000002a28cdc0b20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdc1160_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000002a28cdc1340_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_17.5, 4;
    %load/vec4 v000002a28cdc1340_0;
    %load/vec4 v000002a28cdc08a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.4, 9;
    %load/vec4 v000002a28cdc1200_0;
    %and;
T_17.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a28cdc1160_0, 0, 1;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdc1160_0, 0, 1;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000002a28cd07160;
T_18 ;
    %wait E_000002a28cd38e40;
    %load/vec4 v000002a28cdc0b20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdc0120_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000002a28cdc1520_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.5, 4;
    %load/vec4 v000002a28cdc1520_0;
    %load/vec4 v000002a28cdc08a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.4, 9;
    %load/vec4 v000002a28cdc1200_0;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a28cdc0120_0, 0, 1;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdc0120_0, 0, 1;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000002a28cceaf10;
T_19 ;
    %wait E_000002a28cd3af80;
    %load/vec4 v000002a28cdc6d30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdc4b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdc5a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdc5b80_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000002a28cdc6290_0;
    %flag_set/vec4 8;
    %jmp/1 T_19.4, 8;
    %load/vec4 v000002a28cdc6150_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_19.4;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a28cdc4b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a28cdc5a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a28cdc5b80_0, 0, 1;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdc4b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdc5a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a28cdc5b80_0, 0, 1;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000002a28cd53ac0;
T_20 ;
    %vpi_call 2 26 "$dumpfile", "MIPS_wave.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002a28cd53ac0 {0 0 0};
    %end;
    .thread T_20;
    .scope S_000002a28cd53ac0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a28cdc8200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a28cdc8840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a28cdc9ce0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a28cdc8200_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a28cdc8200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a28cdc8840_0, 0;
T_21.0 ;
    %delay 10, 0;
    %load/vec4 v000002a28cdc8200_0;
    %inv;
    %assign/vec4 v000002a28cdc8200_0, 0;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_000002a28cd53ac0;
T_22 ;
    %wait E_000002a28cd3b5c0;
    %load/vec4 v000002a28cdc9ce0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002a28cdc9ce0_0, 0;
    %load/vec4 v000002a28cdc9ce0_0;
    %cmpi/u 25, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_22.0, 5;
    %vpi_call 2 51 "$stop" {0 0 0};
T_22.0 ;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "tb_MIPS_Pipeline.v";
    "./MIPS_Pipeline.v";
    "./Alu.v";
    "./ALU_Control_Unit.v";
    "./Branch_Unit.v";
    "./Control_Unit.v";
    "./Data_Memory.v";
    "./EX_MEM_Register.v";
    "./Forward_Unit.v";
    "./ID_EX_Register.v";
    "./IF_ID_Register.v";
    "./Imm_Sign_Extend.v";
    "./Instr_Memory.v";
    "./MEM_WB_Register.v";
    "./PC_Counter.v";
    "./Reg_File.v";
    "./Stall_Unit.v";
