Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Dec 18 19:02:04 2017
| Host         : tucson running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_ram_utilization -detail -file ./synth_ram_utilization.rpt
| Design       : design_1_wrapper
| Device       : xc7z045ffg900-2
| Speed File   : -2
------------------------------------------------------------------------------------

RAM Usage Information

Table of Contents
-----------------
1. Summary
2. Memory Usage

1. Summary
----------

+----------------+------------+
| Memory Type    | Total Used |
+----------------+------------+
| BlockRAM       |         62 |
+----------------+------------+
|       RAMB18E1 |         61 |
+----------------+------------+
|       RAMB36E1 |          1 |
+----------------+------------+
| URAM           |          0 |
+----------------+------------+
| DistributedRAM |        279 |
+----------------+------------+
|       RAM32X1D |          4 |
+----------------+------------+
|         RAM32M |        275 |
+----------------+------------+


2. Memory Usage
---------------

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/commandFifo/FIFOCore_1/mems_0/SRAMVerilogAWS/mem                                                                                                                                                           |      41984 | RAMB36E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         82 |        512 |               NO |            YES |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |         512 |          82 |     Unused |     Unused |              YES |            YES |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/commandFifo/FIFOCore_1/mems_0/SRAMVerilogAWS/mem_reg_0                                                                                                                                                     |      36864 | RAMB36E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         72 |        512 |               NO |            YES |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |         512 |          72 |     Unused |     Unused |              YES |            YES |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg                                                                                                                                        |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg                                                                                                                                        |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg                                                                                                                                       |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg                                                                                                                                       |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg                                                                                                                                       |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg                                                                                                                                       |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg                                                                                                                                       |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem_reg                                                                                                                                       |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem_reg                                                                                                                                        |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem_reg                                                                                                                                        |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem_reg                                                                                                                                        |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem_reg                                                                                                                                        |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem_reg                                                                                                                                        |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem_reg                                                                                                                                        |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem_reg                                                                                                                                        |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem_reg                                                                                                                                        |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/accel/x507_0/m_0/m/_T_13_reg_0_15_0_5                                                                                                                                                                                                     |         16 | RAM32M          | ADDRA                       |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |               NO |             NO | Combinational_External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | ADDRA                       |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |               NO |             NO | Combinational_External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | ADDRA                       |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |               NO |             NO | Combinational_External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | x508_0                      |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |               NO |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/accel/x507_0/m_0/m/_T_13_reg_0_15_30_31                                                                                                                                                                                                   |         16 | RAM32M          | ADDRA                       |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |               NO |             NO | Combinational_External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | ADDRA                       |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |               NO |             NO | Combinational_External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | ADDRA                       |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |               NO |             NO | Combinational_External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | x508_0                      |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |               NO |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/Top_0/accel/x507_0/m_0/m/_T_13_reg_0_15_6_11                                                                                                                                                                                                    |         16 | RAM32M          | ADDRA                       |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |               NO |             NO | Combinational_External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | ADDRA                       |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |               NO |             NO | Combinational_External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | ADDRA                       |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |               NO |             NO | Combinational_External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | x508_0                      |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |               NO |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                        |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                        |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_72_72                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_72_77                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_78_78                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                        |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                        |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_72_72                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_72_77                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_78_78                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                        |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                        |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_72_72                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_72_77                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_78_78                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                        |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                        |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_72_72                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_72_77                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_78_78                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                   |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_34                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11                  |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_34               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11                |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                   |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_34                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11                  |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_34               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11                |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                   |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_34                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11                  |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_34               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11                |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                   |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_34                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11                  |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_34               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11                |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0                |         32 | RAM32X1D        | ram_full_i_reg_0            |    Read    | FCLK_CLK0 |      Unused |      Unused |          1 |         32 |              YES |             NO |          Combinational |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | ram_empty_i_reg_0           | Read Write | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                             |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9                             |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4                        |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0                |         32 | RAM32X1D        | ram_full_i_reg_0            |    Read    | FCLK_CLK0 |      Unused |      Unused |          1 |         32 |              YES |             NO |          Combinational |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | ram_empty_i_reg_0           | Read Write | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                             |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9                             |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4                        |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0                |         32 | RAM32X1D        | ram_full_i_reg_0            |    Read    | FCLK_CLK0 |      Unused |      Unused |          1 |         32 |              YES |             NO |          Combinational |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | ram_empty_i_reg_0           | Read Write | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                             |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9                             |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4                        |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0                |         32 | RAM32X1D        | ram_full_i_reg_0            |    Read    | FCLK_CLK0 |      Unused |      Unused |          1 |         32 |              YES |             NO |          Combinational |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | ram_empty_i_reg_0           | Read Write | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                             |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9                             |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
| design_1_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4                        |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+
* Includes block RAM cascade(s)


