library	ieee;
use	ieee.std_logic_1164.all;
use	ieee.std_logic_arith.all;

entity SOM is
	generic(DATA_WIDTH : natural := 32);
	port(datain	: in	std_logic_vector(DATA_WIDTH-1 downto 0);
		  dataout: out std_logic_vector(DATA_WIDTH-1 downto 0)
	);

end entity;

architecture SOM_arch of SOM is

begin
	
	R <= (unsigned(A) + unsigned(B));

end SOM_arch;