// Seed: 1270625577
module module_0 (
    output tri1 id_0,
    input tri id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wire id_4,
    input supply1 id_5
    , id_15,
    output tri1 id_6,
    input wand id_7,
    input uwire id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri id_11,
    input tri1 id_12,
    input uwire id_13
);
  wire id_16;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd87,
    parameter id_14 = 32'd21,
    parameter id_5  = 32'd42,
    parameter id_9  = 32'd43
) (
    output uwire _id_0,
    inout wand id_1
    , id_18,
    output supply0 id_2,
    input uwire id_3,
    input wor id_4[id_0 : id_9],
    input wor _id_5,
    input wire id_6,
    output wire id_7,
    input supply1 id_8[id_5 : id_14]
    , id_19,
    output wor _id_9,
    input wand id_10,
    output tri0 id_11,
    input wand id_12,
    input supply1 id_13,
    input wand _id_14,
    inout tri1 id_15,
    output logic id_16
);
  assign id_18 = -1;
  always_latch id_16 <= id_13;
  logic [7:0][1] id_20[!  -1 : -1];
  ;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_1,
      id_3,
      id_10,
      id_10,
      id_7,
      id_13,
      id_1,
      id_12,
      id_13,
      id_4,
      id_4,
      id_12
  );
  wire id_21;
endmodule
