
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004330                       # Number of seconds simulated
sim_ticks                                  4330308144                       # Number of ticks simulated
final_tick                               533901652398                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 348554                       # Simulator instruction rate (inst/s)
host_op_rate                                   441121                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 372136                       # Simulator tick rate (ticks/s)
host_mem_usage                               16921552                       # Number of bytes of host memory used
host_seconds                                 11636.36                       # Real time elapsed on the host
sim_insts                                  4055895503                       # Number of instructions simulated
sim_ops                                    5133047232                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       964096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       415872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       337024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         6016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       556416                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2296960                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6144                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         6016                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           23552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       471424                       # Number of bytes written to this memory
system.physmem.bytes_written::total            471424                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           48                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7532                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           46                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3249                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2633                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           47                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4347                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 17945                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3683                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3683                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1418837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    222639121                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1359718                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     96037507                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1271041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     77829103                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1389278                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    128493396                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               530438002                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1418837                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1359718                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1271041                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1389278                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5438874                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         108866156                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              108866156                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         108866156                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1418837                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    222639121                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1359718                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     96037507                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1271041                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     77829103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1389278                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    128493396                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              639304158                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                10384433                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3084840                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532485                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206222                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1278439                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194064                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299253                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8803                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3319876                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16787788                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3084840                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493317                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595334                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1037464                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1524290                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632654                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91371                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      9267578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.221970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.245774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5672244     61.21%     61.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354366      3.82%     65.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337098      3.64%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315852      3.41%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261268      2.82%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187423      2.02%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135574      1.46%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209490      2.26%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794263     19.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      9267578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.297064                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.616630                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476518                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1489679                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436383                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40788                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824207                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496547                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3886                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19947303                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10533                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824207                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657546                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1038655                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       171881                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289099                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286187                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19352044                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          468                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156719                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        79095                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26832219                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90146650                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90146650                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795133                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10037081                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3566                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1841                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           699805                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1894215                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1016318                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23571                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414231                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18038211                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3455                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14605576                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23733                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5708908                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17439057                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          205                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      9267578                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.575986                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.823620                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3780579     40.79%     40.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1718881     18.55%     59.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1356215     14.63%     73.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       818551      8.83%     82.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       834980      9.01%     91.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       378543      4.08%     95.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242582      2.62%     98.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67491      0.73%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69756      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      9267578                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63475     59.58%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20123     18.89%     78.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        22945     21.54%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12007960     82.21%     82.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200417      1.37%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1546792     10.59%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848813      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14605576                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.406488                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             106543                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007295                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38609006                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23750776                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14234477                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14712119                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45932                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       661856                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          407                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          210                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       234351                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824207                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         942570                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        19965                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18041667                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        82662                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1894215                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1016318                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1835                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         14032                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1438                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          210                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122653                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115599                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238252                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14365094                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1468375                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240482                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2303161                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019159                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834786                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.383330                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245300                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14234477                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200253                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24879727                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.370751                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369789                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239195                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5803528                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3250                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205378                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      8443371                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.449563                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.067610                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3855933     45.67%     45.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2046523     24.24%     69.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849506     10.06%     79.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431426      5.11%     85.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451236      5.34%     90.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225580      2.67%     93.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154803      1.83%     94.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89192      1.06%     95.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339172      4.02%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      8443371                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239195                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009341                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339172                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26146766                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36910169                       # The number of ROB writes
system.switch_cpus0.timesIdled                   7123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1116855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239195                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.038443                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.038443                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.962980                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.962980                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64941143                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19475829                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18727420                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3240                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                10384127                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3591026                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2924816                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       237884                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1513066                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1400636                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          384365                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        10607                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3702618                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              19616744                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3591026                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1785001                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              4111278                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1280429                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        757711                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1816432                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       102406                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      9610768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.528492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.356346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5499490     57.22%     57.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          285134      2.97%     60.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          299099      3.11%     63.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          473209      4.92%     68.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          223702      2.33%     70.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          317711      3.31%     73.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          213503      2.22%     76.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          157954      1.64%     77.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         2140966     22.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      9610768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.345819                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.889109                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3898819                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       706656                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3933757                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33487                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       1038048                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       610151                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1109                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      23441100                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4213                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       1038048                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4095046                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         137692                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       313500                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3769105                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       257369                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      22599575                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           84                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        149580                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        75365                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     31637101                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    105378236                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    105378236                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     19327763                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        12309238                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3891                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1984                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           672858                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2102356                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1087498                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11773                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       399928                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          21184519                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3907                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         16831787                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30085                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      7284495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     22510008                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           37                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      9610768                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.751347                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.924528                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3452671     35.93%     35.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2034694     21.17%     57.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1352968     14.08%     71.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       899333      9.36%     80.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       819503      8.53%     89.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       459379      4.78%     93.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       414101      4.31%     98.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        91307      0.95%     99.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        86812      0.90%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      9610768                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         126755     78.14%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17805     10.98%     89.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17662     10.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     14049725     83.47%     83.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       223996      1.33%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1901      0.01%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1670104      9.92%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       886061      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      16831787                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.620915                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             162222                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009638                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     43466649                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     28473059                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     16353559                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      16994009                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24134                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       837343                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       286650                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       1038048                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          88956                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        15019                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     21188429                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        54914                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2102356                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1087498                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1979                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         11928                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       143689                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       133333                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       277022                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     16529574                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1558970                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       302213                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2414446                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2349419                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            855476                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.591812                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              16365937                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             16353559                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         10732866                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         30515921                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.574861                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351714                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11263048                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13867749                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      7320646                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3870                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       240085                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      8572720                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.617660                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.162341                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3397857     39.64%     39.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2371558     27.66%     67.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       943811     11.01%     78.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       474472      5.53%     83.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       437364      5.10%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       200404      2.34%     91.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       216512      2.53%     93.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       111331      1.30%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       419411      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      8572720                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11263048                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13867749                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2065840                       # Number of memory references committed
system.switch_cpus1.commit.loads              1265003                       # Number of loads committed
system.switch_cpus1.commit.membars               1928                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           2002289                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         12492996                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       285953                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       419411                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            29341522                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           43416072                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5833                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 773359                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11263048                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13867749                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11263048                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.921964                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.921964                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.084641                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.084641                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        74222232                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       22676525                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       21576916                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3856                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  16                       # Number of system calls
system.switch_cpus2.numCycles                10384433                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3570848                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2908568                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       241943                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1464812                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1393064                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          378018                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10737                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3749898                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              19497735                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3570848                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1771082                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              4324646                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1242619                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        973736                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1837537                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        98461                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     10046757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.400726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.291457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5722111     56.95%     56.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          450673      4.49%     61.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          446000      4.44%     65.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          554813      5.52%     71.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          171304      1.71%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          218346      2.17%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          182505      1.82%     77.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          167617      1.67%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         2133388     21.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     10046757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.343865                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.877593                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3932428                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       942629                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          4135004                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        38541                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        998148                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       604991                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          323                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      23251570                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1923                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        998148                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         4109411                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          72387                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       665766                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3994239                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       206799                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      22456549                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           34                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        129008                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        55324                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     31529611                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    104649970                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    104649970                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     19587066                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11942423                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4173                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2225                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           566081                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2080929                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1078696                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9792                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       316875                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          21107493                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4192                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         17008350                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        35556                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      7026790                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     21229959                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          216                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     10046757                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.692919                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.903485                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3848497     38.31%     38.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2004966     19.96%     58.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1325798     13.20%     71.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       928492      9.24%     80.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       926966      9.23%     89.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       442291      4.40%     94.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       421668      4.20%     98.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        67647      0.67%     99.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        80432      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     10046757                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         107684     75.80%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17360     12.22%     88.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17027     11.98%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     14210356     83.55%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       212690      1.25%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1943      0.01%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1686814      9.92%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       896547      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      17008350                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.637870                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             142071                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008353                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     44241081                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     28138625                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     16531546                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      17150421                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        20735                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       802258                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          154                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       266946                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        998148                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          45617                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5834                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     21111689                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        46125                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2080929                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1078696                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2211                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4584                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          154                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       146994                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       135529                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       282523                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     16713469                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1573008                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       294878                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2439134                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2386510                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            866126                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.609473                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              16550850                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             16531546                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         10733406                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         30302719                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.591955                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354206                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11393900                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     14045357                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      7066277                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3976                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       243752                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      9048609                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.552212                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.138014                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3825688     42.28%     42.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2353135     26.01%     68.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       958136     10.59%     78.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       518879      5.73%     84.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       456877      5.05%     89.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       185983      2.06%     91.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       207473      2.29%     94.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       122452      1.35%     95.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       419986      4.64%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      9048609                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11393900                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      14045357                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2090404                       # Number of memory references committed
system.switch_cpus2.commit.loads              1278662                       # Number of loads committed
system.switch_cpus2.commit.membars               1976                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2038336                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         12643511                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       290287                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       419986                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            29740049                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           43222485                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3316                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 337676                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11393900                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             14045357                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11393900                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.911403                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.911403                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.097210                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.097210                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        75026658                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       22974542                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       21476150                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3968                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                10384433                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3315614                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2699612                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       221922                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1364379                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1283094                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          350548                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9917                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3310227                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              18318328                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3315614                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1633642                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              4031495                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1193189                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1090407                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1620555                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        93635                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      9399213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.411089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.275836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5367718     57.11%     57.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          353193      3.76%     60.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          286063      3.04%     63.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          693082      7.37%     71.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          183730      1.95%     73.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          250563      2.67%     75.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          173846      1.85%     77.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          101182      1.08%     78.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1989836     21.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      9399213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.319287                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.764018                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3455077                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1075403                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3877057                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24918                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        966756                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       564105                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          345                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21943780                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1691                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        966756                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3707797                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         142764                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       565266                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3644146                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       372479                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      21170312                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          463                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        149695                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       120657                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     29603790                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     98849808                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     98849808                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     18203004                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11400752                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4503                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2727                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1042022                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1989544                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1034756                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        21617                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       310296                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19997971                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4505                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15876740                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        32936                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6860728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     21139042                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          878                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      9399213                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.689156                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.890505                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3543082     37.70%     37.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1938999     20.63%     58.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1236294     13.15%     71.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       932173      9.92%     81.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       815259      8.67%     90.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       420568      4.47%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       363324      3.87%     98.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        71298      0.76%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        78216      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      9399213                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          94240     69.54%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         20635     15.23%     84.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        20635     15.23%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13193858     83.10%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       221656      1.40%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1774      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1585919      9.99%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       873533      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15876740                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.528898                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             135513                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008535                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     41321138                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     26863421                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15470117                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      16012253                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        60781                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       783716                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          401                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          221                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       261642                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           44                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        966756                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          86437                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9257                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     20002479                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        45359                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1989544                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1034756                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2698                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7255                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          221                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       134347                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       126419                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       260766                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15625544                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1485912                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       251192                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2336663                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2201365                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            850751                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.504708                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15480555                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15470117                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         10063997                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         28596752                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.489741                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351928                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10666987                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13110924                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6891644                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3627                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       225609                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      8432457                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.554817                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.124906                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3513954     41.67%     41.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2226556     26.40%     68.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       899825     10.67%     78.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       517232      6.13%     84.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       412043      4.89%     89.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       171632      2.04%     91.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       201396      2.39%     94.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       100238      1.19%     95.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       389581      4.62%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      8432457                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10666987                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13110924                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1978935                       # Number of memory references committed
system.switch_cpus3.commit.loads              1205825                       # Number of loads committed
system.switch_cpus3.commit.membars               1802                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1880707                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11816994                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       267315                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       389581                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            28045262                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           40972549                       # The number of ROB writes
system.switch_cpus3.timesIdled                   5478                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 985220                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10666987                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13110924                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10666987                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.973511                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.973511                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.027209                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.027209                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        70301624                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       21362570                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       20238759                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3622                       # number of misc regfile writes
system.l20.replacements                          7597                       # number of replacements
system.l20.tagsinuse                       511.744918                       # Cycle average of tags in use
system.l20.total_refs                            4471                       # Total number of references to valid blocks.
system.l20.sampled_refs                          8109                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.551363                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.433712                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.890501                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   483.113669                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            21.307036                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.008660                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005646                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.943581                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.041615                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999502                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2934                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2935                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             872                       # number of Writeback hits
system.l20.Writeback_hits::total                  872                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           18                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2952                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2953                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2952                       # number of overall hits
system.l20.overall_hits::total                   2953                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         7502                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 7550                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data           30                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                 30                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         7532                       # number of demand (read+write) misses
system.l20.demand_misses::total                  7580                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         7532                       # number of overall misses
system.l20.overall_misses::total                 7580                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     10158384                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1249886205                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1260044589                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      4671406                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      4671406                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     10158384                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1254557611                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1264715995                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     10158384                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1254557611                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1264715995                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           49                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10436                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10485                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          872                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              872                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10484                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10533                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10484                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10533                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.718858                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.720076                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.625000                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.625000                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.718428                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.719643                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.718428                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.719643                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       211633                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166607.065449                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 166893.323046                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 155713.533333                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 155713.533333                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       211633                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166563.676447                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 166849.075858                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       211633                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166563.676447                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 166849.075858                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 720                       # number of writebacks
system.l20.writebacks::total                      720                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         7502                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            7550                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data           30                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total            30                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         7532                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             7580                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         7532                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            7580                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      9611277                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1164510402                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1174121679                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      4329113                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      4329113                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      9611277                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1168839515                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1178450792                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      9611277                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1168839515                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1178450792                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.718858                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.720076                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.625000                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.718428                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.719643                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.718428                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.719643                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 200234.937500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 155226.659824                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 155512.805166                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 144303.766667                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 144303.766667                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 200234.937500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 155183.153877                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 155468.442216                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 200234.937500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 155183.153877                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 155468.442216                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3316                       # number of replacements
system.l21.tagsinuse                       511.367125                       # Cycle average of tags in use
system.l21.total_refs                            6301                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3828                       # Sample count of references to valid blocks.
system.l21.avg_refs                          1.646029                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            7.462509                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.885832                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   438.991214                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data            60.027570                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.014575                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009543                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.857405                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.117241                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998764                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         1739                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   1741                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1050                       # number of Writeback hits
system.l21.Writeback_hits::total                 1050                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           56                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         1795                       # number of demand (read+write) hits
system.l21.demand_hits::total                    1797                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         1795                       # number of overall hits
system.l21.overall_hits::total                   1797                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           46                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3250                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3296                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           46                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3250                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3296                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           46                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3250                       # number of overall misses
system.l21.overall_misses::total                 3296                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      9919330                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    462645162                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      472564492                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      9919330                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    462645162                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       472564492                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      9919330                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    462645162                       # number of overall miss cycles
system.l21.overall_miss_latency::total      472564492                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           48                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4989                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5037                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1050                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1050                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           56                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               56                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           48                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5045                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5093                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           48                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5045                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5093                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.958333                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.651433                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.654358                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.958333                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.644202                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.647163                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.958333                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.644202                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.647163                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 215637.608696                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 142352.357538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 143375.149272                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 215637.608696                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 142352.357538                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 143375.149272                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 215637.608696                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 142352.357538                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 143375.149272                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 798                       # number of writebacks
system.l21.writebacks::total                      798                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3250                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3296                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3250                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3296                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3250                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3296                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      9380206                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    424119427                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    433499633                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      9380206                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    424119427                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    433499633                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      9380206                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    424119427                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    433499633                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.651433                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.654358                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.958333                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.644202                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.647163                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.958333                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.644202                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.647163                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 203917.521739                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 130498.285231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 131522.946905                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 203917.521739                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 130498.285231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 131522.946905                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 203917.521739                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 130498.285231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 131522.946905                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2682                       # number of replacements
system.l22.tagsinuse                       511.507114                       # Cycle average of tags in use
system.l22.total_refs                            7004                       # Total number of references to valid blocks.
system.l22.sampled_refs                          3193                       # Sample count of references to valid blocks.
system.l22.avg_refs                          2.193548                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            9.888326                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.733810                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   423.455414                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data            72.429565                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019313                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.011199                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.827061                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.141464                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999037                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         1816                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   1817                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             966                       # number of Writeback hits
system.l22.Writeback_hits::total                  966                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           48                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         1864                       # number of demand (read+write) hits
system.l22.demand_hits::total                    1865                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         1864                       # number of overall hits
system.l22.overall_hits::total                   1865                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2634                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2677                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2634                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2677                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2634                       # number of overall misses
system.l22.overall_misses::total                 2677                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     19361934                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    403858054                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      423219988                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     19361934                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    403858054                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       423219988                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     19361934                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    403858054                       # number of overall miss cycles
system.l22.overall_miss_latency::total      423219988                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4450                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4494                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          966                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              966                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           48                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4498                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4542                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4498                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4542                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.977273                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.591910                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.595683                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.977273                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.585594                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.589388                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.977273                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.585594                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.589388                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 450277.534884                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 153325.001519                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 158094.877848                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 450277.534884                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 153325.001519                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 158094.877848                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 450277.534884                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 153325.001519                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 158094.877848                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 701                       # number of writebacks
system.l22.writebacks::total                      701                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2634                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2677                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2634                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2677                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2634                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2677                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     18873774                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    373858048                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    392731822                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     18873774                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    373858048                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    392731822                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     18873774                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    373858048                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    392731822                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.591910                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.595683                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.977273                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.585594                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.589388                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.977273                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.585594                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.589388                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 438924.976744                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 141935.477601                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 146705.947703                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 438924.976744                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 141935.477601                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 146705.947703                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 438924.976744                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 141935.477601                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 146705.947703                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          4442                       # number of replacements
system.l23.tagsinuse                       511.532599                       # Cycle average of tags in use
system.l23.total_refs                            4041                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4953                       # Sample count of references to valid blocks.
system.l23.avg_refs                          0.815869                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           11.322958                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.725547                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   466.532007                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data            29.952087                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.022115                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007276                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.911195                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.058500                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999087                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         1578                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   1579                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1786                       # number of Writeback hits
system.l23.Writeback_hits::total                 1786                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           58                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   58                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         1636                       # number of demand (read+write) hits
system.l23.demand_hits::total                    1637                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         1636                       # number of overall hits
system.l23.overall_hits::total                   1637                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         4346                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 4393                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         4347                       # number of demand (read+write) misses
system.l23.demand_misses::total                  4394                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         4347                       # number of overall misses
system.l23.overall_misses::total                 4394                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     13613326                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    660227001                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      673840327                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data        66591                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total        66591                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     13613326                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    660293592                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       673906918                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     13613326                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    660293592                       # number of overall miss cycles
system.l23.overall_miss_latency::total      673906918                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           48                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5924                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5972                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1786                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1786                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           59                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               59                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           48                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5983                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                6031                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           48                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5983                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               6031                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.979167                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.733626                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.735599                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.016949                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.016949                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.979167                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.726559                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.728569                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.979167                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.726559                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.728569                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 289645.234043                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 151916.014956                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 153389.557705                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data        66591                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total        66591                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 289645.234043                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 151896.386473                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 153369.803823                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 289645.234043                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 151896.386473                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 153369.803823                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1464                       # number of writebacks
system.l23.writebacks::total                     1464                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           47                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         4346                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            4393                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           47                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         4347                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             4394                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           47                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         4347                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            4394                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     13076912                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    610568811                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    623645723                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data        55261                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total        55261                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     13076912                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    610624072                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    623700984                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     13076912                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    610624072                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    623700984                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.979167                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.733626                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.735599                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.016949                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.016949                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.979167                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.726559                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.728569                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.979167                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.726559                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.728569                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 278232.170213                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 140489.832260                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 141963.515365                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        55261                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        55261                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 278232.170213                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 140470.225903                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 141943.783341                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 278232.170213                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 140470.225903                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 141943.783341                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               582.068681                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641274                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   590                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1697697.074576                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.728147                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.340534                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.070077                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862725                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.932802                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632580                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632580                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632580                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632580                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632580                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632580                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           74                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           74                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           74                       # number of overall misses
system.cpu0.icache.overall_misses::total           74                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     14650666                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     14650666                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     14650666                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     14650666                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     14650666                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     14650666                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632654                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632654                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632654                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632654                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632654                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632654                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 197981.972973                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 197981.972973                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 197981.972973                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 197981.972973                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 197981.972973                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 197981.972973                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           25                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     10215149                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     10215149                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     10215149                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     10215149                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     10215149                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     10215149                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 208472.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 208472.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 208472.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 208472.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 208472.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 208472.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10484                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174372653                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10740                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16235.814991                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.383061                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.616939                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899934                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100066                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1127981                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1127981                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778457                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778457                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1689                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1689                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1620                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1620                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1906438                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1906438                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1906438                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1906438                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        40922                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        40922                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          188                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          188                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        41110                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         41110                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        41110                       # number of overall misses
system.cpu0.dcache.overall_misses::total        41110                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5073107789                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5073107789                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     18826289                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     18826289                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5091934078                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5091934078                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5091934078                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5091934078                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1168903                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1168903                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1689                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1689                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1947548                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1947548                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1947548                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1947548                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035009                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035009                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000241                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000241                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021109                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021109                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021109                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021109                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 123970.182029                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 123970.182029                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 100139.835106                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 100139.835106                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 123861.203551                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 123861.203551                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 123861.203551                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 123861.203551                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          872                       # number of writebacks
system.cpu0.dcache.writebacks::total              872                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        30486                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        30486                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          140                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        30626                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        30626                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        30626                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        30626                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10436                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10436                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10484                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10484                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10484                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10484                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1278082446                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1278082446                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4855109                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4855109                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1282937555                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1282937555                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1282937555                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1282937555                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008928                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008928                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005383                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005383                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005383                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005383                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 122468.613070                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 122468.613070                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 101148.104167                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 101148.104167                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 122370.999142                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 122370.999142                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 122370.999142                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 122370.999142                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               505.390155                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004864928                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   510                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1970323.388235                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.390155                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.069536                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.809920                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1816365                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1816365                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1816365                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1816365                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1816365                       # number of overall hits
system.cpu1.icache.overall_hits::total        1816365                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           67                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           67                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           67                       # number of overall misses
system.cpu1.icache.overall_misses::total           67                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     12670362                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     12670362                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     12670362                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     12670362                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     12670362                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     12670362                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1816432                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1816432                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1816432                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1816432                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1816432                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1816432                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 189109.880597                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 189109.880597                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 189109.880597                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 189109.880597                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 189109.880597                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 189109.880597                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           19                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           48                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           48                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     10006803                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     10006803                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     10006803                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     10006803                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     10006803                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     10006803                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 208475.062500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 208475.062500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 208475.062500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 208475.062500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 208475.062500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 208475.062500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5044                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               154026313                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5300                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              29061.568491                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.356914                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.643086                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.888113                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.111887                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1219276                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1219276                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       796785                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        796785                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1930                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1930                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1928                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1928                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2016061                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2016061                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2016061                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2016061                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13431                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13431                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          176                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          176                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13607                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13607                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13607                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13607                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1614110284                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1614110284                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5573194                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5573194                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1619683478                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1619683478                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1619683478                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1619683478                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1232707                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1232707                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       796961                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       796961                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1928                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1928                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2029668                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2029668                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2029668                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2029668                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010896                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010896                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000221                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000221                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006704                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006704                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006704                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006704                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 120177.967687                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 120177.967687                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31665.875000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31665.875000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 119033.106342                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 119033.106342                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 119033.106342                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 119033.106342                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1050                       # number of writebacks
system.cpu1.dcache.writebacks::total             1050                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8442                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8442                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          120                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8562                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8562                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8562                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8562                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4989                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4989                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5045                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5045                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5045                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5045                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    481614886                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    481614886                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1185534                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1185534                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    482800420                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    482800420                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    482800420                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    482800420                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004047                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004047                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002486                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002486                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002486                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002486                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 96535.354981                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96535.354981                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21170.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21170.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95698.794846                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95698.794846                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95698.794846                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95698.794846                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               508.930180                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008170223                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   512                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1969082.466797                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.930180                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.065593                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.815593                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1837475                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1837475                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1837475                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1837475                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1837475                       # number of overall hits
system.cpu2.icache.overall_hits::total        1837475                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           62                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           62                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           62                       # number of overall misses
system.cpu2.icache.overall_misses::total           62                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     27684709                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     27684709                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     27684709                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     27684709                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     27684709                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     27684709                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1837537                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1837537                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1837537                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1837537                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1837537                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1837537                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 446527.564516                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 446527.564516                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 446527.564516                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 446527.564516                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 446527.564516                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 446527.564516                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           18                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     19484308                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     19484308                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     19484308                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     19484308                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     19484308                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     19484308                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 442825.181818                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 442825.181818                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 442825.181818                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 442825.181818                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 442825.181818                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 442825.181818                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4497                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               149117845                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4753                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31373.415737                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   224.123500                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    31.876500                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.875482                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.124518                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1232537                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1232537                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       807444                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        807444                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2141                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2141                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1984                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1984                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2039981                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2039981                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2039981                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2039981                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9629                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9629                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          195                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          195                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9824                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9824                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9824                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9824                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1037604150                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1037604150                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6009589                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6009589                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1043613739                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1043613739                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1043613739                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1043613739                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1242166                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1242166                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       807639                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       807639                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1984                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1984                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2049805                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2049805                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2049805                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2049805                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007752                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007752                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000241                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000241                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004793                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004793                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004793                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004793                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107758.245924                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107758.245924                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 30818.405128                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 30818.405128                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 106231.040208                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 106231.040208                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 106231.040208                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 106231.040208                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          966                       # number of writebacks
system.cpu2.dcache.writebacks::total              966                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         5179                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         5179                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          147                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          147                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         5326                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         5326                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         5326                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         5326                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4450                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4450                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           48                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4498                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4498                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4498                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4498                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    424396169                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    424396169                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1014969                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1014969                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    425411138                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    425411138                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    425411138                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    425411138                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003582                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003582                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002194                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002194                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002194                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002194                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95369.925618                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95369.925618                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21145.187500                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21145.187500                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94577.843041                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94577.843041                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94577.843041                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94577.843041                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               518.171480                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004837146                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1924975.375479                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    44.171480                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.070788                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.830403                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1620482                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1620482                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1620482                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1620482                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1620482                       # number of overall hits
system.cpu3.icache.overall_hits::total        1620482                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           73                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           73                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            73                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           73                       # number of overall misses
system.cpu3.icache.overall_misses::total           73                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     20278080                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     20278080                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     20278080                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     20278080                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     20278080                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     20278080                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1620555                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1620555                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1620555                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1620555                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1620555                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1620555                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 277781.917808                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 277781.917808                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 277781.917808                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 277781.917808                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 277781.917808                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 277781.917808                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           25                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           25                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           25                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           48                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           48                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           48                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     13689849                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     13689849                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     13689849                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     13689849                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     13689849                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     13689849                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 285205.187500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 285205.187500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 285205.187500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 285205.187500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 285205.187500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 285205.187500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5983                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158312713                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6239                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              25374.693541                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.415003                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.584997                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884434                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115566                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1126475                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1126475                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       768767                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        768767                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2059                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2059                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1811                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1811                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1895242                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1895242                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1895242                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1895242                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16286                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16286                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          536                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          536                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        16822                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         16822                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        16822                       # number of overall misses
system.cpu3.dcache.overall_misses::total        16822                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2222208830                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2222208830                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     60635741                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     60635741                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2282844571                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2282844571                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2282844571                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2282844571                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1142761                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1142761                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       769303                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       769303                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1811                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1811                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1912064                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1912064                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1912064                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1912064                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014251                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014251                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000697                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000697                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008798                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008798                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008798                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008798                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 136449.025543                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 136449.025543                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 113126.382463                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 113126.382463                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 135705.895316                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 135705.895316                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 135705.895316                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 135705.895316                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       181238                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        90619                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1786                       # number of writebacks
system.cpu3.dcache.writebacks::total             1786                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10362                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10362                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          477                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          477                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10839                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10839                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10839                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10839                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5924                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5924                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           59                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           59                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5983                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5983                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5983                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5983                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    681677765                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    681677765                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1025080                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1025080                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    682702845                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    682702845                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    682702845                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    682702845                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005184                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005184                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003129                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003129                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003129                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003129                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 115070.520763                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115070.520763                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 17374.237288                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 17374.237288                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 114107.110981                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114107.110981                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 114107.110981                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114107.110981                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
