


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       *************************************************
    2 00000000         ;                                               uC/OS-II
                       
    3 00000000         ;                                         The Real-Time 
                       Kernel
    4 00000000         ;
    5 00000000         ;                               (c) Copyright 1992-2006,
                        Micrium, Weston, FL
    6 00000000         ;                                          All Rights Re
                       served
    7 00000000         ;
    8 00000000         ;                                           Generic ARM 
                       Port
    9 00000000         ;
   10 00000000         ; File      : OS_CPU_A.ASM
   11 00000000         ; Version   : V2.86
   12 00000000         ; By        : Jean J. Labrosse
   13 00000000         ;
   14 00000000         ; For       : ARMv7M Cortex-M3
   15 00000000         ; Mode      : Thumb2
   16 00000000         ; Toolchain : RealView Development Suite
   17 00000000         ;             RealView Microcontroller Development Kit (
                       MDK)
   18 00000000         ;             ARM Developer Suite (ADS)
   19 00000000         ;             Keil uVision
   20 00000000         ;*******************************************************
                       *************************************************
   21 00000000         
   22 00000000         ;*******************************************************
                       *************************************************
   23 00000000         ;                                           PUBLIC FUNCT
                       IONS
   24 00000000         ;*******************************************************
                       *************************************************
   25 00000000                 EXTERN           OSRunning   ; External referenc
                                                            es
   26 00000000                 EXTERN           OSPrioCur
   27 00000000                 EXTERN           OSPrioHighRdy
   28 00000000                 EXTERN           OSTCBCur
   29 00000000                 EXTERN           OSTCBHighRdy
   30 00000000                 EXTERN           OSIntNesting
   31 00000000                 EXTERN           OSIntExit
   32 00000000                 EXTERN           OSTaskSwHook
   33 00000000         
   34 00000000         
   35 00000000                 EXPORT           OS_CPU_SR_Save ;Functions decla
                                                            red in this file
   36 00000000                 EXPORT           OS_CPU_SR_Restore
   37 00000000                 EXPORT           OSStartHighRdy
   38 00000000                 EXPORT           OSCtxSw
   39 00000000                 EXPORT           OSIntCtxSw
   40 00000000                 EXPORT           PendSV_Handler
   41 00000000         
   42 00000000                 EXPORT           CPU_IntDis
   43 00000000                 EXPORT           CPU_IntEn
   44 00000000         
   45 00000000         
   46 00000000         ;*******************************************************



ARM Macro Assembler    Page 2 


                       *************************************************
   47 00000000         ;                                                EQUATES
                       
   48 00000000         ;*******************************************************
                       *************************************************
   49 00000000 E000ED04 
                       NVIC_INT_CTRL
                               EQU              0xE000ED04  ; Interrupt control
                                                             state register.
   50 00000000 E000ED22 
                       NVIC_SYSPRI14
                               EQU              0xE000ED22  ; System priority r
                                                            egister (priority 1
                                                            4).
   51 00000000 000000FF 
                       NVIC_PENDSV_PRI
                               EQU              0xFF        ; PendSV priority v
                                                            alue (lowest).
   52 00000000 10000000 
                       NVIC_PENDSVSET
                               EQU              0x10000000  ; Value to trigger 
                                                            PendSV exception.
   53 00000000         
   54 00000000         ;*******************************************************
                       *************************************************
   55 00000000         ;                                      CODE GENERATION D
                       IRECTIVES
   56 00000000         ;*******************************************************
                       *************************************************
   57 00000000         
   58 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   59 00000000                 THUMB
   60 00000000                 REQUIRE8
   61 00000000                 PRESERVE8
   62 00000000         
   63 00000000         ;*******************************************************
                       *************************************************
   64 00000000         ;                                   CRITICAL SECTION MET
                       HOD 3 FUNCTIONS
   65 00000000         ;
   66 00000000         ; Description: Disable/Enable interrupts by preserving t
                       he state of interrupts.  Generally speaking you
   67 00000000         ;              would store the state of the interrupt di
                       sable flag in the local variable 'cpu_sr' and then
   68 00000000         ;              disable interrupts.  'cpu_sr' is allocate
                       d in all of uC/OS-II's functions that need to
   69 00000000         ;              disable interrupts.  You would restore th
                       e interrupt disable state by copying back 'cpu_sr'
   70 00000000         ;              into the CPU's status register.
   71 00000000         ;
   72 00000000         ; Prototypes :     OS_CPU_SR  OS_CPU_SR_Save(void);
   73 00000000         ;                  void       OS_CPU_SR_Restore(OS_CPU_S
                       R cpu_sr);
   74 00000000         ;
   75 00000000         ;
   76 00000000         ; Note(s)    : 1) These functions are used in general li
                       ke this:
   77 00000000         ;



ARM Macro Assembler    Page 3 


   78 00000000         ;                 void Task (void *p_arg)
   79 00000000         ;                 {
   80 00000000         ;                 #if OS_CRITICAL_METHOD == 3          /
                       * Allocate storage for CPU status register */
   81 00000000         ;                     OS_CPU_SR  cpu_sr;
   82 00000000         ;                 #endif
   83 00000000         ;
   84 00000000         ;                          :
   85 00000000         ;                          :
   86 00000000         ;                     OS_ENTER_CRITICAL();             /
                       * cpu_sr = OS_CPU_SaveSR();                */
   87 00000000         ;                          :
   88 00000000         ;                          :
   89 00000000         ;                     OS_EXIT_CRITICAL();              /
                       * OS_CPU_RestoreSR(cpu_sr);                */
   90 00000000         ;                          :
   91 00000000         ;                          :
   92 00000000         ;                 }
   93 00000000         ;*******************************************************
                       *************************************************
   94 00000000         OS_CPU_SR_Save
   95 00000000 F3EF 8010       MRS              R0, PRIMASK
   96 00000004 B672            CPSID            I
   97 00000006 4770            BX               LR
   98 00000008         
   99 00000008         OS_CPU_SR_Restore
  100 00000008 F380 8810       MSR              PRIMASK, R0
  101 0000000C 4770            BX               LR
  102 0000000E         
  103 0000000E         ;*******************************************************
                       *************************************************
  104 0000000E         ;                                          START MULTITA
                       SKING
  105 0000000E         ;                                       void OSStartHigh
                       Rdy(void)
  106 0000000E         ;
  107 0000000E         ; Note(s) : 1) This function triggers a PendSV exception
                        (essentially, causes a context switch) to cause
  108 0000000E         ;              the first task to start.
  109 0000000E         ;
  110 0000000E         ;           2) OSStartHighRdy() MUST:
  111 0000000E         ;              a) Setup PendSV exception priority to low
                       est;
  112 0000000E         ;              b) Set initial PSP to 0, to tell context 
                       switcher this is first run;
  113 0000000E         ;              c) Set OSRunning to TRUE;
  114 0000000E         ;              d) Trigger PendSV exception;
  115 0000000E         ;              e) Enable interrupts (tasks will run with
                        interrupts enabled).
  116 0000000E         ;*******************************************************
                       *************************************************
  117 0000000E         OSStartHighRdy
  118 0000000E         
  119 0000000E 481F            LDR              R0, =NVIC_SYSPRI14 ; Set the Pe
                                                            ndSV exception prio
                                                            rity
  120 00000010 F04F 01FF       LDR              R1, =NVIC_PENDSV_PRI
  121 00000014 7001            STRB             R1, [R0]
  122 00000016 2000            MOVS             R0, #0      ; Set the PSP to 0 



ARM Macro Assembler    Page 4 


                                                            for initial context
                                                             switch call
  123 00000018 F380 8809       MSR              PSP, R0
  124 0000001C 481C            LDR              R0, =OSRunning 
                                                            ; OSRunning = TRUE
  125 0000001E 2101            MOVS             R1, #1
  126 00000020 7001            STRB             R1, [R0]
  127 00000022 481C            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
  128 00000024 F04F 5180       LDR              R1, =NVIC_PENDSVSET
  129 00000028 6001            STR              R1, [R0]
  130 0000002A B662            CPSIE            I           ; Enable interrupts
                                                             at processor level
                                                            
  131 0000002C         
  132 0000002C         OSStartHang
  133 0000002C E7FE            B                OSStartHang ; Should never get 
                                                            here  (while(1))
  134 0000002E         
  135 0000002E         
  136 0000002E         ;*******************************************************
                       *************************************************
  137 0000002E         ;                               PERFORM A CONTEXT SWITCH
                        (From task level)
  138 0000002E         ;                                           void OSCtxSw
                       (void)
  139 0000002E         ;
  140 0000002E         ; Note(s) : 1) OSCtxSw() is called when OS wants to perf
                       orm a task context switch.  This function
  141 0000002E         ;              triggers the PendSV exception which is wh
                       ere the real work is done.
  142 0000002E         ;*******************************************************
                       *************************************************
  143 0000002E         
  144 0000002E         OSCtxSw
  145 0000002E 4819            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
  146 00000030 F04F 5180       LDR              R1, =NVIC_PENDSVSET
  147 00000034 6001            STR              R1, [R0]
  148 00000036 4770            BX               LR
  149 00000038         
  150 00000038         ;*******************************************************
                       *************************************************
  151 00000038         ;                             PERFORM A CONTEXT SWITCH (
                       From interrupt level)
  152 00000038         ;                                         void OSIntCtxS
                       w(void)
  153 00000038         ;
  154 00000038         ; Notes:    1) OSIntCtxSw() is called by OSIntExit() whe
                       n it determines a context switch is needed as
  155 00000038         ;              the result of an interrupt.  This functio
                       n simply triggers a PendSV exception which will
  156 00000038         ;              be handled when there are no more interru
                       pts active and interrupts are enabled.
  157 00000038         ;*******************************************************



ARM Macro Assembler    Page 5 


                       *************************************************
  158 00000038         
  159 00000038         OSIntCtxSw
  160 00000038 4816            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
  161 0000003A F04F 5180       LDR              R1, =NVIC_PENDSVSET ;
  162 0000003E 6001            STR              R1, [R0]    ;
  163 00000040 4770            BX               LR
  164 00000042         
  165 00000042         ;*******************************************************
                       *************************************************
  166 00000042         ;                                         HANDLE PendSV 
                       EXCEPTION
  167 00000042         ;                                     void OS_CPU_PendSV
                       Handler(void)
  168 00000042         ;
  169 00000042         ; Note(s) : 1) PendSV is used to cause a context switch.
                         This is a recommended method for performing
  170 00000042         ;              context switches with Cortex-M3.  This is
                        because the Cortex-M3 auto-saves half of the
  171 00000042         ;              processor context on any exception, and r
                       estores same on return from exception.  So only
  172 00000042         ;              saving of R4-R11 is required and fixing u
                       p the stack pointers.  Using the PendSV exception
  173 00000042         ;              this way means that context saving and re
                       storing is identical whether it is initiated from
  174 00000042         ;              a thread or occurs due to an interrupt or
                        exception.
  175 00000042         ;
  176 00000042         ;           2) Pseudo-code is:
  177 00000042         ;              a) Get the process SP, if 0 then skip (go
                       to d) the saving part (first context switch);
  178 00000042         ;              b) Save remaining regs r4-r11 on process 
                       stack;
  179 00000042         ;              c) Save the process SP in its TCB, OSTCBC
                       ur->OSTCBStkPtr = SP;
  180 00000042         ;              d) Call OSTaskSwHook();
  181 00000042         ;              e) Get current high priority, OSPrioCur =
                        OSPrioHighRdy;
  182 00000042         ;              f) Get current ready thread TCB, OSTCBCur
                        = OSTCBHighRdy;
  183 00000042         ;              g) Get new process SP from TCB, SP = OSTC
                       BHighRdy->OSTCBStkPtr;
  184 00000042         ;              h) Restore R4-R11 from new process stack;
                       
  185 00000042         ;              i) Perform exception return which will re
                       store remaining context.
  186 00000042         ;
  187 00000042         ;           3) On entry into PendSV handler:
  188 00000042         ;              a) The following have been saved on the p
                       rocess stack (by processor):
  189 00000042         ;                 xPSR, PC, LR, R12, R0-R3
  190 00000042         ;              b) Processor mode is switched to Handler 
                       mode (from Thread mode)
  191 00000042         ;              c) Stack is Main stack (switched from Pro
                       cess stack)
  192 00000042         ;              d) OSTCBCur      points to the OS_TCB of 



ARM Macro Assembler    Page 6 


                       the task to suspend
  193 00000042         ;                 OSTCBHighRdy  points to the OS_TCB of 
                       the task to resume
  194 00000042         ;
  195 00000042         ;           4) Since PendSV is set to lowest priority in
                        the system (by OSStartHighRdy() above), we
  196 00000042         ;              know that it will only be run when no oth
                       er exception or interrupt is active, and
  197 00000042         ;              therefore safe to assume that context bei
                       ng switched out was using the process stack (PSP).
  198 00000042         ;*******************************************************
                       *************************************************
  199 00000042         
  200 00000042         PendSV_Handler
  201 00000042         
  202 00000042 B672            CPSID            I           ; Prevent interrupt
                                                            ion during context 
                                                            switch
  203 00000044         
  204 00000044 F3EF 8009       MRS              R0, PSP     ; PSP is process st
                                                            ack pointer
  205 00000048 B128            CBZ              R0, PendSV_Handler_nosave ; Ski
                                                            p register save the
                                                             first time
  206 0000004A 3820            SUBS             R0, R0, #0x20 ; Save remaining 
                                                            regs r4-11 on proce
                                                            ss stack
  207 0000004C E880 0FF0       STM              R0, {R4-R11}
  208 00000050 4911            LDR              R1, =OSTCBCur ; OSTCBCur->OSTCB
                                                            StkPtr = SP;
  209 00000052 6809            LDR              R1, [R1]
  210 00000054 6008            STR              R0, [R1]    ; R0 is SP of proce
                                                            ss being switched o
                                                            ut
  211 00000056         
  212 00000056         ; At this point, entire context of process has been save
                       d
  213 00000056         PendSV_Handler_nosave
  214 00000056 B500            PUSH             {R14}       ; Save LR exc_retur
                                                            n value
  215 00000058 4810            LDR              R0, =OSTaskSwHook 
                                                            ; OSTaskSwHook();
  216 0000005A 4780            BLX              R0
  217 0000005C F85D EB04       POP              {R14}
  218 00000060 480F            LDR              R0, =OSPrioCur ; OSPrioCur = OS
                                                            PrioHighRdy;
  219 00000062 4910            LDR              R1, =OSPrioHighRdy
  220 00000064 780A            LDRB             R2, [R1]
  221 00000066 7002            STRB             R2, [R0]
  222 00000068 480B            LDR              R0, =OSTCBCur ; OSTCBCur  = OST
                                                            CBHighRdy;
  223 0000006A 490F            LDR              R1, =OSTCBHighRdy
  224 0000006C 680A            LDR              R2, [R1]
  225 0000006E 6002            STR              R2, [R0]
  226 00000070 6810            LDR              R0, [R2]    ; R0 is new process
                                                             SP; SP = OSTCBHigh
                                                            Rdy->OSTCBStkPtr;
  227 00000072 E890 0FF0       LDM              R0, {R4-R11} ; Restore r4-11 fr
                                                            om new process stac



ARM Macro Assembler    Page 7 


                                                            k
  228 00000076 3020            ADDS             R0, R0, #0x20
  229 00000078 F380 8809       MSR              PSP, R0     ; Load PSP with new
                                                             process SP
  230 0000007C F04E 0E04       ORR              LR, LR, #0x04 ; Ensure exceptio
                                                            n return uses proce
                                                            ss stack
  231 00000080 B662            CPSIE            I
  232 00000082 4770            BX               LR          ; Exception return 
                                                            will restore remain
                                                            ing context
  233 00000084         
  234 00000084         ;$PAGE
  235 00000084         ;*******************************************************
                       **************************************************
  236 00000084         ;                                    DISABLE and ENABLE 
                       INTERRUPTS
  237 00000084         ;
  238 00000084         ; Description : Disable/Enable interrupts
  239 00000084         ;
  240 00000084         ; Prototypes  : void  CPU_IntDis(void);
  241 00000084         ;               void  CPU_IntEn (void);
  242 00000084         ;*******************************************************
                       **************************************************
  243 00000084         
  244 00000084         CPU_IntDis
  245 00000084 B672            CPSID            I
  246 00000086 4770            BX               LR
  247 00000088         
  248 00000088         
  249 00000088         CPU_IntEn
  250 00000088 B662            CPSIE            I
  251 0000008A 4770            BX               LR
  252 0000008C         
  253 0000008C         
  254 0000008C         
  255 0000008C         
  256 0000008C                 END
              E000ED22 
              00000000 
              E000ED04 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
Command Line: --debug --xref --cpu=Cortex-M3 --apcs=interwork --depend=..\list\
os_cpu_a.d -o..\list\os_cpu_a.o -IC:\Keil\ARM\RV31\INC -IC:\Keil\ARM\CMSIS\Incl
ude -IC:\Keil\ARM\Inc\ST\STM32F10x --predefine="__MICROLIB SETA 1" --list=.\os_
cpu_a.lst ..\src\UCOSII\os_cpu_a.asm



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 58 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      None
Comment: .text unused
CPU_IntDis 00000084

Symbol: CPU_IntDis
   Definitions
      At line 244 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      At line 42 in file ..\src\UCOSII\os_cpu_a.asm
Comment: CPU_IntDis used once
CPU_IntEn 00000088

Symbol: CPU_IntEn
   Definitions
      At line 249 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      At line 43 in file ..\src\UCOSII\os_cpu_a.asm
Comment: CPU_IntEn used once
OSCtxSw 0000002E

Symbol: OSCtxSw
   Definitions
      At line 144 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      At line 38 in file ..\src\UCOSII\os_cpu_a.asm
Comment: OSCtxSw used once
OSIntCtxSw 00000038

Symbol: OSIntCtxSw
   Definitions
      At line 159 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      At line 39 in file ..\src\UCOSII\os_cpu_a.asm
Comment: OSIntCtxSw used once
OSStartHang 0000002C

Symbol: OSStartHang
   Definitions
      At line 132 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      At line 133 in file ..\src\UCOSII\os_cpu_a.asm
Comment: OSStartHang used once
OSStartHighRdy 0000000E

Symbol: OSStartHighRdy
   Definitions
      At line 117 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      At line 37 in file ..\src\UCOSII\os_cpu_a.asm
Comment: OSStartHighRdy used once
OS_CPU_SR_Restore 00000008

Symbol: OS_CPU_SR_Restore



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 99 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      At line 36 in file ..\src\UCOSII\os_cpu_a.asm
Comment: OS_CPU_SR_Restore used once
OS_CPU_SR_Save 00000000

Symbol: OS_CPU_SR_Save
   Definitions
      At line 94 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      At line 35 in file ..\src\UCOSII\os_cpu_a.asm
Comment: OS_CPU_SR_Save used once
PendSV_Handler 00000042

Symbol: PendSV_Handler
   Definitions
      At line 200 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      At line 40 in file ..\src\UCOSII\os_cpu_a.asm
Comment: PendSV_Handler used once
PendSV_Handler_nosave 00000056

Symbol: PendSV_Handler_nosave
   Definitions
      At line 213 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      At line 205 in file ..\src\UCOSII\os_cpu_a.asm
Comment: PendSV_Handler_nosave used once
11 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

NVIC_INT_CTRL E000ED04

Symbol: NVIC_INT_CTRL
   Definitions
      At line 49 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      At line 127 in file ..\src\UCOSII\os_cpu_a.asm
      At line 145 in file ..\src\UCOSII\os_cpu_a.asm
      At line 160 in file ..\src\UCOSII\os_cpu_a.asm

NVIC_PENDSVSET 10000000

Symbol: NVIC_PENDSVSET
   Definitions
      At line 52 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      At line 128 in file ..\src\UCOSII\os_cpu_a.asm
      At line 146 in file ..\src\UCOSII\os_cpu_a.asm
      At line 161 in file ..\src\UCOSII\os_cpu_a.asm

NVIC_PENDSV_PRI 000000FF

Symbol: NVIC_PENDSV_PRI
   Definitions
      At line 51 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      At line 120 in file ..\src\UCOSII\os_cpu_a.asm
Comment: NVIC_PENDSV_PRI used once
NVIC_SYSPRI14 E000ED22

Symbol: NVIC_SYSPRI14
   Definitions
      At line 50 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      At line 119 in file ..\src\UCOSII\os_cpu_a.asm
Comment: NVIC_SYSPRI14 used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

OSIntExit 00000000

Symbol: OSIntExit
   Definitions
      At line 31 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      None
Comment: OSIntExit unused
OSIntNesting 00000000

Symbol: OSIntNesting
   Definitions
      At line 30 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      None
Comment: OSIntNesting unused
OSPrioCur 00000000

Symbol: OSPrioCur
   Definitions
      At line 26 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      At line 218 in file ..\src\UCOSII\os_cpu_a.asm
Comment: OSPrioCur used once
OSPrioHighRdy 00000000

Symbol: OSPrioHighRdy
   Definitions
      At line 27 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      At line 219 in file ..\src\UCOSII\os_cpu_a.asm
Comment: OSPrioHighRdy used once
OSRunning 00000000

Symbol: OSRunning
   Definitions
      At line 25 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      At line 124 in file ..\src\UCOSII\os_cpu_a.asm
Comment: OSRunning used once
OSTCBCur 00000000

Symbol: OSTCBCur
   Definitions
      At line 28 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      At line 208 in file ..\src\UCOSII\os_cpu_a.asm
      At line 222 in file ..\src\UCOSII\os_cpu_a.asm

OSTCBHighRdy 00000000

Symbol: OSTCBHighRdy
   Definitions
      At line 29 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      At line 223 in file ..\src\UCOSII\os_cpu_a.asm
Comment: OSTCBHighRdy used once
OSTaskSwHook 00000000




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
External symbols

Symbol: OSTaskSwHook
   Definitions
      At line 32 in file ..\src\UCOSII\os_cpu_a.asm
   Uses
      At line 215 in file ..\src\UCOSII\os_cpu_a.asm
Comment: OSTaskSwHook used once
8 symbols
356 symbols in table
