Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 13 14:53:49 2024
| Host         : DESKTOP-G7899NP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       27          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: design_2_i/divizor_ceas_0/inst/counter_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_2_i/divizor_ceas_0/inst/counter_reg[26]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_2_i/numarator_59_0_0/inst/carry_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.618        0.000                      0                   27        0.252        0.000                      0                   27        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.618        0.000                      0                   27        0.252        0.000                      0                   27        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 2.016ns (64.150%)  route 1.127ns (35.850%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 13.800 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.985     4.467    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     4.923 f  design_2_i/divizor_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           1.127     6.050    design_2_i/divizor_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.174 r  design_2_i/divizor_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.174    design_2_i/divizor_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.706 r  design_2_i/divizor_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    design_2_i/divizor_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  design_2_i/divizor_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    design_2_i/divizor_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  design_2_i/divizor_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    design_2_i/divizor_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  design_2_i/divizor_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    design_2_i/divizor_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  design_2_i/divizor_ceas_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    design_2_i/divizor_ceas_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.610 r  design_2_i/divizor_ceas_0/inst/counter_reg[26]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.610    design_2_i/divizor_ceas_0/inst/counter_reg[26]_i_1_n_6
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.389    13.800    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[25]/C
                         clock pessimism              0.401    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.062    14.228    design_2_i/divizor_ceas_0/inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.713ns  (required time - arrival time)
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 1.921ns (63.033%)  route 1.127ns (36.967%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 13.800 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.985     4.467    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     4.923 f  design_2_i/divizor_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           1.127     6.050    design_2_i/divizor_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.174 r  design_2_i/divizor_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.174    design_2_i/divizor_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.706 r  design_2_i/divizor_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    design_2_i/divizor_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  design_2_i/divizor_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    design_2_i/divizor_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  design_2_i/divizor_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    design_2_i/divizor_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  design_2_i/divizor_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    design_2_i/divizor_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  design_2_i/divizor_ceas_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    design_2_i/divizor_ceas_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.515 r  design_2_i/divizor_ceas_0/inst/counter_reg[26]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.515    design_2_i/divizor_ceas_0/inst/counter_reg[26]_i_1_n_5
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.389    13.800    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[26]/C
                         clock pessimism              0.401    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.062    14.228    design_2_i/divizor_ceas_0/inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  6.713    

Slack (MET) :             6.729ns  (required time - arrival time)
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 1.905ns (62.838%)  route 1.127ns (37.162%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 13.800 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.985     4.467    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     4.923 f  design_2_i/divizor_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           1.127     6.050    design_2_i/divizor_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.174 r  design_2_i/divizor_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.174    design_2_i/divizor_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.706 r  design_2_i/divizor_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    design_2_i/divizor_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  design_2_i/divizor_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    design_2_i/divizor_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  design_2_i/divizor_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    design_2_i/divizor_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  design_2_i/divizor_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    design_2_i/divizor_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  design_2_i/divizor_ceas_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    design_2_i/divizor_ceas_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.499 r  design_2_i/divizor_ceas_0/inst/counter_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.499    design_2_i/divizor_ceas_0/inst/counter_reg[26]_i_1_n_7
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.389    13.800    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[24]/C
                         clock pessimism              0.401    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.062    14.228    design_2_i/divizor_ceas_0/inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                  6.729    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 1.902ns (62.801%)  route 1.127ns (37.199%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.985     4.467    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     4.923 f  design_2_i/divizor_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           1.127     6.050    design_2_i/divizor_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.174 r  design_2_i/divizor_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.174    design_2_i/divizor_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.706 r  design_2_i/divizor_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    design_2_i/divizor_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  design_2_i/divizor_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    design_2_i/divizor_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  design_2_i/divizor_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    design_2_i/divizor_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  design_2_i/divizor_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    design_2_i/divizor_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.496 r  design_2_i/divizor_ceas_0/inst/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.496    design_2_i/divizor_ceas_0/inst/counter_reg[20]_i_1_n_6
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.516    13.927    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[21]/C
                         clock pessimism              0.401    14.328    
                         clock uncertainty           -0.035    14.292    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)        0.062    14.354    design_2_i/divizor_ceas_0/inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.354    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 1.881ns (62.541%)  route 1.127ns (37.459%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.985     4.467    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     4.923 f  design_2_i/divizor_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           1.127     6.050    design_2_i/divizor_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.174 r  design_2_i/divizor_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.174    design_2_i/divizor_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.706 r  design_2_i/divizor_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    design_2_i/divizor_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  design_2_i/divizor_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    design_2_i/divizor_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  design_2_i/divizor_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    design_2_i/divizor_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  design_2_i/divizor_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    design_2_i/divizor_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.475 r  design_2_i/divizor_ceas_0/inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.475    design_2_i/divizor_ceas_0/inst/counter_reg[20]_i_1_n_4
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.516    13.927    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[23]/C
                         clock pessimism              0.401    14.328    
                         clock uncertainty           -0.035    14.292    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)        0.062    14.354    design_2_i/divizor_ceas_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.354    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 1.807ns (61.596%)  route 1.127ns (38.404%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.985     4.467    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     4.923 f  design_2_i/divizor_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           1.127     6.050    design_2_i/divizor_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.174 r  design_2_i/divizor_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.174    design_2_i/divizor_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.706 r  design_2_i/divizor_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    design_2_i/divizor_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  design_2_i/divizor_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    design_2_i/divizor_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  design_2_i/divizor_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    design_2_i/divizor_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  design_2_i/divizor_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    design_2_i/divizor_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.401 r  design_2_i/divizor_ceas_0/inst/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.401    design_2_i/divizor_ceas_0/inst/counter_reg[20]_i_1_n_5
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.516    13.927    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[22]/C
                         clock pessimism              0.401    14.328    
                         clock uncertainty           -0.035    14.292    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)        0.062    14.354    design_2_i/divizor_ceas_0/inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.354    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 1.788ns (61.346%)  route 1.127ns (38.654%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 13.920 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.985     4.467    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     4.923 f  design_2_i/divizor_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           1.127     6.050    design_2_i/divizor_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.174 r  design_2_i/divizor_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.174    design_2_i/divizor_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.706 r  design_2_i/divizor_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    design_2_i/divizor_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  design_2_i/divizor_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    design_2_i/divizor_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  design_2_i/divizor_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    design_2_i/divizor_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  design_2_i/divizor_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    design_2_i/divizor_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.382 r  design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.382    design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_6
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.508    13.920    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[17]/C
                         clock pessimism              0.401    14.320    
                         clock uncertainty           -0.035    14.285    
    SLICE_X1Y106         FDRE (Setup_fdre_C_D)        0.062    14.347    design_2_i/divizor_ceas_0/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 1.791ns (61.386%)  route 1.127ns (38.614%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.985     4.467    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     4.923 f  design_2_i/divizor_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           1.127     6.050    design_2_i/divizor_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.174 r  design_2_i/divizor_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.174    design_2_i/divizor_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.706 r  design_2_i/divizor_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    design_2_i/divizor_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  design_2_i/divizor_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    design_2_i/divizor_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  design_2_i/divizor_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    design_2_i/divizor_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  design_2_i/divizor_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    design_2_i/divizor_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.385 r  design_2_i/divizor_ceas_0/inst/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.385    design_2_i/divizor_ceas_0/inst/counter_reg[20]_i_1_n_7
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.516    13.927    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[20]/C
                         clock pessimism              0.401    14.328    
                         clock uncertainty           -0.035    14.292    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)        0.062    14.354    design_2_i/divizor_ceas_0/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.354    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  6.970    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 1.767ns (61.065%)  route 1.127ns (38.935%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 13.920 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.985     4.467    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     4.923 f  design_2_i/divizor_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           1.127     6.050    design_2_i/divizor_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.174 r  design_2_i/divizor_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.174    design_2_i/divizor_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.706 r  design_2_i/divizor_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    design_2_i/divizor_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  design_2_i/divizor_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    design_2_i/divizor_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  design_2_i/divizor_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    design_2_i/divizor_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  design_2_i/divizor_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    design_2_i/divizor_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.361 r  design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.361    design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_4
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.508    13.920    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[19]/C
                         clock pessimism              0.401    14.320    
                         clock uncertainty           -0.035    14.285    
    SLICE_X1Y106         FDRE (Setup_fdre_C_D)        0.062    14.347    design_2_i/divizor_ceas_0/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             7.060ns  (required time - arrival time)
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 1.693ns (60.044%)  route 1.127ns (39.956%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 13.920 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.985     4.467    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     4.923 f  design_2_i/divizor_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           1.127     6.050    design_2_i/divizor_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.174 r  design_2_i/divizor_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.174    design_2_i/divizor_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.706 r  design_2_i/divizor_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    design_2_i/divizor_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  design_2_i/divizor_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    design_2_i/divizor_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  design_2_i/divizor_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    design_2_i/divizor_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  design_2_i/divizor_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    design_2_i/divizor_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.287 r  design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.287    design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_5
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.508    13.920    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[18]/C
                         clock pessimism              0.401    14.320    
                         clock uncertainty           -0.035    14.285    
    SLICE_X1Y106         FDRE (Setup_fdre_C_D)        0.062    14.347    design_2_i/divizor_ceas_0/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  7.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.268     1.518    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  design_2_i/divizor_ceas_0/inst/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.767    design_2_i/divizor_ceas_0/inst/counter_reg_n_0_[19]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_4
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.467     1.905    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[19]/C
                         clock pessimism             -0.387     1.518    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.105     1.623    design_2_i/divizor_ceas_0/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.268     1.518    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  design_2_i/divizor_ceas_0/inst/counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.764    design_2_i/divizor_ceas_0/inst/counter_reg_n_0_[16]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_7
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.467     1.905    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[16]/C
                         clock pessimism             -0.387     1.518    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.105     1.623    design_2_i/divizor_ceas_0/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.208     1.458    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  design_2_i/divizor_ceas_0/inst/counter_reg[24]/Q
                         net (fo=1, routed)           0.105     1.704    design_2_i/divizor_ceas_0/inst/counter_reg_n_0_[24]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  design_2_i/divizor_ceas_0/inst/counter_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.819    design_2_i/divizor_ceas_0/inst/counter_reg[26]_i_1_n_7
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.397     1.835    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[24]/C
                         clock pessimism             -0.377     1.458    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.105     1.563    design_2_i/divizor_ceas_0/inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.268     1.518    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  design_2_i/divizor_ceas_0/inst/counter_reg[18]/Q
                         net (fo=1, routed)           0.109     1.768    design_2_i/divizor_ceas_0/inst/counter_reg_n_0_[18]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.879 r  design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_5
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.467     1.905    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[18]/C
                         clock pessimism             -0.387     1.518    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.105     1.623    design_2_i/divizor_ceas_0/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.252ns (64.597%)  route 0.138ns (35.403%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.208     1.458    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  design_2_i/divizor_ceas_0/inst/counter_reg[26]/Q
                         net (fo=9, routed)           0.138     1.737    design_2_i/divizor_ceas_0/inst/clk_out_led
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  design_2_i/divizor_ceas_0/inst/counter_reg[26]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    design_2_i/divizor_ceas_0/inst/counter_reg[26]_i_1_n_5
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.397     1.835    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[26]/C
                         clock pessimism             -0.377     1.458    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.105     1.563    design_2_i/divizor_ceas_0/inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.208     1.458    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  design_2_i/divizor_ceas_0/inst/counter_reg[24]/Q
                         net (fo=1, routed)           0.105     1.704    design_2_i/divizor_ceas_0/inst/counter_reg_n_0_[24]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.855 r  design_2_i/divizor_ceas_0/inst/counter_reg[26]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.855    design_2_i/divizor_ceas_0/inst/counter_reg[26]_i_1_n_6
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.397     1.835    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[25]/C
                         clock pessimism             -0.377     1.458    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.105     1.563    design_2_i/divizor_ceas_0/inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.268     1.518    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  design_2_i/divizor_ceas_0/inst/counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.764    design_2_i/divizor_ceas_0/inst/counter_reg_n_0_[16]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.915 r  design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.915    design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_6
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.467     1.905    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[17]/C
                         clock pessimism             -0.387     1.518    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.105     1.623    design_2_i/divizor_ceas_0/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.355ns (76.645%)  route 0.108ns (23.355%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.268     1.518    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  design_2_i/divizor_ceas_0/inst/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.767    design_2_i/divizor_ceas_0/inst/counter_reg_n_0_[19]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.927    design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.981 r  design_2_i/divizor_ceas_0/inst/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.981    design_2_i/divizor_ceas_0/inst/counter_reg[20]_i_1_n_7
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.471     1.908    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[20]/C
                         clock pessimism             -0.343     1.566    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.105     1.671    design_2_i/divizor_ceas_0/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.366ns (77.187%)  route 0.108ns (22.813%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.268     1.518    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  design_2_i/divizor_ceas_0/inst/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.767    design_2_i/divizor_ceas_0/inst/counter_reg_n_0_[19]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.927    design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.992 r  design_2_i/divizor_ceas_0/inst/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.992    design_2_i/divizor_ceas_0/inst/counter_reg[20]_i_1_n_5
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.471     1.908    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[22]/C
                         clock pessimism             -0.343     1.566    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.105     1.671    design_2_i/divizor_ceas_0/inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.391ns (78.330%)  route 0.108ns (21.670%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.268     1.518    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  design_2_i/divizor_ceas_0/inst/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.767    design_2_i/divizor_ceas_0/inst/counter_reg_n_0_[19]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.927    design_2_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.017 r  design_2_i/divizor_ceas_0/inst/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.017    design_2_i/divizor_ceas_0/inst/counter_reg[20]_i_1_n_6
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.471     1.908    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[21]/C
                         clock pessimism             -0.343     1.566    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.105     1.671    design_2_i/divizor_ceas_0/inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.347    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y102  design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y104  design_2_i/divizor_ceas_0/inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y104  design_2_i/divizor_ceas_0/inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y105  design_2_i/divizor_ceas_0/inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y105  design_2_i/divizor_ceas_0/inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y105  design_2_i/divizor_ceas_0/inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y105  design_2_i/divizor_ceas_0/inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y106  design_2_i/divizor_ceas_0/inst/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y106  design_2_i/divizor_ceas_0/inst/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y106  design_2_i/divizor_ceas_0/inst/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102  design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102  design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104  design_2_i/divizor_ceas_0/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104  design_2_i/divizor_ceas_0/inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104  design_2_i/divizor_ceas_0/inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104  design_2_i/divizor_ceas_0/inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105  design_2_i/divizor_ceas_0/inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105  design_2_i/divizor_ceas_0/inst/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105  design_2_i/divizor_ceas_0/inst/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105  design_2_i/divizor_ceas_0/inst/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102  design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102  design_2_i/divizor_ceas_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104  design_2_i/divizor_ceas_0/inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104  design_2_i/divizor_ceas_0/inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104  design_2_i/divizor_ceas_0/inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104  design_2_i/divizor_ceas_0/inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105  design_2_i/divizor_ceas_0/inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105  design_2_i/divizor_ceas_0/inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105  design_2_i/divizor_ceas_0/inst/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105  design_2_i/divizor_ceas_0/inst/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/afisare_7seg_0_0/inst/Seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.665ns  (logic 4.146ns (54.098%)  route 3.518ns (45.902%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  design_2_i/afisare_7seg_0_0/inst/Seg_reg[5]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_2_i/afisare_7seg_0_0/inst/Seg_reg[5]/Q
                         net (fo=1, routed)           3.518     3.937    Seg_0_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.727     7.665 r  Seg_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.665    Seg_0[5]
    R10                                                               r  Seg_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/afisare_7seg_0_0/inst/An_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            An_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.537ns  (logic 4.030ns (53.478%)  route 3.506ns (46.522%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  design_2_i/afisare_7seg_0_0/inst/An_reg[2]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_2_i/afisare_7seg_0_0/inst/An_reg[2]/Q
                         net (fo=1, routed)           3.506     3.962    An_0_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.537 r  An_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.537    An_0[2]
    T9                                                                r  An_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/afisare_7seg_0_0/inst/Seg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 4.033ns (53.766%)  route 3.468ns (46.234%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  design_2_i/afisare_7seg_0_0/inst/Seg_reg[6]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_2_i/afisare_7seg_0_0/inst/Seg_reg[6]/Q
                         net (fo=1, routed)           3.468     3.924    Seg_0_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.501 r  Seg_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.501    Seg_0[6]
    T10                                                               r  Seg_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/afisare_7seg_0_0/inst/Seg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.085ns  (logic 4.155ns (58.643%)  route 2.930ns (41.357%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE                         0.000     0.000 r  design_2_i/afisare_7seg_0_0/inst/Seg_reg[1]/C
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_2_i/afisare_7seg_0_0/inst/Seg_reg[1]/Q
                         net (fo=1, routed)           2.930     3.349    Seg_0_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.736     7.085 r  Seg_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.085    Seg_0[1]
    T11                                                               r  Seg_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/afisare_7seg_0_0/inst/Seg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.655ns  (logic 3.990ns (59.951%)  route 2.665ns (40.049%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  design_2_i/afisare_7seg_0_0/inst/Seg_reg[2]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_2_i/afisare_7seg_0_0/inst/Seg_reg[2]/Q
                         net (fo=1, routed)           2.665     3.121    Seg_0_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     6.655 r  Seg_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.655    Seg_0[2]
    P15                                                               r  Seg_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/afisare_7seg_0_0/inst/Seg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.414ns  (logic 4.144ns (64.614%)  route 2.270ns (35.386%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  design_2_i/afisare_7seg_0_0/inst/Seg_reg[3]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_2_i/afisare_7seg_0_0/inst/Seg_reg[3]/Q
                         net (fo=1, routed)           2.270     2.689    Seg_0_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.725     6.414 r  Seg_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.414    Seg_0[3]
    K13                                                               r  Seg_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/afisare_7seg_0_0/inst/Seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.254ns  (logic 2.083ns (33.301%)  route 4.171ns (66.699%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_0_IBUF_inst/O
                         net (fo=48, routed)          1.593     3.070    design_2_i/afisare_7seg_0_0/inst/reset
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.154     3.224 r  design_2_i/afisare_7seg_0_0/inst/Seg[6]_i_6/O
                         net (fo=4, routed)           1.193     4.417    design_2_i/afisare_7seg_0_0/inst/S[0]
    SLICE_X0Y99          LUT6 (Prop_lut6_I3_O)        0.327     4.744 r  design_2_i/afisare_7seg_0_0/inst/Seg[6]_i_3/O
                         net (fo=7, routed)           1.386     6.130    design_2_i/afisare_7seg_0_0/inst/sel0[2]
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.124     6.254 r  design_2_i/afisare_7seg_0_0/inst/Seg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.254    design_2_i/afisare_7seg_0_0/inst/Seg_0[6]
    SLICE_X0Y100         FDRE                                         r  design_2_i/afisare_7seg_0_0/inst/Seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/afisare_7seg_0_0/inst/An_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            An_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.215ns  (logic 4.146ns (66.713%)  route 2.069ns (33.287%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  design_2_i/afisare_7seg_0_0/inst/An_reg[3]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_2_i/afisare_7seg_0_0/inst/An_reg[3]/Q
                         net (fo=1, routed)           2.069     2.488    An_0_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.727     6.215 r  An_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.215    An_0[3]
    J14                                                               r  An_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/afisare_7seg_0_0/inst/Seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.895ns  (logic 2.111ns (35.802%)  route 3.785ns (64.198%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_0_IBUF_inst/O
                         net (fo=48, routed)          1.593     3.070    design_2_i/afisare_7seg_0_0/inst/reset
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.154     3.224 r  design_2_i/afisare_7seg_0_0/inst/Seg[6]_i_6/O
                         net (fo=4, routed)           1.194     4.418    design_2_i/afisare_7seg_0_0/inst/S[0]
    SLICE_X0Y99          LUT6 (Prop_lut6_I3_O)        0.327     4.745 r  design_2_i/afisare_7seg_0_0/inst/Seg[6]_i_5/O
                         net (fo=7, routed)           0.998     5.743    design_2_i/afisare_7seg_0_0/inst/sel0[1]
    SLICE_X0Y100         LUT4 (Prop_lut4_I3_O)        0.152     5.895 r  design_2_i/afisare_7seg_0_0/inst/Seg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.895    design_2_i/afisare_7seg_0_0/inst/Seg_0[3]
    SLICE_X0Y100         FDRE                                         r  design_2_i/afisare_7seg_0_0/inst/Seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/afisare_7seg_0_0/inst/Seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 2.111ns (35.846%)  route 3.777ns (64.154%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_0_IBUF_inst/O
                         net (fo=48, routed)          1.593     3.070    design_2_i/afisare_7seg_0_0/inst/reset
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.154     3.224 r  design_2_i/afisare_7seg_0_0/inst/Seg[6]_i_6/O
                         net (fo=4, routed)           1.194     4.418    design_2_i/afisare_7seg_0_0/inst/S[0]
    SLICE_X0Y99          LUT6 (Prop_lut6_I3_O)        0.327     4.745 r  design_2_i/afisare_7seg_0_0/inst/Seg[6]_i_5/O
                         net (fo=7, routed)           0.990     5.736    design_2_i/afisare_7seg_0_0/inst/sel0[1]
    SLICE_X0Y100         LUT4 (Prop_lut4_I2_O)        0.152     5.888 r  design_2_i/afisare_7seg_0_0/inst/Seg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.888    design_2_i/afisare_7seg_0_0/inst/Seg_0[5]
    SLICE_X0Y100         FDRE                                         r  design_2_i/afisare_7seg_0_0/inst/Seg_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/numarator_59_0_1/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/numarator_59_0_1/inst/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.247%)  route 0.091ns (32.753%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE                         0.000     0.000 r  design_2_i/numarator_59_0_1/inst/counter_reg[1]/C
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/numarator_59_0_1/inst/counter_reg[1]/Q
                         net (fo=9, routed)           0.091     0.232    design_2_i/numarator_59_0_1/inst/Q[1]
    SLICE_X0Y97          LUT6 (Prop_lut6_I2_O)        0.045     0.277 r  design_2_i/numarator_59_0_1/inst/counter[5]_i_2/O
                         net (fo=1, routed)           0.000     0.277    design_2_i/numarator_59_0_1/inst/counter[5]
    SLICE_X0Y97          FDCE                                         r  design_2_i/numarator_59_0_1/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/numarator_59_0_1/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/numarator_59_0_1/inst/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.186ns (67.005%)  route 0.092ns (32.995%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE                         0.000     0.000 r  design_2_i/numarator_59_0_1/inst/counter_reg[1]/C
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/numarator_59_0_1/inst/counter_reg[1]/Q
                         net (fo=9, routed)           0.092     0.233    design_2_i/numarator_59_0_1/inst/Q[1]
    SLICE_X0Y97          LUT6 (Prop_lut6_I2_O)        0.045     0.278 r  design_2_i/numarator_59_0_1/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.278    design_2_i/numarator_59_0_1/inst/counter[3]
    SLICE_X0Y97          FDCE                                         r  design_2_i/numarator_59_0_1/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/numarator_59_0_1/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/numarator_59_0_1/inst/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.177%)  route 0.099ns (34.823%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE                         0.000     0.000 r  design_2_i/numarator_59_0_1/inst/counter_reg[5]/C
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_2_i/numarator_59_0_1/inst/counter_reg[5]/Q
                         net (fo=10, routed)          0.099     0.240    design_2_i/numarator_59_0_1/inst/Q[5]
    SLICE_X1Y97          LUT6 (Prop_lut6_I5_O)        0.045     0.285 r  design_2_i/numarator_59_0_1/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.285    design_2_i/numarator_59_0_1/inst/counter[2]
    SLICE_X1Y97          FDCE                                         r  design_2_i/numarator_59_0_1/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/numarator_59_0_1/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/numarator_59_0_1/inst/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE                         0.000     0.000 r  design_2_i/numarator_59_0_1/inst/counter_reg[3]/C
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/numarator_59_0_1/inst/counter_reg[3]/Q
                         net (fo=10, routed)          0.131     0.272    design_2_i/numarator_59_0_1/inst/Q[3]
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.045     0.317 r  design_2_i/numarator_59_0_1/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.317    design_2_i/numarator_59_0_1/inst/counter[4]
    SLICE_X1Y97          FDCE                                         r  design_2_i/numarator_59_0_1/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/numarator_59_0_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/numarator_59_0_0/inst/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE                         0.000     0.000 r  design_2_i/numarator_59_0_0/inst/counter_reg[1]/C
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/numarator_59_0_0/inst/counter_reg[1]/Q
                         net (fo=10, routed)          0.145     0.286    design_2_i/numarator_59_0_0/inst/Q[1]
    SLICE_X2Y98          LUT6 (Prop_lut6_I2_O)        0.045     0.331 r  design_2_i/numarator_59_0_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.331    design_2_i/numarator_59_0_0/inst/counter[3]
    SLICE_X2Y98          FDCE                                         r  design_2_i/numarator_59_0_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/numarator_59_0_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/numarator_59_0_0/inst/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE                         0.000     0.000 r  design_2_i/numarator_59_0_0/inst/counter_reg[1]/C
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/numarator_59_0_0/inst/counter_reg[1]/Q
                         net (fo=10, routed)          0.149     0.290    design_2_i/numarator_59_0_0/inst/Q[1]
    SLICE_X2Y98          LUT6 (Prop_lut6_I2_O)        0.045     0.335 r  design_2_i/numarator_59_0_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.335    design_2_i/numarator_59_0_0/inst/counter[4]
    SLICE_X2Y98          FDCE                                         r  design_2_i/numarator_59_0_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/numarator_59_0_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/numarator_59_0_0/inst/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  design_2_i/numarator_59_0_0/inst/counter_reg[0]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_2_i/numarator_59_0_0/inst/counter_reg[0]/Q
                         net (fo=8, routed)           0.179     0.320    design_2_i/numarator_59_0_0/inst/Q[0]
    SLICE_X1Y100         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  design_2_i/numarator_59_0_0/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    design_2_i/numarator_59_0_0/inst/counter[0]_i_1_n_0
    SLICE_X1Y100         FDCE                                         r  design_2_i/numarator_59_0_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/afisare_7seg_0_0/inst/S_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_2_i/afisare_7seg_0_0/inst/An_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.226ns (61.084%)  route 0.144ns (38.916%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  design_2_i/afisare_7seg_0_0/inst/S_reg[1]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  design_2_i/afisare_7seg_0_0/inst/S_reg[1]/Q
                         net (fo=6, routed)           0.144     0.272    design_2_i/afisare_7seg_0_0/inst/S_reg_n_0_[1]
    SLICE_X0Y102         LUT3 (Prop_lut3_I2_O)        0.098     0.370 r  design_2_i/afisare_7seg_0_0/inst/An[1]_i_1/O
                         net (fo=1, routed)           0.000     0.370    design_2_i/afisare_7seg_0_0/inst/An[1]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  design_2_i/afisare_7seg_0_0/inst/An_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/afisare_7seg_0_0/inst/S_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_2_i/afisare_7seg_0_0/inst/An_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.229ns (61.397%)  route 0.144ns (38.603%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  design_2_i/afisare_7seg_0_0/inst/S_reg[1]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_2_i/afisare_7seg_0_0/inst/S_reg[1]/Q
                         net (fo=6, routed)           0.144     0.272    design_2_i/afisare_7seg_0_0/inst/S_reg_n_0_[1]
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.101     0.373 r  design_2_i/afisare_7seg_0_0/inst/An[3]_i_1/O
                         net (fo=1, routed)           0.000     0.373    design_2_i/afisare_7seg_0_0/inst/An[3]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  design_2_i/afisare_7seg_0_0/inst/An_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/afisare_7seg_0_0/inst/S_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_2_i/afisare_7seg_0_0/inst/An_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.230ns (61.336%)  route 0.145ns (38.664%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  design_2_i/afisare_7seg_0_0/inst/S_reg[1]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  design_2_i/afisare_7seg_0_0/inst/S_reg[1]/Q
                         net (fo=6, routed)           0.145     0.273    design_2_i/afisare_7seg_0_0/inst/S_reg_n_0_[1]
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.102     0.375 r  design_2_i/afisare_7seg_0_0/inst/An[0]_i_1/O
                         net (fo=1, routed)           0.000     0.375    design_2_i/afisare_7seg_0_0/inst/An[0]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  design_2_i/afisare_7seg_0_0/inst/An_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out_led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.863ns  (logic 3.976ns (67.821%)  route 1.887ns (32.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.791     4.273    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     4.729 r  design_2_i/divizor_ceas_0/inst/counter_reg[26]/Q
                         net (fo=9, routed)           1.887     6.616    clk_out_led_0_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    10.136 r  clk_out_led_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.136    clk_out_led_0
    H17                                                               r  clk_out_led_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/divizor_ceas_0/inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out_led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.362ns (75.684%)  route 0.438ns (24.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.208     1.458    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  design_2_i/divizor_ceas_0/inst/counter_reg[26]/Q
                         net (fo=9, routed)           0.438     2.037    clk_out_led_0_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.258 r  clk_out_led_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.258    clk_out_led_0
    H17                                                               r  clk_out_led_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.450ns  (logic 1.478ns (42.828%)  route 1.972ns (57.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_0_IBUF_inst/O
                         net (fo=48, routed)          1.972     3.450    design_2_i/divizor_ceas_0/inst/reset
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.389     3.800    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[24]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.450ns  (logic 1.478ns (42.828%)  route 1.972ns (57.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_0_IBUF_inst/O
                         net (fo=48, routed)          1.972     3.450    design_2_i/divizor_ceas_0/inst/reset
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.389     3.800    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[25]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.450ns  (logic 1.478ns (42.828%)  route 1.972ns (57.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_0_IBUF_inst/O
                         net (fo=48, routed)          1.972     3.450    design_2_i/divizor_ceas_0/inst/reset
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.389     3.800    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[26]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.312ns  (logic 1.478ns (44.618%)  route 1.834ns (55.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_0_IBUF_inst/O
                         net (fo=48, routed)          1.834     3.312    design_2_i/divizor_ceas_0/inst/reset
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.516     3.927    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[20]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.312ns  (logic 1.478ns (44.618%)  route 1.834ns (55.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_0_IBUF_inst/O
                         net (fo=48, routed)          1.834     3.312    design_2_i/divizor_ceas_0/inst/reset
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.516     3.927    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[21]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.312ns  (logic 1.478ns (44.618%)  route 1.834ns (55.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_0_IBUF_inst/O
                         net (fo=48, routed)          1.834     3.312    design_2_i/divizor_ceas_0/inst/reset
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.516     3.927    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[22]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.312ns  (logic 1.478ns (44.618%)  route 1.834ns (55.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_0_IBUF_inst/O
                         net (fo=48, routed)          1.834     3.312    design_2_i/divizor_ceas_0/inst/reset
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.516     3.927    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[23]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.163ns  (logic 1.478ns (46.710%)  route 1.686ns (53.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_0_IBUF_inst/O
                         net (fo=48, routed)          1.686     3.163    design_2_i/divizor_ceas_0/inst/reset
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.508     3.920    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[16]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.163ns  (logic 1.478ns (46.710%)  route 1.686ns (53.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_0_IBUF_inst/O
                         net (fo=48, routed)          1.686     3.163    design_2_i/divizor_ceas_0/inst/reset
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.508     3.920    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[17]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.163ns  (logic 1.478ns (46.710%)  route 1.686ns (53.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_0_IBUF_inst/O
                         net (fo=48, routed)          1.686     3.163    design_2_i/divizor_ceas_0/inst/reset
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.508     3.920    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.245ns (32.042%)  route 0.521ns (67.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_0_IBUF_inst/O
                         net (fo=48, routed)          0.521     0.766    design_2_i/divizor_ceas_0/inst/reset
    SLICE_X1Y102         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.488     1.926    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.245ns (32.042%)  route 0.521ns (67.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_0_IBUF_inst/O
                         net (fo=48, routed)          0.521     0.766    design_2_i/divizor_ceas_0/inst/reset
    SLICE_X1Y102         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.488     1.926    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.245ns (32.042%)  route 0.521ns (67.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_0_IBUF_inst/O
                         net (fo=48, routed)          0.521     0.766    design_2_i/divizor_ceas_0/inst/reset
    SLICE_X1Y102         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.488     1.926    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.245ns (32.042%)  route 0.521ns (67.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_0_IBUF_inst/O
                         net (fo=48, routed)          0.521     0.766    design_2_i/divizor_ceas_0/inst/reset
    SLICE_X1Y102         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.488     1.926    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.245ns (29.602%)  route 0.584ns (70.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_0_IBUF_inst/O
                         net (fo=48, routed)          0.584     0.829    design_2_i/divizor_ceas_0/inst/reset
    SLICE_X1Y103         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.574     2.012    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y103         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.245ns (29.602%)  route 0.584ns (70.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_0_IBUF_inst/O
                         net (fo=48, routed)          0.584     0.829    design_2_i/divizor_ceas_0/inst/reset
    SLICE_X1Y103         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.574     2.012    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y103         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[5]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.245ns (29.602%)  route 0.584ns (70.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_0_IBUF_inst/O
                         net (fo=48, routed)          0.584     0.829    design_2_i/divizor_ceas_0/inst/reset
    SLICE_X1Y103         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.574     2.012    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y103         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[6]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.245ns (29.602%)  route 0.584ns (70.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_0_IBUF_inst/O
                         net (fo=48, routed)          0.584     0.829    design_2_i/divizor_ceas_0/inst/reset
    SLICE_X1Y103         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.574     2.012    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y103         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[7]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.245ns (27.764%)  route 0.639ns (72.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_0_IBUF_inst/O
                         net (fo=48, routed)          0.639     0.884    design_2_i/divizor_ceas_0/inst/reset
    SLICE_X1Y104         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.500     1.938    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y104         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_2_i/divizor_ceas_0/inst/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.245ns (27.764%)  route 0.639ns (72.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_0_IBUF_inst/O
                         net (fo=48, routed)          0.639     0.884    design_2_i/divizor_ceas_0/inst/reset
    SLICE_X1Y104         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.500     1.938    design_2_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y104         FDRE                                         r  design_2_i/divizor_ceas_0/inst/counter_reg[11]/C





