Info: Generated by version: 22.3 build 104
Info: Starting: Create simulation model
Info: qsys-generate /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/reqfifo.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/reqfifo --family=Agilex --part=AGIB027R29A1E2VR0
: reqfifo.fifo_0: Targeting device family: Agilex.
: reqfifo.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: reqfifo.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: reqfifo.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: reqfifo.fifo_0: Embedded set_false_path assignment is disabled.
Info: reqfifo: "Transforming system: reqfifo"
Info: reqfifo: "Naming system components in system: reqfifo"
Info: reqfifo: "Processing generation queue"
Info: reqfifo: "Generating: reqfifo"
Info: reqfifo: "Generating: reqfifo_fifo_1911_nm47wdi"
Info: reqfifo: Done "reqfifo" with 2 modules, 3 files
Info: Generating the following file(s) for XCELIUM simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/reqfifo/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/reqfifo/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/reqfifo/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/reqfifo/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/reqfifo/sim/ directory:
Info: 	common/vcs_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/reqfifo/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/reqfifo.ip --output-directory=/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/reqfifo/sim/ --use-relative-paths=true
Info: Generating the following file(s) for XCELIUM simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/reqfifo/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for VCSMX simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/reqfifo/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for MODELSIM simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/reqfifo/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/reqfifo/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/reqfifo/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/reqfifo/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/reqfifo.ip --synthesis=VERILOG --output-directory=/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/reqfifo --family=Agilex --part=AGIB027R29A1E2VR0
: reqfifo.fifo_0: Targeting device family: Agilex.
: reqfifo.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: reqfifo.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: reqfifo.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: reqfifo.fifo_0: Embedded set_false_path assignment is disabled.
Info: reqfifo: "Transforming system: reqfifo"
Info: reqfifo: "Naming system components in system: reqfifo"
Info: reqfifo: "Processing generation queue"
Info: reqfifo: "Generating: reqfifo"
Info: reqfifo: "Generating: reqfifo_fifo_1911_nm47wdi"
Info: reqfifo: Done "reqfifo" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
