Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Aug 28 06:11:22 2023
| Host         : ubuntu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_design_analysis -file ./report/RBM_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Routed
--------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------+
|      Characteristics      |           Path #1           |
+---------------------------+-----------------------------+
| Requirement               | 12.500                      |
| Path Delay                | 11.892                      |
| Logic Delay               | 0.456(4%)                   |
| Net Delay                 | 11.436(96%)                 |
| Clock Skew                | -0.049                      |
| Slack                     | 0.503                       |
| Clock Uncertainty         | 0.035                       |
| Clock Relationship        | Safely Timed                |
| Clock Delay Group         | Same Clock                  |
| Logic Levels              | 0                           |
| Routes                    | 1                           |
| Logical Path              | FDRE/C-(2133)-RAMD64E/WADR2 |
| Start Point Clock         | ap_clk                      |
| End Point Clock           | ap_clk                      |
| DSP Block                 | None                        |
| RAM Registers             | None-None                   |
| IO Crossings              | 0                           |
| Config Crossings          | 0                           |
| SLR Crossings             | 0                           |
| PBlocks                   | 0                           |
| High Fanout               | 2133                        |
| Dont Touch                | 0                           |
| Mark Debug                | 0                           |
| Start Point Pin Primitive | FDRE/C                      |
| End Point Pin Primitive   | RAMD64E/WADR2               |
| Start Point Pin           | waddr_reg[2]/C              |
| End Point Pin             | RAMA/WADR2                  |
+---------------------------+-----------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+-----+-----+----+----+----+
| End Point Clock | Requirement |  0  |  2 |  3  |  4  |  5 |  6 |  7 |
+-----------------+-------------+-----+----+-----+-----+----+----+----+
| ap_clk          | 12.500ns    | 595 | 49 | 108 | 100 | 87 | 51 | 10 |
+-----------------+-------------+-----+----+-----+-----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


