import "/hu.bme.mit.gamma.sysml.testmodel/PSSM/9.3.4.17_Event_019-E/.Verification0.gsm"
@ ("E<> T3_statechart_Event019E_StatechartStatechart#[S1_1_entry[True], S2_1_1_entry[False], T3_testEnd]")
trace Event019ETrace of Event019E
step {
	act {
		reset
	}
	assert {
		state statechart_Event019E_StatechartStatechart.SubEvent019E.wait;
		variable statechart_Event019E_StatechartStatechart.T1 = true;
		variable statechart_Event019E_StatechartStatechart.eventCounter = 0;
		variable statechart_Event019E_StatechartStatechart.outt = false;
		variable statechart_Event019E_StatechartStatechart.s11finished = false;
		variable statechart_Event019E_StatechartStatechart.s211finished = false;
		variable statechart_Event019E_StatechartStatechart.s21finished = false;
	}
}
step {
	act {
		raise generalPort.in_GeneralSignal()
		schedule component
	}
	assert {
		state statechart_Event019E_StatechartStatechart.SubEvent019E.S1;
		state statechart_Event019E_StatechartStatechart.ParentS1Left.S1Left;
		state statechart_Event019E_StatechartStatechart.ParentS1Right.S1Right;
		state statechart_Event019E_StatechartStatechart.SubS1Left.S1_1;
		state statechart_Event019E_StatechartStatechart.SubS1Right.S2_1;
		state statechart_Event019E_StatechartStatechart.SubS2_1.S2_1_1;
		variable statechart_Event019E_StatechartStatechart.T1_1 = true;
		variable statechart_Event019E_StatechartStatechart.T2 = true;
		variable statechart_Event019E_StatechartStatechart.T2_1 = true;
		variable statechart_Event019E_StatechartStatechart.T2_1_1 = true;
		variable statechart_Event019E_StatechartStatechart.eventCounter = 6;
		variable statechart_Event019E_StatechartStatechart.outt = false;
		variable statechart_Event019E_StatechartStatechart.s11finished = true;
		variable statechart_Event019E_StatechartStatechart.s211finished = true;
		variable statechart_Event019E_StatechartStatechart.s21finished = false;
		raise T2.out_OutInteger(1);
		raise T1_1.out_OutInteger(2);
		raise S1_1_entry.out_OutBoolean(3, true);
		raise T2_1.out_OutInteger(4);
		raise T2_1_1.out_OutInteger(5);
		raise S2_1_1_entry.out_OutBoolean(6, false);
	}
}
step {
	act {
		raise continuePort.in_ContinueSignal()
		schedule component
	}
	assert {
		raise T3_testEnd.out_OutInteger(7);
		state statechart_Event019E_StatechartStatechart.SubEvent019E.FinalStateOfSubEvent019E;
		variable statechart_Event019E_StatechartStatechart.T3 = true;
		variable statechart_Event019E_StatechartStatechart.eventCounter = 7;
		variable statechart_Event019E_StatechartStatechart.outt = false;
		variable statechart_Event019E_StatechartStatechart.s11finished = true;
		variable statechart_Event019E_StatechartStatechart.s211finished = true;
		variable statechart_Event019E_StatechartStatechart.s21finished = false;
	}
}