Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Jul 10 19:02:42 2024
| Host         : patch-Precision-7760 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_200_timing_summary_routed.rpt -pb test_200_timing_summary_routed.pb -rpx test_200_timing_summary_routed.rpx -warn_on_violation
| Design       : test_200
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    8           
TIMING-16  Warning           Large setup violation                                             46          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (6)
7. checking multiple_clock (52)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (52)
-------------------------------
 There are 52 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.662     -191.256                     71                  117        0.144        0.000                      0                  117        2.000        0.000                       0                    60  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_16_clk_wiz_0      {0.000 31.250}       62.500          16.000          
  clk_200_clk_wiz_0     {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_16_clk_wiz_0_1    {0.000 31.250}       62.500          16.000          
  clk_200_clk_wiz_0_1   {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_16_clk_wiz_0           60.434        0.000                      0                    8        0.254        0.000                      0                    8       30.750        0.000                       0                    10  
  clk_200_clk_wiz_0          -4.662     -191.065                     70                  108        0.280        0.000                      0                  108        2.000        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_16_clk_wiz_0_1         60.437        0.000                      0                    8        0.254        0.000                      0                    8       30.750        0.000                       0                    10  
  clk_200_clk_wiz_0_1        -4.661     -191.011                     70                  108        0.280        0.000                      0                  108        2.000        0.000                       0                    46  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_200_clk_wiz_0    clk_16_clk_wiz_0           0.179        0.000                      0                    1        0.145        0.000                      0                    1  
clk_16_clk_wiz_0_1   clk_16_clk_wiz_0          60.434        0.000                      0                    8        0.144        0.000                      0                    8  
clk_200_clk_wiz_0_1  clk_16_clk_wiz_0           0.179        0.000                      0                    1        0.145        0.000                      0                    1  
clk_16_clk_wiz_0     clk_200_clk_wiz_0         -0.191       -0.191                      1                    1        0.286        0.000                      0                    1  
clk_16_clk_wiz_0_1   clk_200_clk_wiz_0         -0.188       -0.188                      1                    1        0.289        0.000                      0                    1  
clk_200_clk_wiz_0_1  clk_200_clk_wiz_0         -4.662     -191.065                     70                  108        0.207        0.000                      0                  108  
clk_16_clk_wiz_0     clk_16_clk_wiz_0_1        60.434        0.000                      0                    8        0.144        0.000                      0                    8  
clk_200_clk_wiz_0    clk_16_clk_wiz_0_1         0.182        0.000                      0                    1        0.149        0.000                      0                    1  
clk_200_clk_wiz_0_1  clk_16_clk_wiz_0_1         0.182        0.000                      0                    1        0.149        0.000                      0                    1  
clk_16_clk_wiz_0     clk_200_clk_wiz_0_1       -0.191       -0.191                      1                    1        0.286        0.000                      0                    1  
clk_200_clk_wiz_0    clk_200_clk_wiz_0_1       -4.662     -191.065                     70                  108        0.207        0.000                      0                  108  
clk_16_clk_wiz_0_1   clk_200_clk_wiz_0_1       -0.188       -0.188                      1                    1        0.289        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_200_clk_wiz_0                           
(none)                clk_200_clk_wiz_0_1                         
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_200_clk_wiz_0     
(none)                                      clk_200_clk_wiz_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_16_clk_wiz_0
  To Clock:  clk_16_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       60.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.434ns  (required time - arrival time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0 rise@62.500ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.498ns (73.480%)  route 0.541ns (26.520%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 60.596 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.541    -0.264    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.393 r  ticks_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.393    ticks_reg[0]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.716 r  ticks_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.716    ticks_reg[4]_i_1_n_6
    SLICE_X6Y68          FDRE                                         r  ticks_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.490    60.596    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[5]/C
                         clock pessimism              0.555    61.151    
                         clock uncertainty           -0.110    61.041    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)        0.109    61.150    ticks_reg[5]
  -------------------------------------------------------------------
                         required time                         61.150    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                 60.434    

Slack (MET) :             60.518ns  (required time - arrival time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0 rise@62.500ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 1.414ns (72.340%)  route 0.541ns (27.660%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 60.596 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.541    -0.264    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.393 r  ticks_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.393    ticks_reg[0]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.632 r  ticks_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.632    ticks_reg[4]_i_1_n_5
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.490    60.596    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/C
                         clock pessimism              0.555    61.151    
                         clock uncertainty           -0.110    61.041    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)        0.109    61.150    ticks_reg[6]
  -------------------------------------------------------------------
                         required time                         61.150    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 60.518    

Slack (MET) :             60.538ns  (required time - arrival time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0 rise@62.500ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.394ns (72.054%)  route 0.541ns (27.946%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 60.596 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.541    -0.264    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.393 r  ticks_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.393    ticks_reg[0]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.612 r  ticks_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.612    ticks_reg[4]_i_1_n_7
    SLICE_X6Y68          FDRE                                         r  ticks_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.490    60.596    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[4]/C
                         clock pessimism              0.555    61.151    
                         clock uncertainty           -0.110    61.041    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)        0.109    61.150    ticks_reg[4]
  -------------------------------------------------------------------
                         required time                         61.150    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                 60.538    

Slack (MET) :             60.673ns  (required time - arrival time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0 rise@62.500ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 1.285ns (70.386%)  route 0.541ns (29.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.541    -0.264    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     0.503 r  ticks_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.503    ticks_reg[0]_i_1_n_4
    SLICE_X6Y67          FDRE                                         r  ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[3]/C
                         clock pessimism              0.579    61.177    
                         clock uncertainty           -0.110    61.067    
    SLICE_X6Y67          FDRE (Setup_fdre_C_D)        0.109    61.176    ticks_reg[3]
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                 60.673    

Slack (MET) :             60.738ns  (required time - arrival time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0 rise@62.500ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 1.220ns (69.293%)  route 0.541ns (30.707%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.541    -0.264    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     0.438 r  ticks_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.438    ticks_reg[0]_i_1_n_5
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/C
                         clock pessimism              0.579    61.177    
                         clock uncertainty           -0.110    61.067    
    SLICE_X6Y67          FDRE (Setup_fdre_C_D)        0.109    61.176    ticks_reg[2]
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                 60.738    

Slack (MET) :             60.896ns  (required time - arrival time)
  Source:                 ticks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0 rise@62.500ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 1.069ns (66.719%)  route 0.533ns (33.281%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 f  ticks_reg[0]/Q
                         net (fo=2, routed)           0.533    -0.271    ticks_reg[0]
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.124    -0.147 r  ticks[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.147    ticks[0]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     0.280 r  ticks_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.280    ticks_reg[0]_i_1_n_6
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
                         clock pessimism              0.579    61.177    
                         clock uncertainty           -0.110    61.067    
    SLICE_X6Y67          FDRE (Setup_fdre_C_D)        0.109    61.176    ticks_reg[1]
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                 60.896    

Slack (MET) :             60.931ns  (required time - arrival time)
  Source:                 ticks_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            next_out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0 rise@62.500ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.642ns (43.813%)  route 0.823ns (56.187%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.325ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.606    -1.325    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.518    -0.807 r  ticks_reg[6]/Q
                         net (fo=2, routed)           0.823     0.017    ticks_reg[6]
    SLICE_X5Y67          LUT4 (Prop_lut4_I3_O)        0.124     0.141 r  next_out_clk_i_1/O
                         net (fo=1, routed)           0.000     0.141    next_out_clk0
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
                         clock pessimism              0.555    61.153    
                         clock uncertainty           -0.110    61.043    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)        0.029    61.072    next_out_clk_reg
  -------------------------------------------------------------------
                         required time                         61.072    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                 60.931    

Slack (MET) :             61.071ns  (required time - arrival time)
  Source:                 ticks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0 rise@62.500ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.894ns (62.638%)  route 0.533ns (37.362%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 f  ticks_reg[0]/Q
                         net (fo=2, routed)           0.533    -0.271    ticks_reg[0]
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.124    -0.147 r  ticks[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.147    ticks[0]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     0.105 r  ticks_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.105    ticks_reg[0]_i_1_n_7
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/C
                         clock pessimism              0.579    61.177    
                         clock uncertainty           -0.110    61.067    
    SLICE_X6Y67          FDRE (Setup_fdre_C_D)        0.109    61.176    ticks_reg[0]
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                 61.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ticks_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0 rise@0.000ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.582    -0.398    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  ticks_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.120    ticks_reg[2]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.010 r  ticks_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.010    ticks_reg[0]_i_1_n_5
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/C
                         clock pessimism              0.393    -0.398    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.134    -0.264    ticks_reg[2]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ticks_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0 rise@0.000ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.581    -0.399    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.235 r  ticks_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.109    ticks_reg[6]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.001 r  ticks_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.001    ticks_reg[4]_i_1_n_5
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.792    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/C
                         clock pessimism              0.393    -0.399    
    SLICE_X6Y68          FDRE (Hold_fdre_C_D)         0.134    -0.265    ticks_reg[6]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ticks_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0 rise@0.000ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.582    -0.398    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  ticks_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.120    ticks_reg[2]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.026 r  ticks_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.026    ticks_reg[0]_i_1_n_4
    SLICE_X6Y67          FDRE                                         r  ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[3]/C
                         clock pessimism              0.393    -0.398    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.134    -0.264    ticks_reg[3]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 ticks_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0 rise@0.000ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.581    -0.399    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.235 r  ticks_reg[4]/Q
                         net (fo=1, routed)           0.170    -0.065    ticks_reg[4]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.050 r  ticks_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.050    ticks_reg[4]_i_1_n_7
    SLICE_X6Y68          FDRE                                         r  ticks_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.792    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[4]/C
                         clock pessimism              0.393    -0.399    
    SLICE_X6Y68          FDRE (Hold_fdre_C_D)         0.134    -0.265    ticks_reg[4]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 ticks_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0 rise@0.000ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.581    -0.399    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.235 r  ticks_reg[5]/Q
                         net (fo=1, routed)           0.175    -0.060    ticks_reg_n_0_[5]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.051 r  ticks_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.051    ticks_reg[4]_i_1_n_6
    SLICE_X6Y68          FDRE                                         r  ticks_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.792    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[5]/C
                         clock pessimism              0.393    -0.399    
    SLICE_X6Y68          FDRE (Hold_fdre_C_D)         0.134    -0.265    ticks_reg[5]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0 rise@0.000ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.582    -0.398    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.175    -0.059    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.052 r  ticks_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.052    ticks_reg[0]_i_1_n_6
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
                         clock pessimism              0.393    -0.398    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.134    -0.264    ticks_reg[1]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 ticks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0 rise@0.000ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.582    -0.398    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.234 f  ticks_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.059    ticks_reg[0]
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.045    -0.014 r  ticks[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.014    ticks[0]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.056 r  ticks_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.056    ticks_reg[0]_i_1_n_7
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/C
                         clock pessimism              0.393    -0.398    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.134    -0.264    ticks_reg[0]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 ticks_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            next_out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0 rise@0.000ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.209ns (43.154%)  route 0.275ns (56.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.581    -0.399    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.235 r  ticks_reg[6]/Q
                         net (fo=2, routed)           0.275     0.040    ticks_reg[6]
    SLICE_X5Y67          LUT4 (Prop_lut4_I3_O)        0.045     0.085 r  next_out_clk_i_1/O
                         net (fo=1, routed)           0.000     0.085    next_out_clk0
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
                         clock pessimism              0.407    -0.384    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.091    -0.293    next_out_clk_reg
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.378    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_16_clk_wiz_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y1    instance_name/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         62.500      61.251     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X5Y67      next_out_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y67      ticks_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y67      ticks_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y67      ticks_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y67      ticks_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y68      ticks_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y68      ticks_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y68      ticks_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y67      next_out_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y67      next_out_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y67      next_out_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y67      next_out_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0
  To Clock:  clk_200_clk_wiz_0

Setup :           70  Failing Endpoints,  Worst Slack       -4.662ns,  Total Violation     -191.065ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[0]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[15]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[1]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[29]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[29]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[2]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[30]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[30]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.646ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 5.190ns (57.516%)  route 3.834ns (42.484%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.101 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.498     7.706    trigger_counter[0]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.495     3.101    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/C
                         clock pessimism              0.555     3.656    
                         clock uncertainty           -0.072     3.584    
    SLICE_X2Y65          FDRE (Setup_fdre_C_R)       -0.524     3.060    trigger_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                 -4.646    

Slack (VIOLATED) :        -4.646ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 5.190ns (57.516%)  route 3.834ns (42.484%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.101 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.498     7.706    trigger_counter[0]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.495     3.101    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[17]/C
                         clock pessimism              0.555     3.656    
                         clock uncertainty           -0.072     3.584    
    SLICE_X2Y65          FDRE (Setup_fdre_C_R)       -0.524     3.060    trigger_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                 -4.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 s1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X0Y65          FDRE                                         r  s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.254 r  s1_reg/Q
                         net (fo=7, routed)           0.185    -0.069    led_OBUF[0]
    SLICE_X0Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.024 r  s1_i_1/O
                         net (fo=1, routed)           0.000    -0.024    s1_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  s1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.853    -0.787    clk_200
    SLICE_X0Y65          FDRE                                         r  s1_reg/C
                         clock pessimism              0.392    -0.395    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.091    -0.304    s1_reg
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 s2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laser_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.680%)  route 0.233ns (62.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X0Y65          FDRE                                         r  s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.254 r  s2_reg/Q
                         net (fo=7, routed)           0.233    -0.021    led_OBUF[1]
    SLICE_X1Y67          FDRE                                         r  laser_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.789    clk_200
    SLICE_X1Y67          FDRE                                         r  laser_reg/C
                         clock pessimism              0.406    -0.383    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.078    -0.305    laser_reg
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 trigger_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.583    -0.397    clk_200
    SLICE_X2Y67          FDRE                                         r  trigger_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.233 r  trigger_counter_reg[27]/Q
                         net (fo=5, routed)           0.149    -0.084    trigger_counter_reg[27]
    SLICE_X2Y67          LUT4 (Prop_lut4_I2_O)        0.045    -0.039 r  trigger_counter[24]_i_2/O
                         net (fo=1, routed)           0.000    -0.039    trigger_counter[24]_i_2_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.025 r  trigger_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.025    trigger_counter_reg[24]_i_1_n_4
    SLICE_X2Y67          FDRE                                         r  trigger_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.789    clk_200
    SLICE_X2Y67          FDRE                                         r  trigger_counter_reg[27]/C
                         clock pessimism              0.392    -0.397    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.134    -0.263    trigger_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 s2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.505%)  route 0.197ns (51.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X0Y65          FDRE                                         r  s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.254 r  s2_reg/Q
                         net (fo=7, routed)           0.197    -0.057    led_OBUF[1]
    SLICE_X0Y65          LUT6 (Prop_lut6_I5_O)        0.045    -0.012 r  s2_i_1/O
                         net (fo=1, routed)           0.000    -0.012    s2_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  s2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.853    -0.787    clk_200
    SLICE_X0Y65          FDRE                                         r  s2_reg/C
                         clock pessimism              0.392    -0.395    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.092    -0.303    s2_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 trigger_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.273ns (61.141%)  route 0.174ns (38.859%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.231 r  trigger_counter_reg[19]/Q
                         net (fo=5, routed)           0.174    -0.058    trigger_counter_reg[19]
    SLICE_X2Y65          LUT4 (Prop_lut4_I2_O)        0.045    -0.013 r  trigger_counter[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.013    trigger_counter[16]_i_2_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.051 r  trigger_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.051    trigger_counter_reg[16]_i_1_n_4
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.853    -0.787    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[19]/C
                         clock pessimism              0.392    -0.395    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.134    -0.261    trigger_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 trigger_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.273ns (61.132%)  route 0.174ns (38.868%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.398    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  trigger_counter_reg[31]/Q
                         net (fo=5, routed)           0.174    -0.061    trigger_counter_reg[31]
    SLICE_X2Y68          LUT4 (Prop_lut4_I2_O)        0.045    -0.016 r  trigger_counter[28]_i_2/O
                         net (fo=1, routed)           0.000    -0.016    trigger_counter[28]_i_2_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.048 r  trigger_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.048    trigger_counter_reg[28]_i_1_n_4
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.790    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/C
                         clock pessimism              0.392    -0.398    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134    -0.264    trigger_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 trigger_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.273ns (61.132%)  route 0.174ns (38.868%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.396    clk_200
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.232 r  trigger_counter_reg[23]/Q
                         net (fo=5, routed)           0.174    -0.059    trigger_counter_reg[23]
    SLICE_X2Y66          LUT4 (Prop_lut4_I2_O)        0.045    -0.014 r  trigger_counter[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.014    trigger_counter[20]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.050 r  trigger_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.050    trigger_counter_reg[20]_i_1_n_4
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.788    clk_200
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[23]/C
                         clock pessimism              0.392    -0.396    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.134    -0.262    trigger_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 trigger_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.398    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  trigger_counter_reg[28]/Q
                         net (fo=5, routed)           0.175    -0.059    trigger_counter_reg[28]
    SLICE_X2Y68          LUT4 (Prop_lut4_I2_O)        0.045    -0.014 r  trigger_counter[28]_i_5/O
                         net (fo=1, routed)           0.000    -0.014    trigger_counter[28]_i_5_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.056 r  trigger_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.056    trigger_counter_reg[28]_i_1_n_7
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.790    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/C
                         clock pessimism              0.392    -0.398    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134    -0.264    trigger_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 trigger_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.396    clk_200
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.232 r  trigger_counter_reg[20]/Q
                         net (fo=5, routed)           0.175    -0.057    trigger_counter_reg[20]
    SLICE_X2Y66          LUT4 (Prop_lut4_I2_O)        0.045    -0.012 r  trigger_counter[20]_i_5/O
                         net (fo=1, routed)           0.000    -0.012    trigger_counter[20]_i_5_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.058 r  trigger_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.058    trigger_counter_reg[20]_i_1_n_7
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.788    clk_200
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[20]/C
                         clock pessimism              0.392    -0.396    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.134    -0.262    trigger_counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 trigger_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.279ns (59.815%)  route 0.187ns (40.185%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.231 r  trigger_counter_reg[16]/Q
                         net (fo=5, routed)           0.187    -0.044    trigger_counter_reg[16]
    SLICE_X2Y65          LUT4 (Prop_lut4_I2_O)        0.045     0.001 r  trigger_counter[16]_i_5/O
                         net (fo=1, routed)           0.000     0.001    trigger_counter[16]_i_5_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.071 r  trigger_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.071    trigger_counter_reg[16]_i_1_n_7
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.853    -0.787    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/C
                         clock pessimism              0.392    -0.395    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.134    -0.261    trigger_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y66      button_prev_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y67      clock_running_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y67      laser_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y66      out_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y66      reset_prev_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y65      s1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y65      s2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y66      s3_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y66      button_prev_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y66      button_prev_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y67      clock_running_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y67      clock_running_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y67      laser_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y67      laser_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y66      out_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y66      out_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y66      reset_prev_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y66      reset_prev_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y66      button_prev_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y66      button_prev_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y67      clock_running_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y67      clock_running_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y67      laser_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y67      laser_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y66      out_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y66      out_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y66      reset_prev_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y66      reset_prev_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_16_clk_wiz_0_1
  To Clock:  clk_16_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       60.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.437ns  (required time - arrival time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0_1 rise@62.500ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.498ns (73.480%)  route 0.541ns (26.520%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 60.596 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.541    -0.264    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.393 r  ticks_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.393    ticks_reg[0]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.716 r  ticks_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.716    ticks_reg[4]_i_1_n_6
    SLICE_X6Y68          FDRE                                         r  ticks_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.490    60.596    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[5]/C
                         clock pessimism              0.555    61.151    
                         clock uncertainty           -0.107    61.044    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)        0.109    61.153    ticks_reg[5]
  -------------------------------------------------------------------
                         required time                         61.153    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                 60.437    

Slack (MET) :             60.521ns  (required time - arrival time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0_1 rise@62.500ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 1.414ns (72.340%)  route 0.541ns (27.660%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 60.596 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.541    -0.264    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.393 r  ticks_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.393    ticks_reg[0]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.632 r  ticks_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.632    ticks_reg[4]_i_1_n_5
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.490    60.596    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/C
                         clock pessimism              0.555    61.151    
                         clock uncertainty           -0.107    61.044    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)        0.109    61.153    ticks_reg[6]
  -------------------------------------------------------------------
                         required time                         61.153    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 60.521    

Slack (MET) :             60.541ns  (required time - arrival time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0_1 rise@62.500ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.394ns (72.054%)  route 0.541ns (27.946%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 60.596 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.541    -0.264    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.393 r  ticks_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.393    ticks_reg[0]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.612 r  ticks_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.612    ticks_reg[4]_i_1_n_7
    SLICE_X6Y68          FDRE                                         r  ticks_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.490    60.596    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[4]/C
                         clock pessimism              0.555    61.151    
                         clock uncertainty           -0.107    61.044    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)        0.109    61.153    ticks_reg[4]
  -------------------------------------------------------------------
                         required time                         61.153    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                 60.541    

Slack (MET) :             60.676ns  (required time - arrival time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0_1 rise@62.500ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 1.285ns (70.386%)  route 0.541ns (29.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.541    -0.264    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     0.503 r  ticks_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.503    ticks_reg[0]_i_1_n_4
    SLICE_X6Y67          FDRE                                         r  ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[3]/C
                         clock pessimism              0.579    61.177    
                         clock uncertainty           -0.107    61.070    
    SLICE_X6Y67          FDRE (Setup_fdre_C_D)        0.109    61.179    ticks_reg[3]
  -------------------------------------------------------------------
                         required time                         61.179    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                 60.676    

Slack (MET) :             60.741ns  (required time - arrival time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0_1 rise@62.500ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 1.220ns (69.293%)  route 0.541ns (30.707%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.541    -0.264    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     0.438 r  ticks_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.438    ticks_reg[0]_i_1_n_5
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/C
                         clock pessimism              0.579    61.177    
                         clock uncertainty           -0.107    61.070    
    SLICE_X6Y67          FDRE (Setup_fdre_C_D)        0.109    61.179    ticks_reg[2]
  -------------------------------------------------------------------
                         required time                         61.179    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                 60.741    

Slack (MET) :             60.900ns  (required time - arrival time)
  Source:                 ticks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0_1 rise@62.500ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 1.069ns (66.719%)  route 0.533ns (33.281%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 f  ticks_reg[0]/Q
                         net (fo=2, routed)           0.533    -0.271    ticks_reg[0]
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.124    -0.147 r  ticks[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.147    ticks[0]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     0.280 r  ticks_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.280    ticks_reg[0]_i_1_n_6
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
                         clock pessimism              0.579    61.177    
                         clock uncertainty           -0.107    61.070    
    SLICE_X6Y67          FDRE (Setup_fdre_C_D)        0.109    61.179    ticks_reg[1]
  -------------------------------------------------------------------
                         required time                         61.179    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                 60.900    

Slack (MET) :             60.934ns  (required time - arrival time)
  Source:                 ticks_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            next_out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0_1 rise@62.500ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.642ns (43.813%)  route 0.823ns (56.187%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.325ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.606    -1.325    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.518    -0.807 r  ticks_reg[6]/Q
                         net (fo=2, routed)           0.823     0.017    ticks_reg[6]
    SLICE_X5Y67          LUT4 (Prop_lut4_I3_O)        0.124     0.141 r  next_out_clk_i_1/O
                         net (fo=1, routed)           0.000     0.141    next_out_clk0
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
                         clock pessimism              0.555    61.153    
                         clock uncertainty           -0.107    61.046    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)        0.029    61.075    next_out_clk_reg
  -------------------------------------------------------------------
                         required time                         61.075    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                 60.934    

Slack (MET) :             61.075ns  (required time - arrival time)
  Source:                 ticks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0_1 rise@62.500ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.894ns (62.638%)  route 0.533ns (37.362%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 f  ticks_reg[0]/Q
                         net (fo=2, routed)           0.533    -0.271    ticks_reg[0]
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.124    -0.147 r  ticks[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.147    ticks[0]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     0.105 r  ticks_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.105    ticks_reg[0]_i_1_n_7
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/C
                         clock pessimism              0.579    61.177    
                         clock uncertainty           -0.107    61.070    
    SLICE_X6Y67          FDRE (Setup_fdre_C_D)        0.109    61.179    ticks_reg[0]
  -------------------------------------------------------------------
                         required time                         61.179    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                 61.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ticks_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0_1 rise@0.000ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.582    -0.398    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  ticks_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.120    ticks_reg[2]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.010 r  ticks_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.010    ticks_reg[0]_i_1_n_5
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/C
                         clock pessimism              0.393    -0.398    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.134    -0.264    ticks_reg[2]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ticks_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0_1 rise@0.000ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.581    -0.399    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.235 r  ticks_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.109    ticks_reg[6]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.001 r  ticks_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.001    ticks_reg[4]_i_1_n_5
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.792    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/C
                         clock pessimism              0.393    -0.399    
    SLICE_X6Y68          FDRE (Hold_fdre_C_D)         0.134    -0.265    ticks_reg[6]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ticks_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0_1 rise@0.000ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.582    -0.398    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  ticks_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.120    ticks_reg[2]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.026 r  ticks_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.026    ticks_reg[0]_i_1_n_4
    SLICE_X6Y67          FDRE                                         r  ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[3]/C
                         clock pessimism              0.393    -0.398    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.134    -0.264    ticks_reg[3]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 ticks_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0_1 rise@0.000ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.581    -0.399    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.235 r  ticks_reg[4]/Q
                         net (fo=1, routed)           0.170    -0.065    ticks_reg[4]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.050 r  ticks_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.050    ticks_reg[4]_i_1_n_7
    SLICE_X6Y68          FDRE                                         r  ticks_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.792    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[4]/C
                         clock pessimism              0.393    -0.399    
    SLICE_X6Y68          FDRE (Hold_fdre_C_D)         0.134    -0.265    ticks_reg[4]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 ticks_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0_1 rise@0.000ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.581    -0.399    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.235 r  ticks_reg[5]/Q
                         net (fo=1, routed)           0.175    -0.060    ticks_reg_n_0_[5]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.051 r  ticks_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.051    ticks_reg[4]_i_1_n_6
    SLICE_X6Y68          FDRE                                         r  ticks_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.792    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[5]/C
                         clock pessimism              0.393    -0.399    
    SLICE_X6Y68          FDRE (Hold_fdre_C_D)         0.134    -0.265    ticks_reg[5]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0_1 rise@0.000ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.582    -0.398    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.175    -0.059    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.052 r  ticks_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.052    ticks_reg[0]_i_1_n_6
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
                         clock pessimism              0.393    -0.398    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.134    -0.264    ticks_reg[1]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 ticks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0_1 rise@0.000ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.582    -0.398    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.234 f  ticks_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.059    ticks_reg[0]
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.045    -0.014 r  ticks[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.014    ticks[0]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.056 r  ticks_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.056    ticks_reg[0]_i_1_n_7
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/C
                         clock pessimism              0.393    -0.398    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.134    -0.264    ticks_reg[0]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 ticks_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            next_out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0_1 rise@0.000ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.209ns (43.154%)  route 0.275ns (56.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.581    -0.399    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.235 r  ticks_reg[6]/Q
                         net (fo=2, routed)           0.275     0.040    ticks_reg[6]
    SLICE_X5Y67          LUT4 (Prop_lut4_I3_O)        0.045     0.085 r  next_out_clk_i_1/O
                         net (fo=1, routed)           0.000     0.085    next_out_clk0
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
                         clock pessimism              0.407    -0.384    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.091    -0.293    next_out_clk_reg
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.378    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_16_clk_wiz_0_1
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y1    instance_name/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         62.500      61.251     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X5Y67      next_out_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y67      ticks_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y67      ticks_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y67      ticks_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y67      ticks_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y68      ticks_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y68      ticks_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y68      ticks_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y67      next_out_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y67      next_out_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y67      next_out_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y67      next_out_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y67      ticks_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0_1
  To Clock:  clk_200_clk_wiz_0_1

Setup :           70  Failing Endpoints,  Worst Slack       -4.661ns,  Total Violation     -191.011ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.661ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0_1 rise@5.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[0]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.581    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.057    trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          3.057    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.661    

Slack (VIOLATED) :        -4.661ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0_1 rise@5.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[15]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.581    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.057    trigger_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          3.057    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.661    

Slack (VIOLATED) :        -4.661ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0_1 rise@5.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[1]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.581    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.057    trigger_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          3.057    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.661    

Slack (VIOLATED) :        -4.661ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0_1 rise@5.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.581    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.057    trigger_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          3.057    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.661    

Slack (VIOLATED) :        -4.661ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0_1 rise@5.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[29]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.581    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.057    trigger_counter_reg[29]
  -------------------------------------------------------------------
                         required time                          3.057    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.661    

Slack (VIOLATED) :        -4.661ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0_1 rise@5.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[2]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.581    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.057    trigger_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          3.057    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.661    

Slack (VIOLATED) :        -4.661ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0_1 rise@5.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[30]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.581    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.057    trigger_counter_reg[30]
  -------------------------------------------------------------------
                         required time                          3.057    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.661    

Slack (VIOLATED) :        -4.661ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0_1 rise@5.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.581    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.057    trigger_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          3.057    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.661    

Slack (VIOLATED) :        -4.645ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0_1 rise@5.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 5.190ns (57.516%)  route 3.834ns (42.484%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.101 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.498     7.706    trigger_counter[0]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.495     3.101    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/C
                         clock pessimism              0.555     3.656    
                         clock uncertainty           -0.072     3.585    
    SLICE_X2Y65          FDRE (Setup_fdre_C_R)       -0.524     3.061    trigger_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          3.061    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                 -4.645    

Slack (VIOLATED) :        -4.645ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0_1 rise@5.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 5.190ns (57.516%)  route 3.834ns (42.484%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.101 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.498     7.706    trigger_counter[0]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.495     3.101    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[17]/C
                         clock pessimism              0.555     3.656    
                         clock uncertainty           -0.072     3.585    
    SLICE_X2Y65          FDRE (Setup_fdre_C_R)       -0.524     3.061    trigger_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          3.061    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                 -4.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 s1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X0Y65          FDRE                                         r  s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.254 r  s1_reg/Q
                         net (fo=7, routed)           0.185    -0.069    led_OBUF[0]
    SLICE_X0Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.024 r  s1_i_1/O
                         net (fo=1, routed)           0.000    -0.024    s1_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  s1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.853    -0.787    clk_200
    SLICE_X0Y65          FDRE                                         r  s1_reg/C
                         clock pessimism              0.392    -0.395    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.091    -0.304    s1_reg
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 s2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laser_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.680%)  route 0.233ns (62.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X0Y65          FDRE                                         r  s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.254 r  s2_reg/Q
                         net (fo=7, routed)           0.233    -0.021    led_OBUF[1]
    SLICE_X1Y67          FDRE                                         r  laser_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.789    clk_200
    SLICE_X1Y67          FDRE                                         r  laser_reg/C
                         clock pessimism              0.406    -0.383    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.078    -0.305    laser_reg
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 trigger_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.583    -0.397    clk_200
    SLICE_X2Y67          FDRE                                         r  trigger_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.233 r  trigger_counter_reg[27]/Q
                         net (fo=5, routed)           0.149    -0.084    trigger_counter_reg[27]
    SLICE_X2Y67          LUT4 (Prop_lut4_I2_O)        0.045    -0.039 r  trigger_counter[24]_i_2/O
                         net (fo=1, routed)           0.000    -0.039    trigger_counter[24]_i_2_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.025 r  trigger_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.025    trigger_counter_reg[24]_i_1_n_4
    SLICE_X2Y67          FDRE                                         r  trigger_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.789    clk_200
    SLICE_X2Y67          FDRE                                         r  trigger_counter_reg[27]/C
                         clock pessimism              0.392    -0.397    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.134    -0.263    trigger_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 s2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.505%)  route 0.197ns (51.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X0Y65          FDRE                                         r  s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.254 r  s2_reg/Q
                         net (fo=7, routed)           0.197    -0.057    led_OBUF[1]
    SLICE_X0Y65          LUT6 (Prop_lut6_I5_O)        0.045    -0.012 r  s2_i_1/O
                         net (fo=1, routed)           0.000    -0.012    s2_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  s2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.853    -0.787    clk_200
    SLICE_X0Y65          FDRE                                         r  s2_reg/C
                         clock pessimism              0.392    -0.395    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.092    -0.303    s2_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 trigger_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.273ns (61.141%)  route 0.174ns (38.859%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.231 r  trigger_counter_reg[19]/Q
                         net (fo=5, routed)           0.174    -0.058    trigger_counter_reg[19]
    SLICE_X2Y65          LUT4 (Prop_lut4_I2_O)        0.045    -0.013 r  trigger_counter[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.013    trigger_counter[16]_i_2_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.051 r  trigger_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.051    trigger_counter_reg[16]_i_1_n_4
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.853    -0.787    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[19]/C
                         clock pessimism              0.392    -0.395    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.134    -0.261    trigger_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 trigger_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.273ns (61.132%)  route 0.174ns (38.868%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.398    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  trigger_counter_reg[31]/Q
                         net (fo=5, routed)           0.174    -0.061    trigger_counter_reg[31]
    SLICE_X2Y68          LUT4 (Prop_lut4_I2_O)        0.045    -0.016 r  trigger_counter[28]_i_2/O
                         net (fo=1, routed)           0.000    -0.016    trigger_counter[28]_i_2_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.048 r  trigger_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.048    trigger_counter_reg[28]_i_1_n_4
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.790    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/C
                         clock pessimism              0.392    -0.398    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134    -0.264    trigger_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 trigger_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.273ns (61.132%)  route 0.174ns (38.868%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.396    clk_200
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.232 r  trigger_counter_reg[23]/Q
                         net (fo=5, routed)           0.174    -0.059    trigger_counter_reg[23]
    SLICE_X2Y66          LUT4 (Prop_lut4_I2_O)        0.045    -0.014 r  trigger_counter[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.014    trigger_counter[20]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.050 r  trigger_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.050    trigger_counter_reg[20]_i_1_n_4
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.788    clk_200
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[23]/C
                         clock pessimism              0.392    -0.396    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.134    -0.262    trigger_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 trigger_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.398    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  trigger_counter_reg[28]/Q
                         net (fo=5, routed)           0.175    -0.059    trigger_counter_reg[28]
    SLICE_X2Y68          LUT4 (Prop_lut4_I2_O)        0.045    -0.014 r  trigger_counter[28]_i_5/O
                         net (fo=1, routed)           0.000    -0.014    trigger_counter[28]_i_5_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.056 r  trigger_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.056    trigger_counter_reg[28]_i_1_n_7
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.790    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/C
                         clock pessimism              0.392    -0.398    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134    -0.264    trigger_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 trigger_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.396    clk_200
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.232 r  trigger_counter_reg[20]/Q
                         net (fo=5, routed)           0.175    -0.057    trigger_counter_reg[20]
    SLICE_X2Y66          LUT4 (Prop_lut4_I2_O)        0.045    -0.012 r  trigger_counter[20]_i_5/O
                         net (fo=1, routed)           0.000    -0.012    trigger_counter[20]_i_5_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.058 r  trigger_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.058    trigger_counter_reg[20]_i_1_n_7
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.788    clk_200
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[20]/C
                         clock pessimism              0.392    -0.396    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.134    -0.262    trigger_counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 trigger_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.279ns (59.815%)  route 0.187ns (40.185%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.231 r  trigger_counter_reg[16]/Q
                         net (fo=5, routed)           0.187    -0.044    trigger_counter_reg[16]
    SLICE_X2Y65          LUT4 (Prop_lut4_I2_O)        0.045     0.001 r  trigger_counter[16]_i_5/O
                         net (fo=1, routed)           0.000     0.001    trigger_counter[16]_i_5_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.071 r  trigger_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.071    trigger_counter_reg[16]_i_1_n_7
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.853    -0.787    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/C
                         clock pessimism              0.392    -0.395    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.134    -0.261    trigger_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y66      button_prev_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y67      clock_running_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y67      laser_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y66      out_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y66      reset_prev_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y65      s1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y65      s2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y66      s3_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y66      button_prev_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y66      button_prev_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y67      clock_running_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y67      clock_running_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y67      laser_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y67      laser_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y66      out_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y66      out_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y66      reset_prev_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y66      reset_prev_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y66      button_prev_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y66      button_prev_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y67      clock_running_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y67      clock_running_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y67      laser_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y67      laser_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y66      out_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y66      out_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y66      reset_prev_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y66      reset_prev_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0
  To Clock:  clk_16_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 clock_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            next_out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_16_clk_wiz_0 rise@62.500ns - clk_200_clk_wiz_0 rise@60.000ns)
  Data Path Delay:        1.919ns  (logic 0.580ns (30.220%)  route 1.339ns (69.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.322ns = ( 58.678 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     60.000    60.000 r  
    R2                                                0.000    60.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    60.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880    60.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    55.317 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    56.973    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    57.069 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.609    58.678    clk_200
    SLICE_X0Y67          FDRE                                         r  clock_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456    59.134 r  clock_running_reg/Q
                         net (fo=2, routed)           1.339    60.474    clock_running_reg_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.124    60.598 r  next_out_clk_i_1/O
                         net (fo=1, routed)           0.000    60.598    next_out_clk0
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
                         clock pessimism              0.379    60.978    
                         clock uncertainty           -0.230    60.747    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)        0.029    60.776    next_out_clk_reg
  -------------------------------------------------------------------
                         required time                         60.776    
                         arrival time                         -60.598    
  -------------------------------------------------------------------
                         slack                                  0.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 clock_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            next_out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.868%)  route 0.593ns (76.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.583    -0.397    clk_200
    SLICE_X0Y67          FDRE                                         r  clock_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.256 r  clock_running_reg/Q
                         net (fo=2, routed)           0.593     0.337    clock_running_reg_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.045     0.382 r  next_out_clk_i_1/O
                         net (fo=1, routed)           0.000     0.382    next_out_clk0
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
                         clock pessimism              0.706    -0.085    
                         clock uncertainty            0.230     0.146    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.091     0.237    next_out_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_16_clk_wiz_0_1
  To Clock:  clk_16_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       60.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.434ns  (required time - arrival time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0 rise@62.500ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.498ns (73.480%)  route 0.541ns (26.520%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 60.596 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.541    -0.264    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.393 r  ticks_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.393    ticks_reg[0]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.716 r  ticks_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.716    ticks_reg[4]_i_1_n_6
    SLICE_X6Y68          FDRE                                         r  ticks_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.490    60.596    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[5]/C
                         clock pessimism              0.555    61.151    
                         clock uncertainty           -0.110    61.041    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)        0.109    61.150    ticks_reg[5]
  -------------------------------------------------------------------
                         required time                         61.150    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                 60.434    

Slack (MET) :             60.518ns  (required time - arrival time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0 rise@62.500ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 1.414ns (72.340%)  route 0.541ns (27.660%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 60.596 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.541    -0.264    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.393 r  ticks_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.393    ticks_reg[0]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.632 r  ticks_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.632    ticks_reg[4]_i_1_n_5
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.490    60.596    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/C
                         clock pessimism              0.555    61.151    
                         clock uncertainty           -0.110    61.041    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)        0.109    61.150    ticks_reg[6]
  -------------------------------------------------------------------
                         required time                         61.150    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 60.518    

Slack (MET) :             60.538ns  (required time - arrival time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0 rise@62.500ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.394ns (72.054%)  route 0.541ns (27.946%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 60.596 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.541    -0.264    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.393 r  ticks_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.393    ticks_reg[0]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.612 r  ticks_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.612    ticks_reg[4]_i_1_n_7
    SLICE_X6Y68          FDRE                                         r  ticks_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.490    60.596    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[4]/C
                         clock pessimism              0.555    61.151    
                         clock uncertainty           -0.110    61.041    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)        0.109    61.150    ticks_reg[4]
  -------------------------------------------------------------------
                         required time                         61.150    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                 60.538    

Slack (MET) :             60.673ns  (required time - arrival time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0 rise@62.500ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 1.285ns (70.386%)  route 0.541ns (29.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.541    -0.264    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     0.503 r  ticks_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.503    ticks_reg[0]_i_1_n_4
    SLICE_X6Y67          FDRE                                         r  ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[3]/C
                         clock pessimism              0.579    61.177    
                         clock uncertainty           -0.110    61.067    
    SLICE_X6Y67          FDRE (Setup_fdre_C_D)        0.109    61.176    ticks_reg[3]
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                 60.673    

Slack (MET) :             60.738ns  (required time - arrival time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0 rise@62.500ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 1.220ns (69.293%)  route 0.541ns (30.707%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.541    -0.264    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     0.438 r  ticks_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.438    ticks_reg[0]_i_1_n_5
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/C
                         clock pessimism              0.579    61.177    
                         clock uncertainty           -0.110    61.067    
    SLICE_X6Y67          FDRE (Setup_fdre_C_D)        0.109    61.176    ticks_reg[2]
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                 60.738    

Slack (MET) :             60.896ns  (required time - arrival time)
  Source:                 ticks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0 rise@62.500ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 1.069ns (66.719%)  route 0.533ns (33.281%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 f  ticks_reg[0]/Q
                         net (fo=2, routed)           0.533    -0.271    ticks_reg[0]
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.124    -0.147 r  ticks[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.147    ticks[0]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     0.280 r  ticks_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.280    ticks_reg[0]_i_1_n_6
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
                         clock pessimism              0.579    61.177    
                         clock uncertainty           -0.110    61.067    
    SLICE_X6Y67          FDRE (Setup_fdre_C_D)        0.109    61.176    ticks_reg[1]
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                 60.896    

Slack (MET) :             60.931ns  (required time - arrival time)
  Source:                 ticks_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            next_out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0 rise@62.500ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.642ns (43.813%)  route 0.823ns (56.187%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.325ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.606    -1.325    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.518    -0.807 r  ticks_reg[6]/Q
                         net (fo=2, routed)           0.823     0.017    ticks_reg[6]
    SLICE_X5Y67          LUT4 (Prop_lut4_I3_O)        0.124     0.141 r  next_out_clk_i_1/O
                         net (fo=1, routed)           0.000     0.141    next_out_clk0
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
                         clock pessimism              0.555    61.153    
                         clock uncertainty           -0.110    61.043    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)        0.029    61.072    next_out_clk_reg
  -------------------------------------------------------------------
                         required time                         61.072    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                 60.931    

Slack (MET) :             61.071ns  (required time - arrival time)
  Source:                 ticks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0 rise@62.500ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.894ns (62.638%)  route 0.533ns (37.362%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 f  ticks_reg[0]/Q
                         net (fo=2, routed)           0.533    -0.271    ticks_reg[0]
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.124    -0.147 r  ticks[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.147    ticks[0]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     0.105 r  ticks_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.105    ticks_reg[0]_i_1_n_7
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/C
                         clock pessimism              0.579    61.177    
                         clock uncertainty           -0.110    61.067    
    SLICE_X6Y67          FDRE (Setup_fdre_C_D)        0.109    61.176    ticks_reg[0]
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                 61.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ticks_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0 rise@0.000ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.582    -0.398    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  ticks_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.120    ticks_reg[2]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.010 r  ticks_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.010    ticks_reg[0]_i_1_n_5
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/C
                         clock pessimism              0.393    -0.398    
                         clock uncertainty            0.110    -0.288    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.134    -0.154    ticks_reg[2]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ticks_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0 rise@0.000ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.581    -0.399    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.235 r  ticks_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.109    ticks_reg[6]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.001 r  ticks_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.001    ticks_reg[4]_i_1_n_5
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.792    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/C
                         clock pessimism              0.393    -0.399    
                         clock uncertainty            0.110    -0.289    
    SLICE_X6Y68          FDRE (Hold_fdre_C_D)         0.134    -0.155    ticks_reg[6]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ticks_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0 rise@0.000ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.582    -0.398    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  ticks_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.120    ticks_reg[2]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.026 r  ticks_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.026    ticks_reg[0]_i_1_n_4
    SLICE_X6Y67          FDRE                                         r  ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[3]/C
                         clock pessimism              0.393    -0.398    
                         clock uncertainty            0.110    -0.288    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.134    -0.154    ticks_reg[3]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ticks_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0 rise@0.000ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.581    -0.399    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.235 r  ticks_reg[4]/Q
                         net (fo=1, routed)           0.170    -0.065    ticks_reg[4]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.050 r  ticks_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.050    ticks_reg[4]_i_1_n_7
    SLICE_X6Y68          FDRE                                         r  ticks_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.792    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[4]/C
                         clock pessimism              0.393    -0.399    
                         clock uncertainty            0.110    -0.289    
    SLICE_X6Y68          FDRE (Hold_fdre_C_D)         0.134    -0.155    ticks_reg[4]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ticks_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0 rise@0.000ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.581    -0.399    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.235 r  ticks_reg[5]/Q
                         net (fo=1, routed)           0.175    -0.060    ticks_reg_n_0_[5]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.051 r  ticks_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.051    ticks_reg[4]_i_1_n_6
    SLICE_X6Y68          FDRE                                         r  ticks_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.792    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[5]/C
                         clock pessimism              0.393    -0.399    
                         clock uncertainty            0.110    -0.289    
    SLICE_X6Y68          FDRE (Hold_fdre_C_D)         0.134    -0.155    ticks_reg[5]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0 rise@0.000ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.582    -0.398    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.175    -0.059    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.052 r  ticks_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.052    ticks_reg[0]_i_1_n_6
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
                         clock pessimism              0.393    -0.398    
                         clock uncertainty            0.110    -0.288    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.134    -0.154    ticks_reg[1]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ticks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0 rise@0.000ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.582    -0.398    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.234 f  ticks_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.059    ticks_reg[0]
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.045    -0.014 r  ticks[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.014    ticks[0]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.056 r  ticks_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.056    ticks_reg[0]_i_1_n_7
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/C
                         clock pessimism              0.393    -0.398    
                         clock uncertainty            0.110    -0.288    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.134    -0.154    ticks_reg[0]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ticks_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            next_out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0 rise@0.000ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.209ns (43.154%)  route 0.275ns (56.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.581    -0.399    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.235 r  ticks_reg[6]/Q
                         net (fo=2, routed)           0.275     0.040    ticks_reg[6]
    SLICE_X5Y67          LUT4 (Prop_lut4_I3_O)        0.045     0.085 r  next_out_clk_i_1/O
                         net (fo=1, routed)           0.000     0.085    next_out_clk0
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
                         clock pessimism              0.407    -0.384    
                         clock uncertainty            0.110    -0.274    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.091    -0.183    next_out_clk_reg
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0_1
  To Clock:  clk_16_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 clock_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            next_out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_16_clk_wiz_0 rise@62.500ns - clk_200_clk_wiz_0_1 rise@60.000ns)
  Data Path Delay:        1.919ns  (logic 0.580ns (30.220%)  route 1.339ns (69.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.322ns = ( 58.678 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                     60.000    60.000 r  
    R2                                                0.000    60.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    60.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880    60.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    55.317 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    56.973    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    57.069 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.609    58.678    clk_200
    SLICE_X0Y67          FDRE                                         r  clock_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456    59.134 r  clock_running_reg/Q
                         net (fo=2, routed)           1.339    60.474    clock_running_reg_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.124    60.598 r  next_out_clk_i_1/O
                         net (fo=1, routed)           0.000    60.598    next_out_clk0
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
                         clock pessimism              0.379    60.978    
                         clock uncertainty           -0.230    60.747    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)        0.029    60.776    next_out_clk_reg
  -------------------------------------------------------------------
                         required time                         60.776    
                         arrival time                         -60.598    
  -------------------------------------------------------------------
                         slack                                  0.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 clock_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            next_out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.868%)  route 0.593ns (76.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.583    -0.397    clk_200
    SLICE_X0Y67          FDRE                                         r  clock_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.256 r  clock_running_reg/Q
                         net (fo=2, routed)           0.593     0.337    clock_running_reg_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.045     0.382 r  next_out_clk_i_1/O
                         net (fo=1, routed)           0.000     0.382    next_out_clk0
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
                         clock pessimism              0.706    -0.085    
                         clock uncertainty            0.230     0.146    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.091     0.237    next_out_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_16_clk_wiz_0
  To Clock:  clk_200_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.191ns,  Total Violation       -0.191ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.191ns  (required time - arrival time)
  Source:                 next_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_200_clk_wiz_0 rise@65.000ns - clk_16_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.162ns  (logic 0.456ns (21.091%)  route 1.706ns (78.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 63.100 - 65.000 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( 61.177 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880    63.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    64.613    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    57.817 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    59.473    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    59.569 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    61.177    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    61.633 r  next_out_clk_reg/Q
                         net (fo=1, routed)           1.706    63.339    next_out_clk
    SLICE_X1Y66          FDRE                                         r  out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                     65.000    65.000 r  
    R2                                                0.000    65.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    65.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    65.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    59.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    61.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.494    63.100    clk_200
    SLICE_X1Y66          FDRE                                         r  out_clk_reg/C
                         clock pessimism              0.379    63.480    
                         clock uncertainty           -0.230    63.249    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)       -0.101    63.148    out_clk_reg
  -------------------------------------------------------------------
                         required time                         63.148    
                         arrival time                         -63.339    
  -------------------------------------------------------------------
                         slack                                 -0.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 next_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.789%)  route 0.752ns (84.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.582    -0.398    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.257 r  next_out_clk_reg/Q
                         net (fo=1, routed)           0.752     0.495    next_out_clk
    SLICE_X1Y66          FDRE                                         r  out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.788    clk_200
    SLICE_X1Y66          FDRE                                         r  out_clk_reg/C
                         clock pessimism              0.706    -0.082    
                         clock uncertainty            0.230     0.149    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.060     0.209    out_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.286    





---------------------------------------------------------------------------------------------------
From Clock:  clk_16_clk_wiz_0_1
  To Clock:  clk_200_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.188ns,  Total Violation       -0.188ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.188ns  (required time - arrival time)
  Source:                 next_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_200_clk_wiz_0 rise@65.000ns - clk_16_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.162ns  (logic 0.456ns (21.091%)  route 1.706ns (78.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 63.100 - 65.000 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( 61.177 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880    63.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    64.613    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    57.817 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    59.473    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    59.569 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    61.177    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    61.633 r  next_out_clk_reg/Q
                         net (fo=1, routed)           1.706    63.339    next_out_clk
    SLICE_X1Y66          FDRE                                         r  out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                     65.000    65.000 r  
    R2                                                0.000    65.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    65.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    65.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    59.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    61.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.494    63.100    clk_200
    SLICE_X1Y66          FDRE                                         r  out_clk_reg/C
                         clock pessimism              0.379    63.480    
                         clock uncertainty           -0.227    63.253    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)       -0.101    63.152    out_clk_reg
  -------------------------------------------------------------------
                         required time                         63.152    
                         arrival time                         -63.339    
  -------------------------------------------------------------------
                         slack                                 -0.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 next_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.789%)  route 0.752ns (84.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.582    -0.398    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.257 r  next_out_clk_reg/Q
                         net (fo=1, routed)           0.752     0.495    next_out_clk
    SLICE_X1Y66          FDRE                                         r  out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.788    clk_200
    SLICE_X1Y66          FDRE                                         r  out_clk_reg/C
                         clock pessimism              0.706    -0.082    
                         clock uncertainty            0.227     0.146    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.060     0.206    out_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.289    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0_1
  To Clock:  clk_200_clk_wiz_0

Setup :           70  Failing Endpoints,  Worst Slack       -4.662ns,  Total Violation     -191.065ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[0]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[15]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[1]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[29]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[29]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[2]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[30]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[30]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.646ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 5.190ns (57.516%)  route 3.834ns (42.484%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.101 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.498     7.706    trigger_counter[0]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.495     3.101    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/C
                         clock pessimism              0.555     3.656    
                         clock uncertainty           -0.072     3.584    
    SLICE_X2Y65          FDRE (Setup_fdre_C_R)       -0.524     3.060    trigger_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                 -4.646    

Slack (VIOLATED) :        -4.646ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 5.190ns (57.516%)  route 3.834ns (42.484%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.101 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.498     7.706    trigger_counter[0]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.495     3.101    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[17]/C
                         clock pessimism              0.555     3.656    
                         clock uncertainty           -0.072     3.584    
    SLICE_X2Y65          FDRE (Setup_fdre_C_R)       -0.524     3.060    trigger_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                 -4.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 s1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X0Y65          FDRE                                         r  s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.254 r  s1_reg/Q
                         net (fo=7, routed)           0.185    -0.069    led_OBUF[0]
    SLICE_X0Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.024 r  s1_i_1/O
                         net (fo=1, routed)           0.000    -0.024    s1_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  s1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.853    -0.787    clk_200
    SLICE_X0Y65          FDRE                                         r  s1_reg/C
                         clock pessimism              0.392    -0.395    
                         clock uncertainty            0.072    -0.323    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.091    -0.232    s1_reg
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 s2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laser_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.680%)  route 0.233ns (62.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X0Y65          FDRE                                         r  s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.254 r  s2_reg/Q
                         net (fo=7, routed)           0.233    -0.021    led_OBUF[1]
    SLICE_X1Y67          FDRE                                         r  laser_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.789    clk_200
    SLICE_X1Y67          FDRE                                         r  laser_reg/C
                         clock pessimism              0.406    -0.383    
                         clock uncertainty            0.072    -0.311    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.078    -0.233    laser_reg
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 trigger_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.583    -0.397    clk_200
    SLICE_X2Y67          FDRE                                         r  trigger_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.233 r  trigger_counter_reg[27]/Q
                         net (fo=5, routed)           0.149    -0.084    trigger_counter_reg[27]
    SLICE_X2Y67          LUT4 (Prop_lut4_I2_O)        0.045    -0.039 r  trigger_counter[24]_i_2/O
                         net (fo=1, routed)           0.000    -0.039    trigger_counter[24]_i_2_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.025 r  trigger_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.025    trigger_counter_reg[24]_i_1_n_4
    SLICE_X2Y67          FDRE                                         r  trigger_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.789    clk_200
    SLICE_X2Y67          FDRE                                         r  trigger_counter_reg[27]/C
                         clock pessimism              0.392    -0.397    
                         clock uncertainty            0.072    -0.325    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.134    -0.191    trigger_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 s2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.505%)  route 0.197ns (51.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X0Y65          FDRE                                         r  s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.254 r  s2_reg/Q
                         net (fo=7, routed)           0.197    -0.057    led_OBUF[1]
    SLICE_X0Y65          LUT6 (Prop_lut6_I5_O)        0.045    -0.012 r  s2_i_1/O
                         net (fo=1, routed)           0.000    -0.012    s2_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  s2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.853    -0.787    clk_200
    SLICE_X0Y65          FDRE                                         r  s2_reg/C
                         clock pessimism              0.392    -0.395    
                         clock uncertainty            0.072    -0.323    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.092    -0.231    s2_reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 trigger_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.273ns (61.141%)  route 0.174ns (38.859%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.231 r  trigger_counter_reg[19]/Q
                         net (fo=5, routed)           0.174    -0.058    trigger_counter_reg[19]
    SLICE_X2Y65          LUT4 (Prop_lut4_I2_O)        0.045    -0.013 r  trigger_counter[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.013    trigger_counter[16]_i_2_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.051 r  trigger_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.051    trigger_counter_reg[16]_i_1_n_4
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.853    -0.787    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[19]/C
                         clock pessimism              0.392    -0.395    
                         clock uncertainty            0.072    -0.323    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.134    -0.189    trigger_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 trigger_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.273ns (61.132%)  route 0.174ns (38.868%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.398    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  trigger_counter_reg[31]/Q
                         net (fo=5, routed)           0.174    -0.061    trigger_counter_reg[31]
    SLICE_X2Y68          LUT4 (Prop_lut4_I2_O)        0.045    -0.016 r  trigger_counter[28]_i_2/O
                         net (fo=1, routed)           0.000    -0.016    trigger_counter[28]_i_2_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.048 r  trigger_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.048    trigger_counter_reg[28]_i_1_n_4
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.790    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/C
                         clock pessimism              0.392    -0.398    
                         clock uncertainty            0.072    -0.326    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134    -0.192    trigger_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 trigger_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.273ns (61.132%)  route 0.174ns (38.868%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.396    clk_200
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.232 r  trigger_counter_reg[23]/Q
                         net (fo=5, routed)           0.174    -0.059    trigger_counter_reg[23]
    SLICE_X2Y66          LUT4 (Prop_lut4_I2_O)        0.045    -0.014 r  trigger_counter[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.014    trigger_counter[20]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.050 r  trigger_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.050    trigger_counter_reg[20]_i_1_n_4
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.788    clk_200
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[23]/C
                         clock pessimism              0.392    -0.396    
                         clock uncertainty            0.072    -0.324    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.134    -0.190    trigger_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 trigger_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.398    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  trigger_counter_reg[28]/Q
                         net (fo=5, routed)           0.175    -0.059    trigger_counter_reg[28]
    SLICE_X2Y68          LUT4 (Prop_lut4_I2_O)        0.045    -0.014 r  trigger_counter[28]_i_5/O
                         net (fo=1, routed)           0.000    -0.014    trigger_counter[28]_i_5_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.056 r  trigger_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.056    trigger_counter_reg[28]_i_1_n_7
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.790    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/C
                         clock pessimism              0.392    -0.398    
                         clock uncertainty            0.072    -0.326    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134    -0.192    trigger_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 trigger_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.396    clk_200
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.232 r  trigger_counter_reg[20]/Q
                         net (fo=5, routed)           0.175    -0.057    trigger_counter_reg[20]
    SLICE_X2Y66          LUT4 (Prop_lut4_I2_O)        0.045    -0.012 r  trigger_counter[20]_i_5/O
                         net (fo=1, routed)           0.000    -0.012    trigger_counter[20]_i_5_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.058 r  trigger_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.058    trigger_counter_reg[20]_i_1_n_7
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.788    clk_200
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[20]/C
                         clock pessimism              0.392    -0.396    
                         clock uncertainty            0.072    -0.324    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.134    -0.190    trigger_counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 trigger_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.279ns (59.815%)  route 0.187ns (40.185%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.231 r  trigger_counter_reg[16]/Q
                         net (fo=5, routed)           0.187    -0.044    trigger_counter_reg[16]
    SLICE_X2Y65          LUT4 (Prop_lut4_I2_O)        0.045     0.001 r  trigger_counter[16]_i_5/O
                         net (fo=1, routed)           0.000     0.001    trigger_counter[16]_i_5_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.071 r  trigger_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.071    trigger_counter_reg[16]_i_1_n_7
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.853    -0.787    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/C
                         clock pessimism              0.392    -0.395    
                         clock uncertainty            0.072    -0.323    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.134    -0.189    trigger_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
From Clock:  clk_16_clk_wiz_0
  To Clock:  clk_16_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       60.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.434ns  (required time - arrival time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0_1 rise@62.500ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.498ns (73.480%)  route 0.541ns (26.520%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 60.596 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.541    -0.264    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.393 r  ticks_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.393    ticks_reg[0]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.716 r  ticks_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.716    ticks_reg[4]_i_1_n_6
    SLICE_X6Y68          FDRE                                         r  ticks_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.490    60.596    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[5]/C
                         clock pessimism              0.555    61.151    
                         clock uncertainty           -0.110    61.041    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)        0.109    61.150    ticks_reg[5]
  -------------------------------------------------------------------
                         required time                         61.150    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                 60.434    

Slack (MET) :             60.518ns  (required time - arrival time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0_1 rise@62.500ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 1.414ns (72.340%)  route 0.541ns (27.660%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 60.596 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.541    -0.264    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.393 r  ticks_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.393    ticks_reg[0]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.632 r  ticks_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.632    ticks_reg[4]_i_1_n_5
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.490    60.596    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/C
                         clock pessimism              0.555    61.151    
                         clock uncertainty           -0.110    61.041    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)        0.109    61.150    ticks_reg[6]
  -------------------------------------------------------------------
                         required time                         61.150    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 60.518    

Slack (MET) :             60.538ns  (required time - arrival time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0_1 rise@62.500ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.394ns (72.054%)  route 0.541ns (27.946%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 60.596 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.541    -0.264    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.393 r  ticks_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.393    ticks_reg[0]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.612 r  ticks_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.612    ticks_reg[4]_i_1_n_7
    SLICE_X6Y68          FDRE                                         r  ticks_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.490    60.596    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[4]/C
                         clock pessimism              0.555    61.151    
                         clock uncertainty           -0.110    61.041    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)        0.109    61.150    ticks_reg[4]
  -------------------------------------------------------------------
                         required time                         61.150    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                 60.538    

Slack (MET) :             60.673ns  (required time - arrival time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0_1 rise@62.500ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 1.285ns (70.386%)  route 0.541ns (29.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.541    -0.264    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     0.503 r  ticks_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.503    ticks_reg[0]_i_1_n_4
    SLICE_X6Y67          FDRE                                         r  ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[3]/C
                         clock pessimism              0.579    61.177    
                         clock uncertainty           -0.110    61.067    
    SLICE_X6Y67          FDRE (Setup_fdre_C_D)        0.109    61.176    ticks_reg[3]
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                 60.673    

Slack (MET) :             60.738ns  (required time - arrival time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0_1 rise@62.500ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 1.220ns (69.293%)  route 0.541ns (30.707%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.541    -0.264    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     0.438 r  ticks_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.438    ticks_reg[0]_i_1_n_5
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/C
                         clock pessimism              0.579    61.177    
                         clock uncertainty           -0.110    61.067    
    SLICE_X6Y67          FDRE (Setup_fdre_C_D)        0.109    61.176    ticks_reg[2]
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                 60.738    

Slack (MET) :             60.896ns  (required time - arrival time)
  Source:                 ticks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0_1 rise@62.500ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 1.069ns (66.719%)  route 0.533ns (33.281%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 f  ticks_reg[0]/Q
                         net (fo=2, routed)           0.533    -0.271    ticks_reg[0]
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.124    -0.147 r  ticks[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.147    ticks[0]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     0.280 r  ticks_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.280    ticks_reg[0]_i_1_n_6
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
                         clock pessimism              0.579    61.177    
                         clock uncertainty           -0.110    61.067    
    SLICE_X6Y67          FDRE (Setup_fdre_C_D)        0.109    61.176    ticks_reg[1]
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                 60.896    

Slack (MET) :             60.931ns  (required time - arrival time)
  Source:                 ticks_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            next_out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0_1 rise@62.500ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.642ns (43.813%)  route 0.823ns (56.187%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.325ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.606    -1.325    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.518    -0.807 r  ticks_reg[6]/Q
                         net (fo=2, routed)           0.823     0.017    ticks_reg[6]
    SLICE_X5Y67          LUT4 (Prop_lut4_I3_O)        0.124     0.141 r  next_out_clk_i_1/O
                         net (fo=1, routed)           0.000     0.141    next_out_clk0
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
                         clock pessimism              0.555    61.153    
                         clock uncertainty           -0.110    61.043    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)        0.029    61.072    next_out_clk_reg
  -------------------------------------------------------------------
                         required time                         61.072    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                 60.931    

Slack (MET) :             61.071ns  (required time - arrival time)
  Source:                 ticks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_16_clk_wiz_0_1 rise@62.500ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.894ns (62.638%)  route 0.533ns (37.362%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    -1.323    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.805 f  ticks_reg[0]/Q
                         net (fo=2, routed)           0.533    -0.271    ticks_reg[0]
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.124    -0.147 r  ticks[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.147    ticks[0]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     0.105 r  ticks_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.105    ticks_reg[0]_i_1_n_7
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/C
                         clock pessimism              0.579    61.177    
                         clock uncertainty           -0.110    61.067    
    SLICE_X6Y67          FDRE (Setup_fdre_C_D)        0.109    61.176    ticks_reg[0]
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                 61.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ticks_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0_1 rise@0.000ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.582    -0.398    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  ticks_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.120    ticks_reg[2]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.010 r  ticks_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.010    ticks_reg[0]_i_1_n_5
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/C
                         clock pessimism              0.393    -0.398    
                         clock uncertainty            0.110    -0.288    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.134    -0.154    ticks_reg[2]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ticks_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0_1 rise@0.000ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.581    -0.399    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.235 r  ticks_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.109    ticks_reg[6]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.001 r  ticks_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.001    ticks_reg[4]_i_1_n_5
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.792    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/C
                         clock pessimism              0.393    -0.399    
                         clock uncertainty            0.110    -0.289    
    SLICE_X6Y68          FDRE (Hold_fdre_C_D)         0.134    -0.155    ticks_reg[6]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ticks_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0_1 rise@0.000ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.582    -0.398    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  ticks_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.120    ticks_reg[2]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.026 r  ticks_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.026    ticks_reg[0]_i_1_n_4
    SLICE_X6Y67          FDRE                                         r  ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[3]/C
                         clock pessimism              0.393    -0.398    
                         clock uncertainty            0.110    -0.288    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.134    -0.154    ticks_reg[3]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ticks_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0_1 rise@0.000ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.581    -0.399    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.235 r  ticks_reg[4]/Q
                         net (fo=1, routed)           0.170    -0.065    ticks_reg[4]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.050 r  ticks_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.050    ticks_reg[4]_i_1_n_7
    SLICE_X6Y68          FDRE                                         r  ticks_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.792    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[4]/C
                         clock pessimism              0.393    -0.399    
                         clock uncertainty            0.110    -0.289    
    SLICE_X6Y68          FDRE (Hold_fdre_C_D)         0.134    -0.155    ticks_reg[4]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ticks_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0_1 rise@0.000ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.581    -0.399    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.235 r  ticks_reg[5]/Q
                         net (fo=1, routed)           0.175    -0.060    ticks_reg_n_0_[5]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.051 r  ticks_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.051    ticks_reg[4]_i_1_n_6
    SLICE_X6Y68          FDRE                                         r  ticks_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.792    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[5]/C
                         clock pessimism              0.393    -0.399    
                         clock uncertainty            0.110    -0.289    
    SLICE_X6Y68          FDRE (Hold_fdre_C_D)         0.134    -0.155    ticks_reg[5]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0_1 rise@0.000ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.582    -0.398    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  ticks_reg[1]/Q
                         net (fo=1, routed)           0.175    -0.059    ticks_reg_n_0_[1]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.052 r  ticks_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.052    ticks_reg[0]_i_1_n_6
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[1]/C
                         clock pessimism              0.393    -0.398    
                         clock uncertainty            0.110    -0.288    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.134    -0.154    ticks_reg[1]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ticks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ticks_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0_1 rise@0.000ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.582    -0.398    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.234 f  ticks_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.059    ticks_reg[0]
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.045    -0.014 r  ticks[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.014    ticks[0]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.056 r  ticks_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.056    ticks_reg[0]_i_1_n_7
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X6Y67          FDRE                                         r  ticks_reg[0]/C
                         clock pessimism              0.393    -0.398    
                         clock uncertainty            0.110    -0.288    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.134    -0.154    ticks_reg[0]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ticks_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            next_out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0_1 rise@0.000ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.209ns (43.154%)  route 0.275ns (56.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.581    -0.399    clk_16
    SLICE_X6Y68          FDRE                                         r  ticks_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.235 r  ticks_reg[6]/Q
                         net (fo=2, routed)           0.275     0.040    ticks_reg[6]
    SLICE_X5Y67          LUT4 (Prop_lut4_I3_O)        0.045     0.085 r  next_out_clk_i_1/O
                         net (fo=1, routed)           0.000     0.085    next_out_clk0
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
                         clock pessimism              0.407    -0.384    
                         clock uncertainty            0.110    -0.274    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.091    -0.183    next_out_clk_reg
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0
  To Clock:  clk_16_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 clock_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            next_out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_16_clk_wiz_0_1 rise@62.500ns - clk_200_clk_wiz_0 rise@60.000ns)
  Data Path Delay:        1.919ns  (logic 0.580ns (30.220%)  route 1.339ns (69.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.322ns = ( 58.678 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     60.000    60.000 r  
    R2                                                0.000    60.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    60.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880    60.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    55.317 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    56.973    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    57.069 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.609    58.678    clk_200
    SLICE_X0Y67          FDRE                                         r  clock_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456    59.134 r  clock_running_reg/Q
                         net (fo=2, routed)           1.339    60.474    clock_running_reg_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.124    60.598 r  next_out_clk_i_1/O
                         net (fo=1, routed)           0.000    60.598    next_out_clk0
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
                         clock pessimism              0.379    60.978    
                         clock uncertainty           -0.227    60.751    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)        0.029    60.780    next_out_clk_reg
  -------------------------------------------------------------------
                         required time                         60.780    
                         arrival time                         -60.598    
  -------------------------------------------------------------------
                         slack                                  0.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 clock_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            next_out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.868%)  route 0.593ns (76.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.583    -0.397    clk_200
    SLICE_X0Y67          FDRE                                         r  clock_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.256 r  clock_running_reg/Q
                         net (fo=2, routed)           0.593     0.337    clock_running_reg_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.045     0.382 r  next_out_clk_i_1/O
                         net (fo=1, routed)           0.000     0.382    next_out_clk0
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
                         clock pessimism              0.706    -0.085    
                         clock uncertainty            0.227     0.143    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.091     0.234    next_out_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.234    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0_1
  To Clock:  clk_16_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 clock_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            next_out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_16_clk_wiz_0_1 rise@62.500ns - clk_200_clk_wiz_0_1 rise@60.000ns)
  Data Path Delay:        1.919ns  (logic 0.580ns (30.220%)  route 1.339ns (69.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 60.598 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.322ns = ( 58.678 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                     60.000    60.000 r  
    R2                                                0.000    60.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    60.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880    60.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    55.317 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    56.973    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    57.069 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.609    58.678    clk_200
    SLICE_X0Y67          FDRE                                         r  clock_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456    59.134 r  clock_running_reg/Q
                         net (fo=2, routed)           1.339    60.474    clock_running_reg_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.124    60.598 r  next_out_clk_i_1/O
                         net (fo=1, routed)           0.000    60.598    next_out_clk0
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    63.339 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.501    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.063    57.438 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.578    59.016    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.107 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.492    60.598    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
                         clock pessimism              0.379    60.978    
                         clock uncertainty           -0.227    60.751    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)        0.029    60.780    next_out_clk_reg
  -------------------------------------------------------------------
                         required time                         60.780    
                         arrival time                         -60.598    
  -------------------------------------------------------------------
                         slack                                  0.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 clock_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            next_out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_16_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_16_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.868%)  route 0.593ns (76.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.583    -0.397    clk_200
    SLICE_X0Y67          FDRE                                         r  clock_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.256 r  clock_running_reg/Q
                         net (fo=2, routed)           0.593     0.337    clock_running_reg_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.045     0.382 r  next_out_clk_i_1/O
                         net (fo=1, routed)           0.000     0.382    next_out_clk0
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.849    -0.791    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
                         clock pessimism              0.706    -0.085    
                         clock uncertainty            0.227     0.143    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.091     0.234    next_out_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.234    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  clk_16_clk_wiz_0
  To Clock:  clk_200_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.191ns,  Total Violation       -0.191ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.191ns  (required time - arrival time)
  Source:                 next_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_200_clk_wiz_0_1 rise@65.000ns - clk_16_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.162ns  (logic 0.456ns (21.091%)  route 1.706ns (78.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 63.100 - 65.000 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( 61.177 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880    63.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    64.613    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    57.817 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    59.473    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    59.569 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    61.177    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    61.633 r  next_out_clk_reg/Q
                         net (fo=1, routed)           1.706    63.339    next_out_clk
    SLICE_X1Y66          FDRE                                         r  out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                     65.000    65.000 r  
    R2                                                0.000    65.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    65.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    65.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    59.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    61.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.494    63.100    clk_200
    SLICE_X1Y66          FDRE                                         r  out_clk_reg/C
                         clock pessimism              0.379    63.480    
                         clock uncertainty           -0.230    63.249    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)       -0.101    63.148    out_clk_reg
  -------------------------------------------------------------------
                         required time                         63.148    
                         arrival time                         -63.339    
  -------------------------------------------------------------------
                         slack                                 -0.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 next_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_16_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.789%)  route 0.752ns (84.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.582    -0.398    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.257 r  next_out_clk_reg/Q
                         net (fo=1, routed)           0.752     0.495    next_out_clk
    SLICE_X1Y66          FDRE                                         r  out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.788    clk_200
    SLICE_X1Y66          FDRE                                         r  out_clk_reg/C
                         clock pessimism              0.706    -0.082    
                         clock uncertainty            0.230     0.149    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.060     0.209    out_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.286    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0
  To Clock:  clk_200_clk_wiz_0_1

Setup :           70  Failing Endpoints,  Worst Slack       -4.662ns,  Total Violation     -191.065ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0_1 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[0]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0_1 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[15]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0_1 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[1]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0_1 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0_1 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[29]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[29]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0_1 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[2]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0_1 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[30]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[30]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0_1 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 5.190ns (57.442%)  route 3.845ns (42.558%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.097 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     7.718    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491     3.097    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/C
                         clock pessimism              0.555     3.652    
                         clock uncertainty           -0.072     3.580    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524     3.056    trigger_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.646ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0_1 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 5.190ns (57.516%)  route 3.834ns (42.484%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.101 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.498     7.706    trigger_counter[0]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.495     3.101    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/C
                         clock pessimism              0.555     3.656    
                         clock uncertainty           -0.072     3.584    
    SLICE_X2Y65          FDRE (Setup_fdre_C_R)       -0.524     3.060    trigger_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                 -4.646    

Slack (VIOLATED) :        -4.646ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0_1 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 5.190ns (57.516%)  route 3.834ns (42.484%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.101 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.613    -1.318    clk_200
    SLICE_X3Y63          FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.862 r  shift_reg[1]/Q
                         net (fo=34, routed)          0.524    -0.337    shift_reg_n_0_[1]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     0.361 r  laser_reg_i_72/CO[2]
                         net (fo=10, routed)          0.496     0.857    laser_reg_i_72_n_1
    SLICE_X5Y63          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     1.635 r  laser_reg_i_71/CO[2]
                         net (fo=6, routed)           0.367     2.002    laser_reg_i_71_n_1
    SLICE_X5Y64          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     2.783 f  laser_reg_i_54/CO[2]
                         net (fo=19, routed)          0.692     3.474    laser_reg_i_54_n_1
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.313     3.787 r  laser_i_44/O
                         net (fo=1, routed)           0.000     3.787    laser_i_44_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.319 r  laser_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.319    laser_reg_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.433 r  laser_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.433    laser_reg_i_20_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.547 r  laser_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.547    laser_reg_i_15_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.769 r  laser_reg_i_13/O[0]
                         net (fo=1, routed)           0.799     5.568    laser_reg_i_13_n_7
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.299     5.867 r  laser_i_6/O
                         net (fo=1, routed)           0.000     5.867    laser_i_6_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.437 r  laser_reg_i_3/CO[2]
                         net (fo=4, routed)           0.457     6.895    trigger_counter0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.313     7.208 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.498     7.706    trigger_counter[0]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     5.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -0.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     1.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.495     3.101    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[17]/C
                         clock pessimism              0.555     3.656    
                         clock uncertainty           -0.072     3.584    
    SLICE_X2Y65          FDRE (Setup_fdre_C_R)       -0.524     3.060    trigger_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                 -4.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 s1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X0Y65          FDRE                                         r  s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.254 r  s1_reg/Q
                         net (fo=7, routed)           0.185    -0.069    led_OBUF[0]
    SLICE_X0Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.024 r  s1_i_1/O
                         net (fo=1, routed)           0.000    -0.024    s1_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  s1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.853    -0.787    clk_200
    SLICE_X0Y65          FDRE                                         r  s1_reg/C
                         clock pessimism              0.392    -0.395    
                         clock uncertainty            0.072    -0.323    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.091    -0.232    s1_reg
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 s2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laser_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.680%)  route 0.233ns (62.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X0Y65          FDRE                                         r  s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.254 r  s2_reg/Q
                         net (fo=7, routed)           0.233    -0.021    led_OBUF[1]
    SLICE_X1Y67          FDRE                                         r  laser_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.789    clk_200
    SLICE_X1Y67          FDRE                                         r  laser_reg/C
                         clock pessimism              0.406    -0.383    
                         clock uncertainty            0.072    -0.311    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.078    -0.233    laser_reg
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 trigger_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.583    -0.397    clk_200
    SLICE_X2Y67          FDRE                                         r  trigger_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.233 r  trigger_counter_reg[27]/Q
                         net (fo=5, routed)           0.149    -0.084    trigger_counter_reg[27]
    SLICE_X2Y67          LUT4 (Prop_lut4_I2_O)        0.045    -0.039 r  trigger_counter[24]_i_2/O
                         net (fo=1, routed)           0.000    -0.039    trigger_counter[24]_i_2_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.025 r  trigger_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.025    trigger_counter_reg[24]_i_1_n_4
    SLICE_X2Y67          FDRE                                         r  trigger_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.789    clk_200
    SLICE_X2Y67          FDRE                                         r  trigger_counter_reg[27]/C
                         clock pessimism              0.392    -0.397    
                         clock uncertainty            0.072    -0.325    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.134    -0.191    trigger_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 s2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.505%)  route 0.197ns (51.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X0Y65          FDRE                                         r  s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.254 r  s2_reg/Q
                         net (fo=7, routed)           0.197    -0.057    led_OBUF[1]
    SLICE_X0Y65          LUT6 (Prop_lut6_I5_O)        0.045    -0.012 r  s2_i_1/O
                         net (fo=1, routed)           0.000    -0.012    s2_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  s2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.853    -0.787    clk_200
    SLICE_X0Y65          FDRE                                         r  s2_reg/C
                         clock pessimism              0.392    -0.395    
                         clock uncertainty            0.072    -0.323    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.092    -0.231    s2_reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 trigger_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.273ns (61.141%)  route 0.174ns (38.859%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.231 r  trigger_counter_reg[19]/Q
                         net (fo=5, routed)           0.174    -0.058    trigger_counter_reg[19]
    SLICE_X2Y65          LUT4 (Prop_lut4_I2_O)        0.045    -0.013 r  trigger_counter[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.013    trigger_counter[16]_i_2_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.051 r  trigger_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.051    trigger_counter_reg[16]_i_1_n_4
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.853    -0.787    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[19]/C
                         clock pessimism              0.392    -0.395    
                         clock uncertainty            0.072    -0.323    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.134    -0.189    trigger_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 trigger_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.273ns (61.132%)  route 0.174ns (38.868%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.398    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  trigger_counter_reg[31]/Q
                         net (fo=5, routed)           0.174    -0.061    trigger_counter_reg[31]
    SLICE_X2Y68          LUT4 (Prop_lut4_I2_O)        0.045    -0.016 r  trigger_counter[28]_i_2/O
                         net (fo=1, routed)           0.000    -0.016    trigger_counter[28]_i_2_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.048 r  trigger_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.048    trigger_counter_reg[28]_i_1_n_4
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.790    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/C
                         clock pessimism              0.392    -0.398    
                         clock uncertainty            0.072    -0.326    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134    -0.192    trigger_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 trigger_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.273ns (61.132%)  route 0.174ns (38.868%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.396    clk_200
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.232 r  trigger_counter_reg[23]/Q
                         net (fo=5, routed)           0.174    -0.059    trigger_counter_reg[23]
    SLICE_X2Y66          LUT4 (Prop_lut4_I2_O)        0.045    -0.014 r  trigger_counter[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.014    trigger_counter[20]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.050 r  trigger_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.050    trigger_counter_reg[20]_i_1_n_4
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.788    clk_200
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[23]/C
                         clock pessimism              0.392    -0.396    
                         clock uncertainty            0.072    -0.324    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.134    -0.190    trigger_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 trigger_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.582    -0.398    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  trigger_counter_reg[28]/Q
                         net (fo=5, routed)           0.175    -0.059    trigger_counter_reg[28]
    SLICE_X2Y68          LUT4 (Prop_lut4_I2_O)        0.045    -0.014 r  trigger_counter[28]_i_5/O
                         net (fo=1, routed)           0.000    -0.014    trigger_counter[28]_i_5_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.056 r  trigger_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.056    trigger_counter_reg[28]_i_1_n_7
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.790    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/C
                         clock pessimism              0.392    -0.398    
                         clock uncertainty            0.072    -0.326    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134    -0.192    trigger_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 trigger_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.396    clk_200
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.232 r  trigger_counter_reg[20]/Q
                         net (fo=5, routed)           0.175    -0.057    trigger_counter_reg[20]
    SLICE_X2Y66          LUT4 (Prop_lut4_I2_O)        0.045    -0.012 r  trigger_counter[20]_i_5/O
                         net (fo=1, routed)           0.000    -0.012    trigger_counter[20]_i_5_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.058 r  trigger_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.058    trigger_counter_reg[20]_i_1_n_7
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.788    clk_200
    SLICE_X2Y66          FDRE                                         r  trigger_counter_reg[20]/C
                         clock pessimism              0.392    -0.396    
                         clock uncertainty            0.072    -0.324    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.134    -0.190    trigger_counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 trigger_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trigger_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.279ns (59.815%)  route 0.187ns (40.185%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.231 r  trigger_counter_reg[16]/Q
                         net (fo=5, routed)           0.187    -0.044    trigger_counter_reg[16]
    SLICE_X2Y65          LUT4 (Prop_lut4_I2_O)        0.045     0.001 r  trigger_counter[16]_i_5/O
                         net (fo=1, routed)           0.000     0.001    trigger_counter[16]_i_5_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.071 r  trigger_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.071    trigger_counter_reg[16]_i_1_n_7
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.853    -0.787    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/C
                         clock pessimism              0.392    -0.395    
                         clock uncertainty            0.072    -0.323    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.134    -0.189    trigger_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
From Clock:  clk_16_clk_wiz_0_1
  To Clock:  clk_200_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.188ns,  Total Violation       -0.188ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.188ns  (required time - arrival time)
  Source:                 next_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_200_clk_wiz_0_1 rise@65.000ns - clk_16_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.162ns  (logic 0.456ns (21.091%)  route 1.706ns (78.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 63.100 - 65.000 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( 61.177 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    R2                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880    63.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    64.613    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    57.817 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.656    59.473    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    59.569 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           1.608    61.177    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    61.633 r  next_out_clk_reg/Q
                         net (fo=1, routed)           1.706    63.339    next_out_clk
    SLICE_X1Y66          FDRE                                         r  out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                     65.000    65.000 r  
    R2                                                0.000    65.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    65.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839    65.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    59.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    61.516    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.607 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.494    63.100    clk_200
    SLICE_X1Y66          FDRE                                         r  out_clk_reg/C
                         clock pessimism              0.379    63.480    
                         clock uncertainty           -0.227    63.253    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)       -0.101    63.152    out_clk_reg
  -------------------------------------------------------------------
                         required time                         63.152    
                         arrival time                         -63.339    
  -------------------------------------------------------------------
                         slack                                 -0.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 next_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_16_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0_1 rise@0.000ns - clk_16_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.789%)  route 0.752ns (84.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_16_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_16_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout4_buf/O
                         net (fo=8, routed)           0.582    -0.398    clk_16
    SLICE_X5Y67          FDRE                                         r  next_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.257 r  next_out_clk_reg/Q
                         net (fo=1, routed)           0.752     0.495    next_out_clk
    SLICE_X1Y66          FDRE                                         r  out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.788    clk_200
    SLICE_X1Y66          FDRE                                         r  out_clk_reg/C
                         clock pessimism              0.706    -0.082    
                         clock uncertainty            0.227     0.146    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.060     0.206    out_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.289    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_200_clk_wiz_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.618ns  (logic 4.105ns (62.023%)  route 2.513ns (37.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.609    -1.322    clk_200
    SLICE_X1Y67          FDRE                                         r  laser_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.419    -0.903 r  laser_reg/Q
                         net (fo=1, routed)           2.513     1.611    ja_OBUF[0]
    L17                  OBUF (Prop_obuf_I_O)         3.686     5.296 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.296    ja[0]
    L17                                                               r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ja[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.592ns  (logic 3.964ns (60.130%)  route 2.628ns (39.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.610    -1.321    clk_200
    SLICE_X1Y66          FDRE                                         r  out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456    -0.865 r  out_clk_reg/Q
                         net (fo=1, routed)           2.628     1.764    ja_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.508     5.272 r  ja_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.272    ja[1]
    L18                                                               r  ja[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.171ns  (logic 4.114ns (66.676%)  route 2.056ns (33.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.609    -1.322    clk_200
    SLICE_X5Y66          FDRE                                         r  s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.419    -0.903 r  s3_reg/Q
                         net (fo=40, routed)          2.056     1.154    led_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         3.695     4.849 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.849    led[2]
    E13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.840ns  (logic 3.978ns (68.123%)  route 1.862ns (31.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.611    -1.320    clk_200
    SLICE_X0Y65          FDRE                                         r  s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.864 r  s1_reg/Q
                         net (fo=7, routed)           1.862     0.998    led_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         3.522     4.520 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.520    led[0]
    E18                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.710ns  (logic 3.974ns (69.588%)  route 1.737ns (30.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.611    -1.320    clk_200
    SLICE_X0Y65          FDRE                                         r  s4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.864 r  s4_reg/Q
                         net (fo=5, routed)           1.737     0.873    led_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         3.518     4.391 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.391    led[3]
    H15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.677ns  (logic 3.976ns (70.034%)  route 1.701ns (29.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.611    -1.320    clk_200
    SLICE_X0Y65          FDRE                                         r  s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.864 r  s2_reg/Q
                         net (fo=7, routed)           1.701     0.837    led_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.520     4.357 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.357    led[1]
    F13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.362ns (78.766%)  route 0.367ns (21.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X0Y65          FDRE                                         r  s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.254 r  s2_reg/Q
                         net (fo=7, routed)           0.367     0.113    led_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         1.221     1.334 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.334    led[1]
    F13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.360ns (77.684%)  route 0.391ns (22.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X0Y65          FDRE                                         r  s4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.254 r  s4_reg/Q
                         net (fo=5, routed)           0.391     0.136    led_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         1.219     1.355 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.355    led[3]
    H15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.364ns (75.422%)  route 0.445ns (24.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X0Y65          FDRE                                         r  s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.254 r  s1_reg/Q
                         net (fo=7, routed)           0.445     0.191    led_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         1.223     1.414 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.414    led[0]
    E18                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.403ns (72.239%)  route 0.539ns (27.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.583    -0.397    clk_200
    SLICE_X5Y66          FDRE                                         r  s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.128    -0.269 r  s3_reg/Q
                         net (fo=40, routed)          0.539     0.270    led_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         1.275     1.545 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.545    led[2]
    E13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ja[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.350ns (65.302%)  route 0.717ns (34.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.396    clk_200
    SLICE_X1Y66          FDRE                                         r  out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.255 r  out_clk_reg/Q
                         net (fo=1, routed)           0.717     0.462    ja_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.209     1.671 r  ja_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.671    ja[1]
    L18                                                               r  ja[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.393ns (66.830%)  route 0.691ns (33.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.583    -0.397    clk_200
    SLICE_X1Y67          FDRE                                         r  laser_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.128    -0.269 r  laser_reg/Q
                         net (fo=1, routed)           0.691     0.422    ja_OBUF[0]
    L17                  OBUF (Prop_obuf_I_O)         1.265     1.687 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.687    ja[0]
    L17                                                               r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_200_clk_wiz_0_1
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.618ns  (logic 4.105ns (62.023%)  route 2.513ns (37.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.609    -1.322    clk_200
    SLICE_X1Y67          FDRE                                         r  laser_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.419    -0.903 r  laser_reg/Q
                         net (fo=1, routed)           2.513     1.611    ja_OBUF[0]
    L17                  OBUF (Prop_obuf_I_O)         3.686     5.296 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.296    ja[0]
    L17                                                               r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ja[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.592ns  (logic 3.964ns (60.130%)  route 2.628ns (39.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.610    -1.321    clk_200
    SLICE_X1Y66          FDRE                                         r  out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456    -0.865 r  out_clk_reg/Q
                         net (fo=1, routed)           2.628     1.764    ja_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.508     5.272 r  ja_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.272    ja[1]
    L18                                                               r  ja[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.171ns  (logic 4.114ns (66.676%)  route 2.056ns (33.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.609    -1.322    clk_200
    SLICE_X5Y66          FDRE                                         r  s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.419    -0.903 r  s3_reg/Q
                         net (fo=40, routed)          2.056     1.154    led_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         3.695     4.849 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.849    led[2]
    E13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.840ns  (logic 3.978ns (68.123%)  route 1.862ns (31.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.611    -1.320    clk_200
    SLICE_X0Y65          FDRE                                         r  s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.864 r  s1_reg/Q
                         net (fo=7, routed)           1.862     0.998    led_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         3.522     4.520 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.520    led[0]
    E18                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.710ns  (logic 3.974ns (69.588%)  route 1.737ns (30.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.611    -1.320    clk_200
    SLICE_X0Y65          FDRE                                         r  s4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.864 r  s4_reg/Q
                         net (fo=5, routed)           1.737     0.873    led_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         3.518     4.391 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.391    led[3]
    H15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.677ns  (logic 3.976ns (70.034%)  route 1.701ns (29.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.113    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -3.027    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.931 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.611    -1.320    clk_200
    SLICE_X0Y65          FDRE                                         r  s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.864 r  s2_reg/Q
                         net (fo=7, routed)           1.701     0.837    led_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.520     4.357 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.357    led[1]
    F13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.362ns (78.766%)  route 0.367ns (21.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X0Y65          FDRE                                         r  s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.254 r  s2_reg/Q
                         net (fo=7, routed)           0.367     0.113    led_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         1.221     1.334 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.334    led[1]
    F13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.360ns (77.684%)  route 0.391ns (22.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X0Y65          FDRE                                         r  s4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.254 r  s4_reg/Q
                         net (fo=5, routed)           0.391     0.136    led_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         1.219     1.355 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.355    led[3]
    H15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.364ns (75.422%)  route 0.445ns (24.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.395    clk_200
    SLICE_X0Y65          FDRE                                         r  s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.254 r  s1_reg/Q
                         net (fo=7, routed)           0.445     0.191    led_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         1.223     1.414 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.414    led[0]
    E18                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.403ns (72.239%)  route 0.539ns (27.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.583    -0.397    clk_200
    SLICE_X5Y66          FDRE                                         r  s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.128    -0.269 r  s3_reg/Q
                         net (fo=40, routed)          0.539     0.270    led_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         1.275     1.545 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.545    led[2]
    E13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ja[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.350ns (65.302%)  route 0.717ns (34.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.396    clk_200
    SLICE_X1Y66          FDRE                                         r  out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.255 r  out_clk_reg/Q
                         net (fo=1, routed)           0.717     0.462    ja_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.209     1.671 r  ja_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.671    ja[1]
    L18                                                               r  ja[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.393ns (66.830%)  route 0.691ns (33.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.785    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.491 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.006    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.980 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.583    -0.397    clk_200
    SLICE_X1Y67          FDRE                                         r  laser_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.128    -0.269 r  laser_reg/Q
                         net (fo=1, routed)           0.691     0.422    ja_OBUF[0]
    L17                  OBUF (Prop_obuf_I_O)         1.265     1.687 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.687    ja[0]
    L17                                                               r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     5.375 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.855    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.052     2.803 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.528     3.331    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.360 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.815     4.174    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.914%)  route 3.031ns (97.086%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.453    -1.940    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     5.375 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.855    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.052     2.803 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.528     3.331    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.360 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.815     4.174    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.914%)  route 3.031ns (97.086%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.453    -1.940    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_200_clk_wiz_0

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.448ns  (logic 1.711ns (31.403%)  route 3.737ns (68.597%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           2.422     3.885    jb_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.009 r  clock_running_i_2/O
                         net (fo=2, routed)           0.805     4.814    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     4.938 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     5.448    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    -1.903    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[0]/C

Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.448ns  (logic 1.711ns (31.403%)  route 3.737ns (68.597%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           2.422     3.885    jb_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.009 r  clock_running_i_2/O
                         net (fo=2, routed)           0.805     4.814    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     4.938 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     5.448    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    -1.903    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[15]/C

Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.448ns  (logic 1.711ns (31.403%)  route 3.737ns (68.597%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           2.422     3.885    jb_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.009 r  clock_running_i_2/O
                         net (fo=2, routed)           0.805     4.814    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     4.938 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     5.448    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    -1.903    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[1]/C

Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.448ns  (logic 1.711ns (31.403%)  route 3.737ns (68.597%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           2.422     3.885    jb_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.009 r  clock_running_i_2/O
                         net (fo=2, routed)           0.805     4.814    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     4.938 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     5.448    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    -1.903    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/C

Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.448ns  (logic 1.711ns (31.403%)  route 3.737ns (68.597%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           2.422     3.885    jb_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.009 r  clock_running_i_2/O
                         net (fo=2, routed)           0.805     4.814    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     4.938 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     5.448    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    -1.903    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[29]/C

Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.448ns  (logic 1.711ns (31.403%)  route 3.737ns (68.597%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           2.422     3.885    jb_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.009 r  clock_running_i_2/O
                         net (fo=2, routed)           0.805     4.814    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     4.938 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     5.448    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    -1.903    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[2]/C

Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.448ns  (logic 1.711ns (31.403%)  route 3.737ns (68.597%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           2.422     3.885    jb_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.009 r  clock_running_i_2/O
                         net (fo=2, routed)           0.805     4.814    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     4.938 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     5.448    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    -1.903    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[30]/C

Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.448ns  (logic 1.711ns (31.403%)  route 3.737ns (68.597%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           2.422     3.885    jb_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.009 r  clock_running_i_2/O
                         net (fo=2, routed)           0.805     4.814    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     4.938 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     5.448    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    -1.903    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/C

Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.436ns  (logic 1.711ns (31.470%)  route 3.725ns (68.530%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           2.422     3.885    jb_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.009 r  clock_running_i_2/O
                         net (fo=2, routed)           0.805     4.814    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     4.938 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.498     5.436    trigger_counter[0]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.495    -1.899    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/C

Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.436ns  (logic 1.711ns (31.470%)  route 3.725ns (68.530%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           2.422     3.885    jb_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.009 r  clock_running_i_2/O
                         net (fo=2, routed)           0.805     4.814    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     4.938 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.498     5.436    trigger_counter[0]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.495    -1.899    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            button_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.228ns (34.008%)  route 0.442ns (65.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           0.442     0.670    btn_IBUF[0]
    SLICE_X0Y66          FDRE                                         r  button_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.788    clk_200
    SLICE_X0Y66          FDRE                                         r  button_prev_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            s1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.273ns (35.344%)  route 0.499ns (64.656%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           0.499     0.727    btn_IBUF[0]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.045     0.772 r  s1_i_1/O
                         net (fo=1, routed)           0.000     0.772    s1_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  s1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.853    -0.787    clk_200
    SLICE_X0Y65          FDRE                                         r  s1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            reset_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.228ns (27.327%)  route 0.607ns (72.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  btn_IBUF[1]_inst/O
                         net (fo=7, routed)           0.607     0.835    btn_IBUF[1]
    SLICE_X3Y66          FDRE                                         r  reset_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.788    clk_200
    SLICE_X3Y66          FDRE                                         r  reset_prev_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.272ns (30.818%)  route 0.611ns (69.182%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  btn_IBUF[1]_inst/O
                         net (fo=7, routed)           0.611     0.839    btn_IBUF[1]
    SLICE_X5Y66          LUT5 (Prop_lut5_I4_O)        0.044     0.883 r  s3_i_1/O
                         net (fo=1, routed)           0.000     0.883    s3_i_1_n_0
    SLICE_X5Y66          FDRE                                         r  s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.790    clk_200
    SLICE_X5Y66          FDRE                                         r  s3_reg/C

Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.231ns (19.526%)  route 0.951ns (80.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           0.951     1.182    jb_IBUF[0]
    SLICE_X0Y66          FDRE                                         r  trigger_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.788    clk_200
    SLICE_X0Y66          FDRE                                         r  trigger_prev_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            s2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.273ns (22.932%)  route 0.918ns (77.068%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  btn_IBUF[1]_inst/O
                         net (fo=7, routed)           0.918     1.147    btn_IBUF[1]
    SLICE_X0Y65          LUT6 (Prop_lut6_I0_O)        0.045     1.192 r  s2_i_1/O
                         net (fo=1, routed)           0.000     1.192    s2_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  s2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.853    -0.787    clk_200
    SLICE_X0Y65          FDRE                                         r  s2_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            laser_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.273ns (21.388%)  route 1.004ns (78.612%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  btn_IBUF[1]_inst/O
                         net (fo=7, routed)           0.835     1.063    btn_IBUF[1]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.045     1.108 r  laser_i_2/O
                         net (fo=1, routed)           0.169     1.278    laser_i_2_n_0
    SLICE_X1Y67          FDRE                                         r  laser_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.789    clk_200
    SLICE_X1Y67          FDRE                                         r  laser_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_running_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.318ns (24.040%)  route 1.004ns (75.960%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           0.660     0.888    btn_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I3_O)        0.045     0.933 r  clock_running_i_2/O
                         net (fo=2, routed)           0.343     1.277    clock_running_i_2_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I2_O)        0.045     1.322 r  clock_running_i_1/O
                         net (fo=1, routed)           0.000     1.322    clock_running_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  clock_running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.789    clk_200
    SLICE_X0Y67          FDRE                                         r  clock_running_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.318ns (22.586%)  route 1.089ns (77.414%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           0.660     0.888    btn_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I3_O)        0.045     0.933 r  clock_running_i_2/O
                         net (fo=2, routed)           0.282     1.215    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.045     1.260 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.147     1.407    trigger_counter[0]_i_1_n_0
    SLICE_X3Y67          FDRE                                         r  trigger_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.789    clk_200
    SLICE_X3Y67          FDRE                                         r  trigger_counter_reg[10]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.318ns (22.586%)  route 1.089ns (77.414%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           0.660     0.888    btn_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I3_O)        0.045     0.933 r  clock_running_i_2/O
                         net (fo=2, routed)           0.282     1.215    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.045     1.260 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.147     1.407    trigger_counter[0]_i_1_n_0
    SLICE_X3Y67          FDRE                                         r  trigger_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.789    clk_200
    SLICE_X3Y67          FDRE                                         r  trigger_counter_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_200_clk_wiz_0_1

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.448ns  (logic 1.711ns (31.403%)  route 3.737ns (68.597%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           2.422     3.885    jb_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.009 r  clock_running_i_2/O
                         net (fo=2, routed)           0.805     4.814    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     4.938 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     5.448    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    -1.903    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[0]/C

Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.448ns  (logic 1.711ns (31.403%)  route 3.737ns (68.597%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           2.422     3.885    jb_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.009 r  clock_running_i_2/O
                         net (fo=2, routed)           0.805     4.814    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     4.938 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     5.448    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    -1.903    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[15]/C

Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.448ns  (logic 1.711ns (31.403%)  route 3.737ns (68.597%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           2.422     3.885    jb_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.009 r  clock_running_i_2/O
                         net (fo=2, routed)           0.805     4.814    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     4.938 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     5.448    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    -1.903    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[1]/C

Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.448ns  (logic 1.711ns (31.403%)  route 3.737ns (68.597%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           2.422     3.885    jb_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.009 r  clock_running_i_2/O
                         net (fo=2, routed)           0.805     4.814    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     4.938 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     5.448    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    -1.903    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[28]/C

Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.448ns  (logic 1.711ns (31.403%)  route 3.737ns (68.597%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           2.422     3.885    jb_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.009 r  clock_running_i_2/O
                         net (fo=2, routed)           0.805     4.814    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     4.938 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     5.448    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    -1.903    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[29]/C

Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.448ns  (logic 1.711ns (31.403%)  route 3.737ns (68.597%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           2.422     3.885    jb_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.009 r  clock_running_i_2/O
                         net (fo=2, routed)           0.805     4.814    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     4.938 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     5.448    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    -1.903    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[2]/C

Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.448ns  (logic 1.711ns (31.403%)  route 3.737ns (68.597%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           2.422     3.885    jb_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.009 r  clock_running_i_2/O
                         net (fo=2, routed)           0.805     4.814    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     4.938 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     5.448    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    -1.903    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[30]/C

Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.448ns  (logic 1.711ns (31.403%)  route 3.737ns (68.597%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           2.422     3.885    jb_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.009 r  clock_running_i_2/O
                         net (fo=2, routed)           0.805     4.814    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     4.938 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.510     5.448    trigger_counter[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    -1.903    clk_200
    SLICE_X2Y68          FDRE                                         r  trigger_counter_reg[31]/C

Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.436ns  (logic 1.711ns (31.470%)  route 3.725ns (68.530%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           2.422     3.885    jb_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.009 r  clock_running_i_2/O
                         net (fo=2, routed)           0.805     4.814    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     4.938 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.498     5.436    trigger_counter[0]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.495    -1.899    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[16]/C

Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.436ns  (logic 1.711ns (31.470%)  route 3.725ns (68.530%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           2.422     3.885    jb_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.009 r  clock_running_i_2/O
                         net (fo=2, routed)           0.805     4.814    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.124     4.938 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.498     5.436    trigger_counter[0]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.001    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -5.062 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -3.484    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.393 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          1.495    -1.899    clk_200
    SLICE_X2Y65          FDRE                                         r  trigger_counter_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            button_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.228ns (34.008%)  route 0.442ns (65.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           0.442     0.670    btn_IBUF[0]
    SLICE_X0Y66          FDRE                                         r  button_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.788    clk_200
    SLICE_X0Y66          FDRE                                         r  button_prev_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            s1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.273ns (35.344%)  route 0.499ns (64.656%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           0.499     0.727    btn_IBUF[0]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.045     0.772 r  s1_i_1/O
                         net (fo=1, routed)           0.000     0.772    s1_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  s1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.853    -0.787    clk_200
    SLICE_X0Y65          FDRE                                         r  s1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            reset_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.228ns (27.327%)  route 0.607ns (72.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  btn_IBUF[1]_inst/O
                         net (fo=7, routed)           0.607     0.835    btn_IBUF[1]
    SLICE_X3Y66          FDRE                                         r  reset_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.788    clk_200
    SLICE_X3Y66          FDRE                                         r  reset_prev_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.272ns (30.818%)  route 0.611ns (69.182%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  btn_IBUF[1]_inst/O
                         net (fo=7, routed)           0.611     0.839    btn_IBUF[1]
    SLICE_X5Y66          LUT5 (Prop_lut5_I4_O)        0.044     0.883 r  s3_i_1/O
                         net (fo=1, routed)           0.000     0.883    s3_i_1_n_0
    SLICE_X5Y66          FDRE                                         r  s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.790    clk_200
    SLICE_X5Y66          FDRE                                         r  s3_reg/C

Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            trigger_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.231ns (19.526%)  route 0.951ns (80.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (IN)
                         net (fo=0)                   0.000     0.000    jb[0]
    P17                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  jb_IBUF[0]_inst/O
                         net (fo=4, routed)           0.951     1.182    jb_IBUF[0]
    SLICE_X0Y66          FDRE                                         r  trigger_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.788    clk_200
    SLICE_X0Y66          FDRE                                         r  trigger_prev_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            s2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.273ns (22.932%)  route 0.918ns (77.068%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  btn_IBUF[1]_inst/O
                         net (fo=7, routed)           0.918     1.147    btn_IBUF[1]
    SLICE_X0Y65          LUT6 (Prop_lut6_I0_O)        0.045     1.192 r  s2_i_1/O
                         net (fo=1, routed)           0.000     1.192    s2_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  s2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.853    -0.787    clk_200
    SLICE_X0Y65          FDRE                                         r  s2_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            laser_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.273ns (21.388%)  route 1.004ns (78.612%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  btn_IBUF[1]_inst/O
                         net (fo=7, routed)           0.835     1.063    btn_IBUF[1]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.045     1.108 r  laser_i_2/O
                         net (fo=1, routed)           0.169     1.278    laser_i_2_n_0
    SLICE_X1Y67          FDRE                                         r  laser_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.789    clk_200
    SLICE_X1Y67          FDRE                                         r  laser_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clock_running_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.318ns (24.040%)  route 1.004ns (75.960%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           0.660     0.888    btn_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I3_O)        0.045     0.933 r  clock_running_i_2/O
                         net (fo=2, routed)           0.343     1.277    clock_running_i_2_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I2_O)        0.045     1.322 r  clock_running_i_1/O
                         net (fo=1, routed)           0.000     1.322    clock_running_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  clock_running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.789    clk_200
    SLICE_X0Y67          FDRE                                         r  clock_running_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.318ns (22.586%)  route 1.089ns (77.414%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           0.660     0.888    btn_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I3_O)        0.045     0.933 r  clock_running_i_2/O
                         net (fo=2, routed)           0.282     1.215    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.045     1.260 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.147     1.407    trigger_counter[0]_i_1_n_0
    SLICE_X3Y67          FDRE                                         r  trigger_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.789    clk_200
    SLICE_X3Y67          FDRE                                         r  trigger_counter_reg[10]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.318ns (22.586%)  route 1.089ns (77.414%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           0.660     0.888    btn_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I3_O)        0.045     0.933 r  clock_running_i_2/O
                         net (fo=2, routed)           0.282     1.215    clock_running_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.045     1.260 r  trigger_counter[0]_i_1/O
                         net (fo=33, routed)          0.147     1.407    trigger_counter[0]_i_1_n_0
    SLICE_X3Y67          FDRE                                         r  trigger_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.855    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.669    instance_name/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.640 r  instance_name/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.789    clk_200
    SLICE_X3Y67          FDRE                                         r  trigger_counter_reg[11]/C





