

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0'
================================================================
* Date:           Tue Oct 31 15:29:31 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.108|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.10>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_3_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_3_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 6 'read' 'data_3_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_2_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_2_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 7 'read' 'data_2_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_1_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_1_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 8 'read' 'data_1_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_0_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_0_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 9 'read' 'data_0_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%r_V_2_cast = sext i32 %data_2_V_read_3 to i46" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 10 'sext' 'r_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [3/3] (4.10ns)   --->   "%r_V_6_2 = mul i46 %r_V_2_cast, 14577" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 11 'mul' 'r_V_6_2' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r_V_3_cast = sext i32 %data_3_V_read_3 to i46" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 12 'sext' 'r_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [3/3] (4.10ns)   --->   "%r_V_6_3 = mul i46 %r_V_3_cast, -13394" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 13 'mul' 'r_V_6_3' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.10>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%r_V_cast = sext i32 %data_0_V_read_3 to i46" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'sext' 'r_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [3/3] (4.10ns)   --->   "%r_V_6 = mul i46 %r_V_cast, -11416" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'mul' 'r_V_6' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%r_V_1_cast = sext i32 %data_1_V_read_3 to i46" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 16 'sext' 'r_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [3/3] (4.10ns)   --->   "%r_V_6_1 = mul i46 %r_V_1_cast, -6342" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'mul' 'r_V_6_1' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [2/3] (4.10ns)   --->   "%r_V_6_2 = mul i46 %r_V_2_cast, 14577" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'mul' 'r_V_6_2' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [2/3] (4.10ns)   --->   "%r_V_6_3 = mul i46 %r_V_3_cast, -13394" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'mul' 'r_V_6_3' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 20 [2/3] (4.10ns)   --->   "%r_V_6 = mul i46 %r_V_cast, -11416" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'mul' 'r_V_6' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [2/3] (4.10ns)   --->   "%r_V_6_1 = mul i46 %r_V_1_cast, -6342" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'mul' 'r_V_6_1' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/3] (4.10ns)   --->   "%r_V_6_2 = mul i46 %r_V_2_cast, 14577" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'mul' 'r_V_6_2' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_5_2 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_6_2, i32 14, i32 45)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'partselect' 'tmp_5_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/3] (4.10ns)   --->   "%r_V_6_3 = mul i46 %r_V_3_cast, -13394" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'mul' 'r_V_6_3' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5_3 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_6_3, i32 14, i32 45)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'partselect' 'tmp_5_3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.10>
ST_4 : Operation 26 [1/3] (4.10ns)   --->   "%r_V_6 = mul i46 %r_V_cast, -11416" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'mul' 'r_V_6' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_6, i32 14, i32 45)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/3] (4.10ns)   --->   "%r_V_6_1 = mul i46 %r_V_1_cast, -6342" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'mul' 'r_V_6_1' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_5_1 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_6_1, i32 14, i32 45)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'partselect' 'tmp_5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i32 %tmp_5_3, 5341" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 30 'add' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 31 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%tmp1 = add i32 %tmp2, %tmp_5_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 31 'add' 'tmp1' <Predicate = true> <Delay = 2.25> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.25>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:26]   --->   Operation 32 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 4, [4 x i8]* @p_str9, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 33 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str12) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 34 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %tmp_5, %tmp_5_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 35 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 36 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%res_V_write_assign = add i32 %tmp1, %tmp" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 36 'add' 'res_V_write_assign' <Predicate = true> <Delay = 2.25> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 37 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "ret i32 %res_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_3_V_read_3    (read             ) [ 000000]
data_2_V_read_3    (read             ) [ 000000]
data_1_V_read_3    (read             ) [ 011000]
data_0_V_read_3    (read             ) [ 011000]
r_V_2_cast         (sext             ) [ 011100]
r_V_3_cast         (sext             ) [ 011100]
r_V_cast           (sext             ) [ 010110]
r_V_1_cast         (sext             ) [ 010110]
r_V_6_2            (mul              ) [ 000000]
tmp_5_2            (partselect       ) [ 010010]
r_V_6_3            (mul              ) [ 000000]
tmp_5_3            (partselect       ) [ 010010]
r_V_6              (mul              ) [ 000000]
tmp_5              (partselect       ) [ 010001]
r_V_6_1            (mul              ) [ 000000]
tmp_5_1            (partselect       ) [ 010001]
tmp2               (add              ) [ 000000]
tmp1               (add              ) [ 010001]
StgValue_32        (specpipeline     ) [ 000000]
StgValue_33        (specresourcelimit) [ 000000]
StgValue_34        (specloopname     ) [ 000000]
tmp                (add              ) [ 000000]
res_V_write_assign (add              ) [ 000000]
StgValue_37        (specloopname     ) [ 000000]
StgValue_38        (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="data_3_V_read_3_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_3/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="data_2_V_read_3_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_3/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="data_1_V_read_3_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_3/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="data_0_V_read_3_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_fu_70">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="15" slack="0"/>
<pin id="108" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6_2/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_fu_71">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="15" slack="0"/>
<pin id="138" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_fu_72">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="14" slack="0"/>
<pin id="142" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6_1/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_fu_73">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="15" slack="0"/>
<pin id="112" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6_3/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="r_V_2_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_2_cast/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="r_V_3_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_3_cast/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="r_V_cast_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="r_V_1_cast_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1_cast/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_5_2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="46" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="0" index="3" bw="7" slack="0"/>
<pin id="174" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_2/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_5_3_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="46" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="0" index="3" bw="7" slack="0"/>
<pin id="184" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_3/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_5_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="46" slack="0"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="0" index="3" bw="7" slack="0"/>
<pin id="194" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_5_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="46" slack="0"/>
<pin id="202" dir="0" index="2" bw="5" slack="0"/>
<pin id="203" dir="0" index="3" bw="7" slack="0"/>
<pin id="204" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_1/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="0" index="1" bw="14" slack="0"/>
<pin id="212" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="0" index="1" bw="32" slack="1"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="res_V_write_assign_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_V_write_assign/5 "/>
</bind>
</comp>

<comp id="228" class="1005" name="data_1_V_read_3_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_read_3 "/>
</bind>
</comp>

<comp id="233" class="1005" name="data_0_V_read_3_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_read_3 "/>
</bind>
</comp>

<comp id="238" class="1005" name="r_V_2_cast_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="46" slack="1"/>
<pin id="240" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2_cast "/>
</bind>
</comp>

<comp id="243" class="1005" name="r_V_3_cast_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="46" slack="1"/>
<pin id="245" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3_cast "/>
</bind>
</comp>

<comp id="248" class="1005" name="r_V_cast_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="46" slack="1"/>
<pin id="250" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="r_V_cast "/>
</bind>
</comp>

<comp id="253" class="1005" name="r_V_1_cast_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="46" slack="1"/>
<pin id="255" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1_cast "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_5_2_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="tmp_5_3_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_3 "/>
</bind>
</comp>

<comp id="268" class="1005" name="tmp_5_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp_5_1_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1 "/>
</bind>
</comp>

<comp id="278" class="1005" name="tmp1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="154"><net_src comp="52" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="159"><net_src comp="46" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="164"><net_src comp="161" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="168"><net_src comp="165" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="70" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="169" pin=3"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="73" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="71" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="72" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="227"><net_src comp="219" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="58" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="236"><net_src comp="64" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="241"><net_src comp="151" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="246"><net_src comp="156" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="251"><net_src comp="161" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="256"><net_src comp="165" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="261"><net_src comp="169" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="266"><net_src comp="179" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="271"><net_src comp="189" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="276"><net_src comp="199" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="281"><net_src comp="214" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="223" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0 : data_0_V_read | {1 }
	Port: dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0 : data_1_V_read | {1 }
	Port: dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0 : data_2_V_read | {1 }
	Port: dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0 : data_3_V_read | {1 }
  - Chain level:
	State 1
		r_V_6_2 : 1
		r_V_6_3 : 1
	State 2
		r_V_6 : 1
		r_V_6_1 : 1
	State 3
		tmp_5_2 : 1
		tmp_5_3 : 1
	State 4
		tmp_5 : 1
		tmp_5_1 : 1
		tmp1 : 1
	State 5
		res_V_write_assign : 1
		StgValue_38 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |          grp_fu_70         |    2    |   166   |    49   |
|    mul   |          grp_fu_71         |    2    |   166   |    49   |
|          |          grp_fu_72         |    2    |   166   |    49   |
|          |          grp_fu_73         |    2    |   166   |    49   |
|----------|----------------------------|---------|---------|---------|
|          |         tmp2_fu_209        |    0    |    0    |    32   |
|    add   |         tmp1_fu_214        |    0    |    0    |    32   |
|          |         tmp_fu_219         |    0    |    0    |    32   |
|          |  res_V_write_assign_fu_223 |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          | data_3_V_read_3_read_fu_46 |    0    |    0    |    0    |
|   read   | data_2_V_read_3_read_fu_52 |    0    |    0    |    0    |
|          | data_1_V_read_3_read_fu_58 |    0    |    0    |    0    |
|          | data_0_V_read_3_read_fu_64 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      r_V_2_cast_fu_151     |    0    |    0    |    0    |
|   sext   |      r_V_3_cast_fu_156     |    0    |    0    |    0    |
|          |       r_V_cast_fu_161      |    0    |    0    |    0    |
|          |      r_V_1_cast_fu_165     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_5_2_fu_169       |    0    |    0    |    0    |
|partselect|       tmp_5_3_fu_179       |    0    |    0    |    0    |
|          |        tmp_5_fu_189        |    0    |    0    |    0    |
|          |       tmp_5_1_fu_199       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    8    |   664   |   324   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|data_0_V_read_3_reg_233|   32   |
|data_1_V_read_3_reg_228|   32   |
|   r_V_1_cast_reg_253  |   46   |
|   r_V_2_cast_reg_238  |   46   |
|   r_V_3_cast_reg_243  |   46   |
|    r_V_cast_reg_248   |   46   |
|      tmp1_reg_278     |   32   |
|    tmp_5_1_reg_273    |   32   |
|    tmp_5_2_reg_258    |   32   |
|    tmp_5_3_reg_263    |   32   |
|     tmp_5_reg_268     |   32   |
+-----------------------+--------+
|         Total         |   408  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_70 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_71 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_72 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_73 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   256  ||   3.4   ||    36   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   664  |   324  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   36   |
|  Register |    -   |    -   |   408  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    3   |  1072  |   360  |
+-----------+--------+--------+--------+--------+
