Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Thu Aug 29 15:08:49 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt spin_clock_impl_1.tw1 spin_clock_impl_1_map.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock tlc_sclk_I_0/lscc_pll_inst/clk_in_c
        2.2  Clock sys_clk
        2.3  Clock tlc_sclk_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
            4.1.2  Setup Path Details For Constraint: create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 
            4.1.3  Setup Path Details For Constraint: create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
            4.2.2  Hold Path Details For Constraint: create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 
            4.2.3  Hold Path Details For Constraint: create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 
create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "tlc_sclk_I_0/lscc_pll_inst/clk_in_c"
=======================
create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]

Single Clock Domain
--------------------------------------------------------------------------------------------------------
Clock tlc_sclk_I_0/lscc_pll_inst/clk_in_c|                    |       Period       |     Frequency      
--------------------------------------------------------------------------------------------------------
 From tlc_sclk_I_0/lscc_pll_inst/clk_in_c|             Target |          83.333 ns |         12.000 MHz 
                                         | Actual (all paths) |           1.340 ns |        746.269 MHz 
--------------------------------------------------------------------------------------------------------

Clock Domain Crossing
-------------------------------------------------------------------------------------------------------
Clock tlc_sclk_I_0/lscc_pll_inst/clk_in_c|   Worst Time Between Edges   |           Comment            
-------------------------------------------------------------------------------------------------------
 From sys_clk                            |                         ---- |                      No path 
 From tlc_sclk_c                         |                         ---- |                      No path 
-------------------------------------------------------------------------------------------------------

2.2 Clock "sys_clk"
=======================
create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock sys_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From sys_clk                           |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          96.564 ns |         10.356 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock sys_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From tlc_sclk_I_0/lscc_pll_inst/clk_in_c                                                              
                                        |                         ---- |                      No path 
 From tlc_sclk_c                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "tlc_sclk_c"
=======================
create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock tlc_sclk_c            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From tlc_sclk_c                        |             Target |          30.303 ns |         33.000 MHz 
                                        | Actual (all paths) |          58.975 ns |         16.956 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock tlc_sclk_c            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From tlc_sclk_I_0/lscc_pll_inst/clk_in_c                                                              
                                        |                         ---- |                      No path 
 From sys_clk                           |                     1.893 ns |            slack = 16.576 ns 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 97.7537%

3.1.2  Timing Errors
---------------------
Timing Errors: 1143 endpoints (setup), 44 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 25077.869 ns (setup), 678.551 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {tlc_sclk_I_0/lscc_p                                                                                                    
ll_inst/clk_in_c} -period 83.3333333333                                                                                                    
333 [get_nets clk_in_c]                 |    -----    |    -----    |   ---- |    1.340 ns | 746.269 MHz |        0       |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {sys_clk} -period 20                                                                                                    
.8333 [get_pins {OSCInst0/CLKHF }]      |   20.833 ns |  -75.731 ns |   49   |   96.565 ns |  10.356 MHz |       116      |       38       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {tlc_sclk_                                                                                                    
c} -source [get_pins {tlc_sclk_I_0/lscc                                                                                                    
_pll_inst/u_PLL_B/REFERENCECLK}] -multi                                                                                                    
ply_by 11 -divide_by 4 [get_pins {tlc_s                                                                                                    
clk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }                                                                                                    
]                                       |   30.303 ns |  -28.672 ns |   13   |   58.976 ns |  16.956 MHz |      1663      |      1105      
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
line_time_counter_res1_i0_i23/D          |  -75.732 ns 
line_time_counter_res1_i0_i22/D          |  -73.379 ns 
line_time_counter_res1_i0_i21/D          |  -73.101 ns 
line_time_counter_res1_i0_i20/D          |  -70.748 ns 
line_time_counter_res1_i0_i19/D          |  -70.470 ns 
line_time_counter_res1_i0_i18/D          |  -68.117 ns 
line_time_counter_res1_i0_i17/D          |  -67.839 ns 
line_time_counter_res1_i0_i16/D          |  -65.486 ns 
line_time_counter_res1_i0_i15/D          |  -65.208 ns 
line_time_counter_res1_i0_i14/D          |  -62.855 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|        1143 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {tlc_sclk_I_0/lscc_p                                                                                                    
ll_inst/clk_in_c} -period 83.3333333333                                                                                                    
333 [get_nets clk_in_c]                 |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {sys_clk} -period 20                                                                                                    
.8333 [get_pins {OSCInst0/CLKHF }]      |    0.000 ns |    5.483 ns |    2   |        ---- |        ---- |       116      |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {tlc_sclk_                                                                                                    
c} -source [get_pins {tlc_sclk_I_0/lscc                                                                                                    
_pll_inst/u_PLL_B/REFERENCECLK}] -multi                                                                                                    
ply_by 11 -divide_by 4 [get_pins {tlc_s                                                                                                    
clk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }                                                                                                    
]                                       |    0.000 ns |  -16.984 ns |    2   |        ---- |        ---- |      1663      |       44       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tlc0/line_cdc_i0/D                       |  -16.984 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i10/SR              
                                         |  -16.957 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i5/SR              
                                         |  -16.957 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i2/SR              
                                         |  -16.957 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i9/SR              
                                         |  -16.957 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i7/SR              
                                         |  -16.957 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i3/SR              
                                         |  -16.957 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i1/SR              
                                         |  -16.957 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/empty_r/SR              
                                         |  -16.957 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/aempty_flag_impl.aempty_flag_r/SR              
                                         |  -16.957 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |          44 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
tlc0/sout/PADDO                         |          No required time
tlc0/lat/Q                              |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i10/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i5/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i2/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i9/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i7/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i3/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i1/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i6/Q                           
                                        |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        10
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
frame_cdc_i0_i0/PADDI                   |           No arrival time
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR4                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR4                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR0                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR0                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR3                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR3                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR8                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR8                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR6                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        39
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
smi_data_pi[7]                          |                     input
frame_sync_pi                           |                     input
clk_in                                  |                     input
smi_data_pi[5]                          |                     input
smi_data_pi[6]                          |                     input
smi_nwe_pi                              |                     input
smi_data_pi[2]                          |                     input
smi_data_pi[1]                          |                     input
smi_data_pi[4]                          |                     input
smi_data_pi[3]                          |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
wr_grey_sync_r_i3                       |                  No Clock
wr_grey_sync_r_i9                       |                  No Clock
wr_grey_sync_r_i7                       |                  No Clock
wr_grey_sync_r_i2                       |                  No Clock
wr_grey_sync_r_i6                       |                  No Clock
wr_grey_sync_r_i10                      |                  No Clock
wr_grey_sync_r_i5                       |                  No Clock
wr_grey_sync_r_i1                       |                  No Clock
full_r                                  |                  No Clock
wr_addr_r_i0                            |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       215
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : EBR
MPW Pin          : RCLK
MPW Period       : 1.34 ns
Clock Period     : 83.3333 ns
Period margin    : 81.9933 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 
----------------------------------------------------------------------
116 endpoints scored, 38 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.003333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_res1_i0_i1/Q
Path End         : line_time_counter_res1_i0_i23/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 49
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -75.731 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)     0.000
+ Source Clock Source Latency                 0.000
+ Source Clock Path Delay                     4.150
+ Data Path Delay                            96.366
-----------------------------------------   -------
End-of-path arrival time( ns )              100.516

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{line_time_counter_res1_i0_i1/CK   line_time_counter_res1_i0_i2/CK}->line_time_counter_res1_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.541  2       
line_time_counter[1]                                      NET DELAY            2.075         7.616  1       
line_time_23__I_0_i4_4_lut/B->line_time_23__I_0_i4_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.093  1       
n4                                                        NET DELAY            2.075        10.168  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.645  1       
n6                                                        NET DELAY            2.075        12.720  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        13.197  1       
n8                                                        NET DELAY            2.075        15.272  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        15.749  1       
n10                                                       NET DELAY            2.075        17.824  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        18.301  1       
n12                                                       NET DELAY            2.075        20.376  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        20.853  1       
n14                                                       NET DELAY            2.075        22.928  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        23.405  1       
n16                                                       NET DELAY            2.075        25.480  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        25.957  1       
n18                                                       NET DELAY            2.075        28.032  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        28.509  1       
n20                                                       NET DELAY            2.075        30.584  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.061  1       
n22                                                       NET DELAY            2.075        33.136  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        33.613  1       
n24                                                       NET DELAY            2.075        35.688  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        36.165  1       
n26                                                       NET DELAY            2.075        38.240  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        38.717  1       
n28                                                       NET DELAY            2.075        40.792  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        41.269  1       
n30                                                       NET DELAY            2.075        43.344  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        43.821  1       
n32                                                       NET DELAY            2.075        45.896  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        46.373  1       
n34                                                       NET DELAY            2.075        48.448  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        48.925  1       
n36                                                       NET DELAY            2.075        51.000  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        51.477  1       
n38                                                       NET DELAY            2.075        53.552  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        54.029  1       
n40                                                       NET DELAY            2.075        56.104  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        56.581  1       
n42                                                       NET DELAY            2.075        58.656  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        59.133  1       
n44                                                       NET DELAY            2.075        61.208  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        61.685  25      
n46                                                       NET DELAY            2.075        63.760  1       
line_time_23__I_0_i48_3_lut/A->line_time_23__I_0_i48_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        64.237  2       
line_sync_N_150                                           NET DELAY            2.075        66.312  1       
add_139727_1/B0->add_139727_1/CO0         SLICE           B0_TO_COUT0_DELAY    0.358        66.670  2       
n178658                                                   NET DELAY            0.000        66.670  1       
add_139727_1/CI1->add_139727_1/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        66.948  2       
n166746                                                   NET DELAY            2.075        69.023  1       
add_139727_3/CI0->add_139727_3/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        69.301  2       
n178661                                                   NET DELAY            0.000        69.301  1       
add_139727_3/CI1->add_139727_3/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        69.579  2       
n166748                                                   NET DELAY            2.075        71.654  1       
add_139727_5/CI0->add_139727_5/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        71.932  2       
n178664                                                   NET DELAY            0.000        71.932  1       
add_139727_5/CI1->add_139727_5/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        72.210  2       
n166750                                                   NET DELAY            2.075        74.285  1       
add_139727_7/CI0->add_139727_7/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        74.563  2       
n178667                                                   NET DELAY            0.000        74.563  1       
add_139727_7/CI1->add_139727_7/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        74.841  2       
n166752                                                   NET DELAY            2.075        76.916  1       
add_139727_9/CI0->add_139727_9/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        77.194  2       
n178670                                                   NET DELAY            0.000        77.194  1       
add_139727_9/CI1->add_139727_9/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        77.472  2       
n166754                                                   NET DELAY            2.075        79.547  1       
add_139727_11/CI0->add_139727_11/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        79.825  2       
n178673                                                   NET DELAY            0.000        79.825  1       
add_139727_11/CI1->add_139727_11/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        80.103  2       
n166756                                                   NET DELAY            2.075        82.178  1       
add_139727_13/CI0->add_139727_13/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        82.456  2       
n178676                                                   NET DELAY            0.000        82.456  1       
add_139727_13/CI1->add_139727_13/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        82.734  2       
n166758                                                   NET DELAY            2.075        84.809  1       
add_139727_15/CI0->add_139727_15/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        85.087  2       
n178679                                                   NET DELAY            0.000        85.087  1       
add_139727_15/CI1->add_139727_15/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        85.365  2       
n166760                                                   NET DELAY            2.075        87.440  1       
add_139727_17/CI0->add_139727_17/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        87.718  2       
n178682                                                   NET DELAY            0.000        87.718  1       
add_139727_17/CI1->add_139727_17/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        87.996  2       
n166762                                                   NET DELAY            2.075        90.071  1       
add_139727_19/CI0->add_139727_19/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        90.349  2       
n178685                                                   NET DELAY            0.000        90.349  1       
add_139727_19/CI1->add_139727_19/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        90.627  2       
n166764                                                   NET DELAY            2.075        92.702  1       
add_139727_21/CI0->add_139727_21/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        92.980  2       
n178697                                                   NET DELAY            0.000        92.980  1       
add_139727_21/CI1->add_139727_21/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        93.258  2       
n166766                                                   NET DELAY            2.075        95.333  1       
add_139727_23/CI0->add_139727_23/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        95.611  2       
n178700                                                   NET DELAY            0.000        95.611  1       
add_139727_23/CI1->add_139727_23/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        95.889  2       
n166768                                                   NET DELAY            2.075        97.964  1       
add_139727_25/D0->add_139727_25/S0        SLICE           D0_TO_F0_DELAY       0.477        98.441  1       
n107_adj_50945                                            NET DELAY            2.075       100.516  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_res1_i0_i1/Q
Path End         : line_time_counter_res1_i0_i22/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 48
Delay Ratio      : 79.5% (route), 20.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -73.378 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           94.013
-----------------------------------------   ------
End-of-path arrival time( ns )              98.163

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{line_time_counter_res1_i0_i1/CK   line_time_counter_res1_i0_i2/CK}->line_time_counter_res1_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.541  2       
line_time_counter[1]                                      NET DELAY            2.075         7.616  1       
line_time_23__I_0_i4_4_lut/B->line_time_23__I_0_i4_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.093  1       
n4                                                        NET DELAY            2.075        10.168  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.645  1       
n6                                                        NET DELAY            2.075        12.720  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        13.197  1       
n8                                                        NET DELAY            2.075        15.272  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        15.749  1       
n10                                                       NET DELAY            2.075        17.824  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        18.301  1       
n12                                                       NET DELAY            2.075        20.376  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        20.853  1       
n14                                                       NET DELAY            2.075        22.928  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        23.405  1       
n16                                                       NET DELAY            2.075        25.480  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        25.957  1       
n18                                                       NET DELAY            2.075        28.032  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        28.509  1       
n20                                                       NET DELAY            2.075        30.584  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.061  1       
n22                                                       NET DELAY            2.075        33.136  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        33.613  1       
n24                                                       NET DELAY            2.075        35.688  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        36.165  1       
n26                                                       NET DELAY            2.075        38.240  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        38.717  1       
n28                                                       NET DELAY            2.075        40.792  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        41.269  1       
n30                                                       NET DELAY            2.075        43.344  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        43.821  1       
n32                                                       NET DELAY            2.075        45.896  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        46.373  1       
n34                                                       NET DELAY            2.075        48.448  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        48.925  1       
n36                                                       NET DELAY            2.075        51.000  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        51.477  1       
n38                                                       NET DELAY            2.075        53.552  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        54.029  1       
n40                                                       NET DELAY            2.075        56.104  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        56.581  1       
n42                                                       NET DELAY            2.075        58.656  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        59.133  1       
n44                                                       NET DELAY            2.075        61.208  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        61.685  25      
n46                                                       NET DELAY            2.075        63.760  1       
line_time_23__I_0_i48_3_lut/A->line_time_23__I_0_i48_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        64.237  2       
line_sync_N_150                                           NET DELAY            2.075        66.312  1       
add_139727_1/B0->add_139727_1/CO0         SLICE           B0_TO_COUT0_DELAY    0.358        66.670  2       
n178658                                                   NET DELAY            0.000        66.670  1       
add_139727_1/CI1->add_139727_1/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        66.948  2       
n166746                                                   NET DELAY            2.075        69.023  1       
add_139727_3/CI0->add_139727_3/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        69.301  2       
n178661                                                   NET DELAY            0.000        69.301  1       
add_139727_3/CI1->add_139727_3/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        69.579  2       
n166748                                                   NET DELAY            2.075        71.654  1       
add_139727_5/CI0->add_139727_5/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        71.932  2       
n178664                                                   NET DELAY            0.000        71.932  1       
add_139727_5/CI1->add_139727_5/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        72.210  2       
n166750                                                   NET DELAY            2.075        74.285  1       
add_139727_7/CI0->add_139727_7/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        74.563  2       
n178667                                                   NET DELAY            0.000        74.563  1       
add_139727_7/CI1->add_139727_7/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        74.841  2       
n166752                                                   NET DELAY            2.075        76.916  1       
add_139727_9/CI0->add_139727_9/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        77.194  2       
n178670                                                   NET DELAY            0.000        77.194  1       
add_139727_9/CI1->add_139727_9/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        77.472  2       
n166754                                                   NET DELAY            2.075        79.547  1       
add_139727_11/CI0->add_139727_11/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        79.825  2       
n178673                                                   NET DELAY            0.000        79.825  1       
add_139727_11/CI1->add_139727_11/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        80.103  2       
n166756                                                   NET DELAY            2.075        82.178  1       
add_139727_13/CI0->add_139727_13/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        82.456  2       
n178676                                                   NET DELAY            0.000        82.456  1       
add_139727_13/CI1->add_139727_13/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        82.734  2       
n166758                                                   NET DELAY            2.075        84.809  1       
add_139727_15/CI0->add_139727_15/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        85.087  2       
n178679                                                   NET DELAY            0.000        85.087  1       
add_139727_15/CI1->add_139727_15/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        85.365  2       
n166760                                                   NET DELAY            2.075        87.440  1       
add_139727_17/CI0->add_139727_17/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        87.718  2       
n178682                                                   NET DELAY            0.000        87.718  1       
add_139727_17/CI1->add_139727_17/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        87.996  2       
n166762                                                   NET DELAY            2.075        90.071  1       
add_139727_19/CI0->add_139727_19/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        90.349  2       
n178685                                                   NET DELAY            0.000        90.349  1       
add_139727_19/CI1->add_139727_19/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        90.627  2       
n166764                                                   NET DELAY            2.075        92.702  1       
add_139727_21/CI0->add_139727_21/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        92.980  2       
n178697                                                   NET DELAY            0.000        92.980  1       
add_139727_21/CI1->add_139727_21/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        93.258  2       
n166766                                                   NET DELAY            2.075        95.333  1       
add_139727_23/CI0->add_139727_23/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        95.611  2       
n178700                                                   NET DELAY            0.000        95.611  1       
add_139727_23/D1->add_139727_23/S1        SLICE           D1_TO_F1_DELAY       0.477        96.088  1       
n108_adj_50946                                            NET DELAY            2.075        98.163  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_res1_i0_i1/Q
Path End         : line_time_counter_res1_i0_i21/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 47
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -73.100 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           93.735
-----------------------------------------   ------
End-of-path arrival time( ns )              97.885

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{line_time_counter_res1_i0_i1/CK   line_time_counter_res1_i0_i2/CK}->line_time_counter_res1_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.541  2       
line_time_counter[1]                                      NET DELAY            2.075         7.616  1       
line_time_23__I_0_i4_4_lut/B->line_time_23__I_0_i4_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.093  1       
n4                                                        NET DELAY            2.075        10.168  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.645  1       
n6                                                        NET DELAY            2.075        12.720  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        13.197  1       
n8                                                        NET DELAY            2.075        15.272  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        15.749  1       
n10                                                       NET DELAY            2.075        17.824  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        18.301  1       
n12                                                       NET DELAY            2.075        20.376  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        20.853  1       
n14                                                       NET DELAY            2.075        22.928  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        23.405  1       
n16                                                       NET DELAY            2.075        25.480  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        25.957  1       
n18                                                       NET DELAY            2.075        28.032  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        28.509  1       
n20                                                       NET DELAY            2.075        30.584  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.061  1       
n22                                                       NET DELAY            2.075        33.136  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        33.613  1       
n24                                                       NET DELAY            2.075        35.688  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        36.165  1       
n26                                                       NET DELAY            2.075        38.240  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        38.717  1       
n28                                                       NET DELAY            2.075        40.792  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        41.269  1       
n30                                                       NET DELAY            2.075        43.344  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        43.821  1       
n32                                                       NET DELAY            2.075        45.896  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        46.373  1       
n34                                                       NET DELAY            2.075        48.448  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        48.925  1       
n36                                                       NET DELAY            2.075        51.000  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        51.477  1       
n38                                                       NET DELAY            2.075        53.552  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        54.029  1       
n40                                                       NET DELAY            2.075        56.104  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        56.581  1       
n42                                                       NET DELAY            2.075        58.656  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        59.133  1       
n44                                                       NET DELAY            2.075        61.208  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        61.685  25      
n46                                                       NET DELAY            2.075        63.760  1       
line_time_23__I_0_i48_3_lut/A->line_time_23__I_0_i48_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        64.237  2       
line_sync_N_150                                           NET DELAY            2.075        66.312  1       
add_139727_1/B0->add_139727_1/CO0         SLICE           B0_TO_COUT0_DELAY    0.358        66.670  2       
n178658                                                   NET DELAY            0.000        66.670  1       
add_139727_1/CI1->add_139727_1/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        66.948  2       
n166746                                                   NET DELAY            2.075        69.023  1       
add_139727_3/CI0->add_139727_3/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        69.301  2       
n178661                                                   NET DELAY            0.000        69.301  1       
add_139727_3/CI1->add_139727_3/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        69.579  2       
n166748                                                   NET DELAY            2.075        71.654  1       
add_139727_5/CI0->add_139727_5/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        71.932  2       
n178664                                                   NET DELAY            0.000        71.932  1       
add_139727_5/CI1->add_139727_5/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        72.210  2       
n166750                                                   NET DELAY            2.075        74.285  1       
add_139727_7/CI0->add_139727_7/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        74.563  2       
n178667                                                   NET DELAY            0.000        74.563  1       
add_139727_7/CI1->add_139727_7/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        74.841  2       
n166752                                                   NET DELAY            2.075        76.916  1       
add_139727_9/CI0->add_139727_9/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        77.194  2       
n178670                                                   NET DELAY            0.000        77.194  1       
add_139727_9/CI1->add_139727_9/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        77.472  2       
n166754                                                   NET DELAY            2.075        79.547  1       
add_139727_11/CI0->add_139727_11/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        79.825  2       
n178673                                                   NET DELAY            0.000        79.825  1       
add_139727_11/CI1->add_139727_11/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        80.103  2       
n166756                                                   NET DELAY            2.075        82.178  1       
add_139727_13/CI0->add_139727_13/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        82.456  2       
n178676                                                   NET DELAY            0.000        82.456  1       
add_139727_13/CI1->add_139727_13/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        82.734  2       
n166758                                                   NET DELAY            2.075        84.809  1       
add_139727_15/CI0->add_139727_15/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        85.087  2       
n178679                                                   NET DELAY            0.000        85.087  1       
add_139727_15/CI1->add_139727_15/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        85.365  2       
n166760                                                   NET DELAY            2.075        87.440  1       
add_139727_17/CI0->add_139727_17/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        87.718  2       
n178682                                                   NET DELAY            0.000        87.718  1       
add_139727_17/CI1->add_139727_17/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        87.996  2       
n166762                                                   NET DELAY            2.075        90.071  1       
add_139727_19/CI0->add_139727_19/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        90.349  2       
n178685                                                   NET DELAY            0.000        90.349  1       
add_139727_19/CI1->add_139727_19/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        90.627  2       
n166764                                                   NET DELAY            2.075        92.702  1       
add_139727_21/CI0->add_139727_21/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        92.980  2       
n178697                                                   NET DELAY            0.000        92.980  1       
add_139727_21/CI1->add_139727_21/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        93.258  2       
n166766                                                   NET DELAY            2.075        95.333  1       
add_139727_23/D0->add_139727_23/S0        SLICE           D0_TO_F0_DELAY       0.477        95.810  1       
n109_adj_50947                                            NET DELAY            2.075        97.885  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_res1_i0_i1/Q
Path End         : line_time_counter_res1_i0_i20/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 46
Delay Ratio      : 79.5% (route), 20.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -70.747 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           91.382
-----------------------------------------   ------
End-of-path arrival time( ns )              95.532

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{line_time_counter_res1_i0_i1/CK   line_time_counter_res1_i0_i2/CK}->line_time_counter_res1_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.541  2       
line_time_counter[1]                                      NET DELAY            2.075         7.616  1       
line_time_23__I_0_i4_4_lut/B->line_time_23__I_0_i4_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.093  1       
n4                                                        NET DELAY            2.075        10.168  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.645  1       
n6                                                        NET DELAY            2.075        12.720  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        13.197  1       
n8                                                        NET DELAY            2.075        15.272  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        15.749  1       
n10                                                       NET DELAY            2.075        17.824  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        18.301  1       
n12                                                       NET DELAY            2.075        20.376  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        20.853  1       
n14                                                       NET DELAY            2.075        22.928  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        23.405  1       
n16                                                       NET DELAY            2.075        25.480  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        25.957  1       
n18                                                       NET DELAY            2.075        28.032  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        28.509  1       
n20                                                       NET DELAY            2.075        30.584  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.061  1       
n22                                                       NET DELAY            2.075        33.136  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        33.613  1       
n24                                                       NET DELAY            2.075        35.688  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        36.165  1       
n26                                                       NET DELAY            2.075        38.240  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        38.717  1       
n28                                                       NET DELAY            2.075        40.792  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        41.269  1       
n30                                                       NET DELAY            2.075        43.344  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        43.821  1       
n32                                                       NET DELAY            2.075        45.896  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        46.373  1       
n34                                                       NET DELAY            2.075        48.448  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        48.925  1       
n36                                                       NET DELAY            2.075        51.000  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        51.477  1       
n38                                                       NET DELAY            2.075        53.552  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        54.029  1       
n40                                                       NET DELAY            2.075        56.104  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        56.581  1       
n42                                                       NET DELAY            2.075        58.656  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        59.133  1       
n44                                                       NET DELAY            2.075        61.208  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        61.685  25      
n46                                                       NET DELAY            2.075        63.760  1       
line_time_23__I_0_i48_3_lut/A->line_time_23__I_0_i48_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        64.237  2       
line_sync_N_150                                           NET DELAY            2.075        66.312  1       
add_139727_1/B0->add_139727_1/CO0         SLICE           B0_TO_COUT0_DELAY    0.358        66.670  2       
n178658                                                   NET DELAY            0.000        66.670  1       
add_139727_1/CI1->add_139727_1/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        66.948  2       
n166746                                                   NET DELAY            2.075        69.023  1       
add_139727_3/CI0->add_139727_3/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        69.301  2       
n178661                                                   NET DELAY            0.000        69.301  1       
add_139727_3/CI1->add_139727_3/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        69.579  2       
n166748                                                   NET DELAY            2.075        71.654  1       
add_139727_5/CI0->add_139727_5/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        71.932  2       
n178664                                                   NET DELAY            0.000        71.932  1       
add_139727_5/CI1->add_139727_5/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        72.210  2       
n166750                                                   NET DELAY            2.075        74.285  1       
add_139727_7/CI0->add_139727_7/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        74.563  2       
n178667                                                   NET DELAY            0.000        74.563  1       
add_139727_7/CI1->add_139727_7/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        74.841  2       
n166752                                                   NET DELAY            2.075        76.916  1       
add_139727_9/CI0->add_139727_9/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        77.194  2       
n178670                                                   NET DELAY            0.000        77.194  1       
add_139727_9/CI1->add_139727_9/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        77.472  2       
n166754                                                   NET DELAY            2.075        79.547  1       
add_139727_11/CI0->add_139727_11/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        79.825  2       
n178673                                                   NET DELAY            0.000        79.825  1       
add_139727_11/CI1->add_139727_11/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        80.103  2       
n166756                                                   NET DELAY            2.075        82.178  1       
add_139727_13/CI0->add_139727_13/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        82.456  2       
n178676                                                   NET DELAY            0.000        82.456  1       
add_139727_13/CI1->add_139727_13/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        82.734  2       
n166758                                                   NET DELAY            2.075        84.809  1       
add_139727_15/CI0->add_139727_15/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        85.087  2       
n178679                                                   NET DELAY            0.000        85.087  1       
add_139727_15/CI1->add_139727_15/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        85.365  2       
n166760                                                   NET DELAY            2.075        87.440  1       
add_139727_17/CI0->add_139727_17/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        87.718  2       
n178682                                                   NET DELAY            0.000        87.718  1       
add_139727_17/CI1->add_139727_17/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        87.996  2       
n166762                                                   NET DELAY            2.075        90.071  1       
add_139727_19/CI0->add_139727_19/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        90.349  2       
n178685                                                   NET DELAY            0.000        90.349  1       
add_139727_19/CI1->add_139727_19/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        90.627  2       
n166764                                                   NET DELAY            2.075        92.702  1       
add_139727_21/CI0->add_139727_21/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        92.980  2       
n178697                                                   NET DELAY            0.000        92.980  1       
add_139727_21/D1->add_139727_21/S1        SLICE           D1_TO_F1_DELAY       0.477        93.457  1       
n110_adj_50948                                            NET DELAY            2.075        95.532  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_res1_i0_i1/Q
Path End         : line_time_counter_res1_i0_i19/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 45
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -70.469 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           91.104
-----------------------------------------   ------
End-of-path arrival time( ns )              95.254

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{line_time_counter_res1_i0_i1/CK   line_time_counter_res1_i0_i2/CK}->line_time_counter_res1_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.541  2       
line_time_counter[1]                                      NET DELAY            2.075         7.616  1       
line_time_23__I_0_i4_4_lut/B->line_time_23__I_0_i4_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.093  1       
n4                                                        NET DELAY            2.075        10.168  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.645  1       
n6                                                        NET DELAY            2.075        12.720  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        13.197  1       
n8                                                        NET DELAY            2.075        15.272  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        15.749  1       
n10                                                       NET DELAY            2.075        17.824  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        18.301  1       
n12                                                       NET DELAY            2.075        20.376  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        20.853  1       
n14                                                       NET DELAY            2.075        22.928  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        23.405  1       
n16                                                       NET DELAY            2.075        25.480  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        25.957  1       
n18                                                       NET DELAY            2.075        28.032  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        28.509  1       
n20                                                       NET DELAY            2.075        30.584  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.061  1       
n22                                                       NET DELAY            2.075        33.136  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        33.613  1       
n24                                                       NET DELAY            2.075        35.688  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        36.165  1       
n26                                                       NET DELAY            2.075        38.240  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        38.717  1       
n28                                                       NET DELAY            2.075        40.792  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        41.269  1       
n30                                                       NET DELAY            2.075        43.344  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        43.821  1       
n32                                                       NET DELAY            2.075        45.896  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        46.373  1       
n34                                                       NET DELAY            2.075        48.448  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        48.925  1       
n36                                                       NET DELAY            2.075        51.000  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        51.477  1       
n38                                                       NET DELAY            2.075        53.552  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        54.029  1       
n40                                                       NET DELAY            2.075        56.104  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        56.581  1       
n42                                                       NET DELAY            2.075        58.656  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        59.133  1       
n44                                                       NET DELAY            2.075        61.208  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        61.685  25      
n46                                                       NET DELAY            2.075        63.760  1       
line_time_23__I_0_i48_3_lut/A->line_time_23__I_0_i48_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        64.237  2       
line_sync_N_150                                           NET DELAY            2.075        66.312  1       
add_139727_1/B0->add_139727_1/CO0         SLICE           B0_TO_COUT0_DELAY    0.358        66.670  2       
n178658                                                   NET DELAY            0.000        66.670  1       
add_139727_1/CI1->add_139727_1/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        66.948  2       
n166746                                                   NET DELAY            2.075        69.023  1       
add_139727_3/CI0->add_139727_3/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        69.301  2       
n178661                                                   NET DELAY            0.000        69.301  1       
add_139727_3/CI1->add_139727_3/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        69.579  2       
n166748                                                   NET DELAY            2.075        71.654  1       
add_139727_5/CI0->add_139727_5/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        71.932  2       
n178664                                                   NET DELAY            0.000        71.932  1       
add_139727_5/CI1->add_139727_5/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        72.210  2       
n166750                                                   NET DELAY            2.075        74.285  1       
add_139727_7/CI0->add_139727_7/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        74.563  2       
n178667                                                   NET DELAY            0.000        74.563  1       
add_139727_7/CI1->add_139727_7/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        74.841  2       
n166752                                                   NET DELAY            2.075        76.916  1       
add_139727_9/CI0->add_139727_9/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        77.194  2       
n178670                                                   NET DELAY            0.000        77.194  1       
add_139727_9/CI1->add_139727_9/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        77.472  2       
n166754                                                   NET DELAY            2.075        79.547  1       
add_139727_11/CI0->add_139727_11/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        79.825  2       
n178673                                                   NET DELAY            0.000        79.825  1       
add_139727_11/CI1->add_139727_11/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        80.103  2       
n166756                                                   NET DELAY            2.075        82.178  1       
add_139727_13/CI0->add_139727_13/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        82.456  2       
n178676                                                   NET DELAY            0.000        82.456  1       
add_139727_13/CI1->add_139727_13/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        82.734  2       
n166758                                                   NET DELAY            2.075        84.809  1       
add_139727_15/CI0->add_139727_15/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        85.087  2       
n178679                                                   NET DELAY            0.000        85.087  1       
add_139727_15/CI1->add_139727_15/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        85.365  2       
n166760                                                   NET DELAY            2.075        87.440  1       
add_139727_17/CI0->add_139727_17/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        87.718  2       
n178682                                                   NET DELAY            0.000        87.718  1       
add_139727_17/CI1->add_139727_17/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        87.996  2       
n166762                                                   NET DELAY            2.075        90.071  1       
add_139727_19/CI0->add_139727_19/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        90.349  2       
n178685                                                   NET DELAY            0.000        90.349  1       
add_139727_19/CI1->add_139727_19/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        90.627  2       
n166764                                                   NET DELAY            2.075        92.702  1       
add_139727_21/D0->add_139727_21/S0        SLICE           D0_TO_F0_DELAY       0.477        93.179  1       
n111_adj_50950                                            NET DELAY            2.075        95.254  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_res1_i0_i1/Q
Path End         : line_time_counter_res1_i0_i18/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 44
Delay Ratio      : 79.5% (route), 20.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -68.116 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           88.751
-----------------------------------------   ------
End-of-path arrival time( ns )              92.901

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{line_time_counter_res1_i0_i1/CK   line_time_counter_res1_i0_i2/CK}->line_time_counter_res1_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.541  2       
line_time_counter[1]                                      NET DELAY            2.075         7.616  1       
line_time_23__I_0_i4_4_lut/B->line_time_23__I_0_i4_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.093  1       
n4                                                        NET DELAY            2.075        10.168  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.645  1       
n6                                                        NET DELAY            2.075        12.720  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        13.197  1       
n8                                                        NET DELAY            2.075        15.272  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        15.749  1       
n10                                                       NET DELAY            2.075        17.824  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        18.301  1       
n12                                                       NET DELAY            2.075        20.376  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        20.853  1       
n14                                                       NET DELAY            2.075        22.928  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        23.405  1       
n16                                                       NET DELAY            2.075        25.480  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        25.957  1       
n18                                                       NET DELAY            2.075        28.032  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        28.509  1       
n20                                                       NET DELAY            2.075        30.584  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.061  1       
n22                                                       NET DELAY            2.075        33.136  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        33.613  1       
n24                                                       NET DELAY            2.075        35.688  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        36.165  1       
n26                                                       NET DELAY            2.075        38.240  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        38.717  1       
n28                                                       NET DELAY            2.075        40.792  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        41.269  1       
n30                                                       NET DELAY            2.075        43.344  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        43.821  1       
n32                                                       NET DELAY            2.075        45.896  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        46.373  1       
n34                                                       NET DELAY            2.075        48.448  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        48.925  1       
n36                                                       NET DELAY            2.075        51.000  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        51.477  1       
n38                                                       NET DELAY            2.075        53.552  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        54.029  1       
n40                                                       NET DELAY            2.075        56.104  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        56.581  1       
n42                                                       NET DELAY            2.075        58.656  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        59.133  1       
n44                                                       NET DELAY            2.075        61.208  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        61.685  25      
n46                                                       NET DELAY            2.075        63.760  1       
line_time_23__I_0_i48_3_lut/A->line_time_23__I_0_i48_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        64.237  2       
line_sync_N_150                                           NET DELAY            2.075        66.312  1       
add_139727_1/B0->add_139727_1/CO0         SLICE           B0_TO_COUT0_DELAY    0.358        66.670  2       
n178658                                                   NET DELAY            0.000        66.670  1       
add_139727_1/CI1->add_139727_1/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        66.948  2       
n166746                                                   NET DELAY            2.075        69.023  1       
add_139727_3/CI0->add_139727_3/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        69.301  2       
n178661                                                   NET DELAY            0.000        69.301  1       
add_139727_3/CI1->add_139727_3/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        69.579  2       
n166748                                                   NET DELAY            2.075        71.654  1       
add_139727_5/CI0->add_139727_5/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        71.932  2       
n178664                                                   NET DELAY            0.000        71.932  1       
add_139727_5/CI1->add_139727_5/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        72.210  2       
n166750                                                   NET DELAY            2.075        74.285  1       
add_139727_7/CI0->add_139727_7/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        74.563  2       
n178667                                                   NET DELAY            0.000        74.563  1       
add_139727_7/CI1->add_139727_7/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        74.841  2       
n166752                                                   NET DELAY            2.075        76.916  1       
add_139727_9/CI0->add_139727_9/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        77.194  2       
n178670                                                   NET DELAY            0.000        77.194  1       
add_139727_9/CI1->add_139727_9/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        77.472  2       
n166754                                                   NET DELAY            2.075        79.547  1       
add_139727_11/CI0->add_139727_11/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        79.825  2       
n178673                                                   NET DELAY            0.000        79.825  1       
add_139727_11/CI1->add_139727_11/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        80.103  2       
n166756                                                   NET DELAY            2.075        82.178  1       
add_139727_13/CI0->add_139727_13/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        82.456  2       
n178676                                                   NET DELAY            0.000        82.456  1       
add_139727_13/CI1->add_139727_13/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        82.734  2       
n166758                                                   NET DELAY            2.075        84.809  1       
add_139727_15/CI0->add_139727_15/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        85.087  2       
n178679                                                   NET DELAY            0.000        85.087  1       
add_139727_15/CI1->add_139727_15/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        85.365  2       
n166760                                                   NET DELAY            2.075        87.440  1       
add_139727_17/CI0->add_139727_17/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        87.718  2       
n178682                                                   NET DELAY            0.000        87.718  1       
add_139727_17/CI1->add_139727_17/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        87.996  2       
n166762                                                   NET DELAY            2.075        90.071  1       
add_139727_19/CI0->add_139727_19/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        90.349  2       
n178685                                                   NET DELAY            0.000        90.349  1       
add_139727_19/D1->add_139727_19/S1        SLICE           D1_TO_F1_DELAY       0.477        90.826  1       
n112_adj_50951                                            NET DELAY            2.075        92.901  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_res1_i0_i1/Q
Path End         : line_time_counter_res1_i0_i17/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 43
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -67.838 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           88.473
-----------------------------------------   ------
End-of-path arrival time( ns )              92.623

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{line_time_counter_res1_i0_i1/CK   line_time_counter_res1_i0_i2/CK}->line_time_counter_res1_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.541  2       
line_time_counter[1]                                      NET DELAY            2.075         7.616  1       
line_time_23__I_0_i4_4_lut/B->line_time_23__I_0_i4_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.093  1       
n4                                                        NET DELAY            2.075        10.168  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.645  1       
n6                                                        NET DELAY            2.075        12.720  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        13.197  1       
n8                                                        NET DELAY            2.075        15.272  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        15.749  1       
n10                                                       NET DELAY            2.075        17.824  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        18.301  1       
n12                                                       NET DELAY            2.075        20.376  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        20.853  1       
n14                                                       NET DELAY            2.075        22.928  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        23.405  1       
n16                                                       NET DELAY            2.075        25.480  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        25.957  1       
n18                                                       NET DELAY            2.075        28.032  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        28.509  1       
n20                                                       NET DELAY            2.075        30.584  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.061  1       
n22                                                       NET DELAY            2.075        33.136  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        33.613  1       
n24                                                       NET DELAY            2.075        35.688  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        36.165  1       
n26                                                       NET DELAY            2.075        38.240  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        38.717  1       
n28                                                       NET DELAY            2.075        40.792  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        41.269  1       
n30                                                       NET DELAY            2.075        43.344  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        43.821  1       
n32                                                       NET DELAY            2.075        45.896  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        46.373  1       
n34                                                       NET DELAY            2.075        48.448  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        48.925  1       
n36                                                       NET DELAY            2.075        51.000  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        51.477  1       
n38                                                       NET DELAY            2.075        53.552  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        54.029  1       
n40                                                       NET DELAY            2.075        56.104  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        56.581  1       
n42                                                       NET DELAY            2.075        58.656  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        59.133  1       
n44                                                       NET DELAY            2.075        61.208  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        61.685  25      
n46                                                       NET DELAY            2.075        63.760  1       
line_time_23__I_0_i48_3_lut/A->line_time_23__I_0_i48_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        64.237  2       
line_sync_N_150                                           NET DELAY            2.075        66.312  1       
add_139727_1/B0->add_139727_1/CO0         SLICE           B0_TO_COUT0_DELAY    0.358        66.670  2       
n178658                                                   NET DELAY            0.000        66.670  1       
add_139727_1/CI1->add_139727_1/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        66.948  2       
n166746                                                   NET DELAY            2.075        69.023  1       
add_139727_3/CI0->add_139727_3/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        69.301  2       
n178661                                                   NET DELAY            0.000        69.301  1       
add_139727_3/CI1->add_139727_3/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        69.579  2       
n166748                                                   NET DELAY            2.075        71.654  1       
add_139727_5/CI0->add_139727_5/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        71.932  2       
n178664                                                   NET DELAY            0.000        71.932  1       
add_139727_5/CI1->add_139727_5/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        72.210  2       
n166750                                                   NET DELAY            2.075        74.285  1       
add_139727_7/CI0->add_139727_7/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        74.563  2       
n178667                                                   NET DELAY            0.000        74.563  1       
add_139727_7/CI1->add_139727_7/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        74.841  2       
n166752                                                   NET DELAY            2.075        76.916  1       
add_139727_9/CI0->add_139727_9/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        77.194  2       
n178670                                                   NET DELAY            0.000        77.194  1       
add_139727_9/CI1->add_139727_9/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        77.472  2       
n166754                                                   NET DELAY            2.075        79.547  1       
add_139727_11/CI0->add_139727_11/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        79.825  2       
n178673                                                   NET DELAY            0.000        79.825  1       
add_139727_11/CI1->add_139727_11/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        80.103  2       
n166756                                                   NET DELAY            2.075        82.178  1       
add_139727_13/CI0->add_139727_13/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        82.456  2       
n178676                                                   NET DELAY            0.000        82.456  1       
add_139727_13/CI1->add_139727_13/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        82.734  2       
n166758                                                   NET DELAY            2.075        84.809  1       
add_139727_15/CI0->add_139727_15/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        85.087  2       
n178679                                                   NET DELAY            0.000        85.087  1       
add_139727_15/CI1->add_139727_15/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        85.365  2       
n166760                                                   NET DELAY            2.075        87.440  1       
add_139727_17/CI0->add_139727_17/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        87.718  2       
n178682                                                   NET DELAY            0.000        87.718  1       
add_139727_17/CI1->add_139727_17/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        87.996  2       
n166762                                                   NET DELAY            2.075        90.071  1       
add_139727_19/D0->add_139727_19/S0        SLICE           D0_TO_F0_DELAY       0.477        90.548  1       
n113_adj_50949                                            NET DELAY            2.075        92.623  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_res1_i0_i1/Q
Path End         : line_time_counter_res1_i0_i16/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 42
Delay Ratio      : 79.5% (route), 20.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -65.485 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           86.120
-----------------------------------------   ------
End-of-path arrival time( ns )              90.270

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{line_time_counter_res1_i0_i1/CK   line_time_counter_res1_i0_i2/CK}->line_time_counter_res1_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.541  2       
line_time_counter[1]                                      NET DELAY            2.075         7.616  1       
line_time_23__I_0_i4_4_lut/B->line_time_23__I_0_i4_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.093  1       
n4                                                        NET DELAY            2.075        10.168  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.645  1       
n6                                                        NET DELAY            2.075        12.720  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        13.197  1       
n8                                                        NET DELAY            2.075        15.272  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        15.749  1       
n10                                                       NET DELAY            2.075        17.824  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        18.301  1       
n12                                                       NET DELAY            2.075        20.376  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        20.853  1       
n14                                                       NET DELAY            2.075        22.928  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        23.405  1       
n16                                                       NET DELAY            2.075        25.480  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        25.957  1       
n18                                                       NET DELAY            2.075        28.032  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        28.509  1       
n20                                                       NET DELAY            2.075        30.584  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.061  1       
n22                                                       NET DELAY            2.075        33.136  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        33.613  1       
n24                                                       NET DELAY            2.075        35.688  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        36.165  1       
n26                                                       NET DELAY            2.075        38.240  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        38.717  1       
n28                                                       NET DELAY            2.075        40.792  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        41.269  1       
n30                                                       NET DELAY            2.075        43.344  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        43.821  1       
n32                                                       NET DELAY            2.075        45.896  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        46.373  1       
n34                                                       NET DELAY            2.075        48.448  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        48.925  1       
n36                                                       NET DELAY            2.075        51.000  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        51.477  1       
n38                                                       NET DELAY            2.075        53.552  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        54.029  1       
n40                                                       NET DELAY            2.075        56.104  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        56.581  1       
n42                                                       NET DELAY            2.075        58.656  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        59.133  1       
n44                                                       NET DELAY            2.075        61.208  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        61.685  25      
n46                                                       NET DELAY            2.075        63.760  1       
line_time_23__I_0_i48_3_lut/A->line_time_23__I_0_i48_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        64.237  2       
line_sync_N_150                                           NET DELAY            2.075        66.312  1       
add_139727_1/B0->add_139727_1/CO0         SLICE           B0_TO_COUT0_DELAY    0.358        66.670  2       
n178658                                                   NET DELAY            0.000        66.670  1       
add_139727_1/CI1->add_139727_1/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        66.948  2       
n166746                                                   NET DELAY            2.075        69.023  1       
add_139727_3/CI0->add_139727_3/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        69.301  2       
n178661                                                   NET DELAY            0.000        69.301  1       
add_139727_3/CI1->add_139727_3/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        69.579  2       
n166748                                                   NET DELAY            2.075        71.654  1       
add_139727_5/CI0->add_139727_5/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        71.932  2       
n178664                                                   NET DELAY            0.000        71.932  1       
add_139727_5/CI1->add_139727_5/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        72.210  2       
n166750                                                   NET DELAY            2.075        74.285  1       
add_139727_7/CI0->add_139727_7/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        74.563  2       
n178667                                                   NET DELAY            0.000        74.563  1       
add_139727_7/CI1->add_139727_7/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        74.841  2       
n166752                                                   NET DELAY            2.075        76.916  1       
add_139727_9/CI0->add_139727_9/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        77.194  2       
n178670                                                   NET DELAY            0.000        77.194  1       
add_139727_9/CI1->add_139727_9/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        77.472  2       
n166754                                                   NET DELAY            2.075        79.547  1       
add_139727_11/CI0->add_139727_11/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        79.825  2       
n178673                                                   NET DELAY            0.000        79.825  1       
add_139727_11/CI1->add_139727_11/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        80.103  2       
n166756                                                   NET DELAY            2.075        82.178  1       
add_139727_13/CI0->add_139727_13/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        82.456  2       
n178676                                                   NET DELAY            0.000        82.456  1       
add_139727_13/CI1->add_139727_13/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        82.734  2       
n166758                                                   NET DELAY            2.075        84.809  1       
add_139727_15/CI0->add_139727_15/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        85.087  2       
n178679                                                   NET DELAY            0.000        85.087  1       
add_139727_15/CI1->add_139727_15/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        85.365  2       
n166760                                                   NET DELAY            2.075        87.440  1       
add_139727_17/CI0->add_139727_17/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        87.718  2       
n178682                                                   NET DELAY            0.000        87.718  1       
add_139727_17/D1->add_139727_17/S1        SLICE           D1_TO_F1_DELAY       0.477        88.195  1       
n114_adj_50952                                            NET DELAY            2.075        90.270  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_res1_i0_i1/Q
Path End         : line_time_counter_res1_i0_i15/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 41
Delay Ratio      : 79.8% (route), 20.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -65.207 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           85.842
-----------------------------------------   ------
End-of-path arrival time( ns )              89.992

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{line_time_counter_res1_i0_i1/CK   line_time_counter_res1_i0_i2/CK}->line_time_counter_res1_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.541  2       
line_time_counter[1]                                      NET DELAY            2.075         7.616  1       
line_time_23__I_0_i4_4_lut/B->line_time_23__I_0_i4_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.093  1       
n4                                                        NET DELAY            2.075        10.168  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.645  1       
n6                                                        NET DELAY            2.075        12.720  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        13.197  1       
n8                                                        NET DELAY            2.075        15.272  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        15.749  1       
n10                                                       NET DELAY            2.075        17.824  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        18.301  1       
n12                                                       NET DELAY            2.075        20.376  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        20.853  1       
n14                                                       NET DELAY            2.075        22.928  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        23.405  1       
n16                                                       NET DELAY            2.075        25.480  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        25.957  1       
n18                                                       NET DELAY            2.075        28.032  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        28.509  1       
n20                                                       NET DELAY            2.075        30.584  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.061  1       
n22                                                       NET DELAY            2.075        33.136  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        33.613  1       
n24                                                       NET DELAY            2.075        35.688  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        36.165  1       
n26                                                       NET DELAY            2.075        38.240  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        38.717  1       
n28                                                       NET DELAY            2.075        40.792  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        41.269  1       
n30                                                       NET DELAY            2.075        43.344  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        43.821  1       
n32                                                       NET DELAY            2.075        45.896  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        46.373  1       
n34                                                       NET DELAY            2.075        48.448  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        48.925  1       
n36                                                       NET DELAY            2.075        51.000  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        51.477  1       
n38                                                       NET DELAY            2.075        53.552  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        54.029  1       
n40                                                       NET DELAY            2.075        56.104  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        56.581  1       
n42                                                       NET DELAY            2.075        58.656  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        59.133  1       
n44                                                       NET DELAY            2.075        61.208  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        61.685  25      
n46                                                       NET DELAY            2.075        63.760  1       
line_time_23__I_0_i48_3_lut/A->line_time_23__I_0_i48_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        64.237  2       
line_sync_N_150                                           NET DELAY            2.075        66.312  1       
add_139727_1/B0->add_139727_1/CO0         SLICE           B0_TO_COUT0_DELAY    0.358        66.670  2       
n178658                                                   NET DELAY            0.000        66.670  1       
add_139727_1/CI1->add_139727_1/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        66.948  2       
n166746                                                   NET DELAY            2.075        69.023  1       
add_139727_3/CI0->add_139727_3/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        69.301  2       
n178661                                                   NET DELAY            0.000        69.301  1       
add_139727_3/CI1->add_139727_3/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        69.579  2       
n166748                                                   NET DELAY            2.075        71.654  1       
add_139727_5/CI0->add_139727_5/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        71.932  2       
n178664                                                   NET DELAY            0.000        71.932  1       
add_139727_5/CI1->add_139727_5/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        72.210  2       
n166750                                                   NET DELAY            2.075        74.285  1       
add_139727_7/CI0->add_139727_7/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        74.563  2       
n178667                                                   NET DELAY            0.000        74.563  1       
add_139727_7/CI1->add_139727_7/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        74.841  2       
n166752                                                   NET DELAY            2.075        76.916  1       
add_139727_9/CI0->add_139727_9/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        77.194  2       
n178670                                                   NET DELAY            0.000        77.194  1       
add_139727_9/CI1->add_139727_9/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        77.472  2       
n166754                                                   NET DELAY            2.075        79.547  1       
add_139727_11/CI0->add_139727_11/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        79.825  2       
n178673                                                   NET DELAY            0.000        79.825  1       
add_139727_11/CI1->add_139727_11/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        80.103  2       
n166756                                                   NET DELAY            2.075        82.178  1       
add_139727_13/CI0->add_139727_13/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        82.456  2       
n178676                                                   NET DELAY            0.000        82.456  1       
add_139727_13/CI1->add_139727_13/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        82.734  2       
n166758                                                   NET DELAY            2.075        84.809  1       
add_139727_15/CI0->add_139727_15/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        85.087  2       
n178679                                                   NET DELAY            0.000        85.087  1       
add_139727_15/CI1->add_139727_15/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        85.365  2       
n166760                                                   NET DELAY            2.075        87.440  1       
add_139727_17/D0->add_139727_17/S0        SLICE           D0_TO_F0_DELAY       0.477        87.917  1       
n115_adj_50954                                            NET DELAY            2.075        89.992  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_res1_i0_i1/Q
Path End         : line_time_counter_res1_i0_i14/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 40
Delay Ratio      : 79.5% (route), 20.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -62.854 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           83.489
-----------------------------------------   ------
End-of-path arrival time( ns )              87.639

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{line_time_counter_res1_i0_i1/CK   line_time_counter_res1_i0_i2/CK}->line_time_counter_res1_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.541  2       
line_time_counter[1]                                      NET DELAY            2.075         7.616  1       
line_time_23__I_0_i4_4_lut/B->line_time_23__I_0_i4_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.093  1       
n4                                                        NET DELAY            2.075        10.168  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.645  1       
n6                                                        NET DELAY            2.075        12.720  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        13.197  1       
n8                                                        NET DELAY            2.075        15.272  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        15.749  1       
n10                                                       NET DELAY            2.075        17.824  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        18.301  1       
n12                                                       NET DELAY            2.075        20.376  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        20.853  1       
n14                                                       NET DELAY            2.075        22.928  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        23.405  1       
n16                                                       NET DELAY            2.075        25.480  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        25.957  1       
n18                                                       NET DELAY            2.075        28.032  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        28.509  1       
n20                                                       NET DELAY            2.075        30.584  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.061  1       
n22                                                       NET DELAY            2.075        33.136  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        33.613  1       
n24                                                       NET DELAY            2.075        35.688  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        36.165  1       
n26                                                       NET DELAY            2.075        38.240  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        38.717  1       
n28                                                       NET DELAY            2.075        40.792  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        41.269  1       
n30                                                       NET DELAY            2.075        43.344  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        43.821  1       
n32                                                       NET DELAY            2.075        45.896  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        46.373  1       
n34                                                       NET DELAY            2.075        48.448  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        48.925  1       
n36                                                       NET DELAY            2.075        51.000  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        51.477  1       
n38                                                       NET DELAY            2.075        53.552  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        54.029  1       
n40                                                       NET DELAY            2.075        56.104  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        56.581  1       
n42                                                       NET DELAY            2.075        58.656  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        59.133  1       
n44                                                       NET DELAY            2.075        61.208  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        61.685  25      
n46                                                       NET DELAY            2.075        63.760  1       
line_time_23__I_0_i48_3_lut/A->line_time_23__I_0_i48_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        64.237  2       
line_sync_N_150                                           NET DELAY            2.075        66.312  1       
add_139727_1/B0->add_139727_1/CO0         SLICE           B0_TO_COUT0_DELAY    0.358        66.670  2       
n178658                                                   NET DELAY            0.000        66.670  1       
add_139727_1/CI1->add_139727_1/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        66.948  2       
n166746                                                   NET DELAY            2.075        69.023  1       
add_139727_3/CI0->add_139727_3/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        69.301  2       
n178661                                                   NET DELAY            0.000        69.301  1       
add_139727_3/CI1->add_139727_3/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        69.579  2       
n166748                                                   NET DELAY            2.075        71.654  1       
add_139727_5/CI0->add_139727_5/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        71.932  2       
n178664                                                   NET DELAY            0.000        71.932  1       
add_139727_5/CI1->add_139727_5/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        72.210  2       
n166750                                                   NET DELAY            2.075        74.285  1       
add_139727_7/CI0->add_139727_7/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        74.563  2       
n178667                                                   NET DELAY            0.000        74.563  1       
add_139727_7/CI1->add_139727_7/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        74.841  2       
n166752                                                   NET DELAY            2.075        76.916  1       
add_139727_9/CI0->add_139727_9/CO0        SLICE           CIN0_TO_COUT0_DELAY  0.278        77.194  2       
n178670                                                   NET DELAY            0.000        77.194  1       
add_139727_9/CI1->add_139727_9/CO1        SLICE           CIN1_TO_COUT1_DELAY  0.278        77.472  2       
n166754                                                   NET DELAY            2.075        79.547  1       
add_139727_11/CI0->add_139727_11/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        79.825  2       
n178673                                                   NET DELAY            0.000        79.825  1       
add_139727_11/CI1->add_139727_11/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        80.103  2       
n166756                                                   NET DELAY            2.075        82.178  1       
add_139727_13/CI0->add_139727_13/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        82.456  2       
n178676                                                   NET DELAY            0.000        82.456  1       
add_139727_13/CI1->add_139727_13/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        82.734  2       
n166758                                                   NET DELAY            2.075        84.809  1       
add_139727_15/CI0->add_139727_15/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        85.087  2       
n178679                                                   NET DELAY            0.000        85.087  1       
add_139727_15/D1->add_139727_15/S1        SLICE           D1_TO_F1_DELAY       0.477        85.564  1       
n116_adj_50955                                            NET DELAY            2.075        87.639  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.3  Setup path details for constraint: create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 
----------------------------------------------------------------------
1663 endpoints scored, 1105 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : EBR
MPW Pin          : RCLK
MPW Period       : 1.34 ns
Clock Period     : 30.303 ns
Period margin    : 28.963 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc0/bank_counter_i0_i1/Q
Path End         : tlc0/data_i0_i352/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 13
Delay Ratio      : 88.8% (route), 11.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -28.672 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Master Clock Source Latency                         0.000
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       27.125
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      56.898

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Master Clock Source Latency                   0.000
+ Source Clock Path Delay                      27.125
+ Data Path Delay                              58.446
--------------------------------------------   ------
End-of-path arrival time( ns )                 85.571

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
tlc0/bank_counter_i0_i1/CK->tlc0/bank_counter_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY       1.391        28.516  124     
tlc0/bank_offset[9]                                       NET DELAY             6.225        34.741  1       
tlc0/add_124357_1/B1->tlc0/add_124357_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY     0.358        35.099  2       
tlc0/n166705                                              NET DELAY             2.075        37.174  1       
tlc0/add_124357_3/CI0->tlc0/add_124357_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY   0.278        37.452  2       
tlc0/n178610                                              NET DELAY             0.000        37.452  1       
tlc0/add_124357_3/CI1->tlc0/add_124357_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY   0.278        37.730  2       
tlc0/n166707                                              NET DELAY             2.075        39.805  1       
tlc0/add_124357_5/D0->tlc0/add_124357_5/S0
                                          SLICE           D0_TO_F0_DELAY        0.477        40.282  453     
tlc0/bank_offset[7]                                       NET DELAY            24.900        65.182  1       
tlc0/i2_2_lut_adj_21704/A->tlc0/i2_2_lut_adj_21704/Z
                                          SLICE           A0_TO_F0_DELAY        0.477        65.659  2       
tlc0/n4_adj_49147                                         NET DELAY             2.075        67.734  1       
tlc0/i2_3_lut_4_lut_adj_21598/D->tlc0/i2_3_lut_4_lut_adj_21598/Z
                                          SLICE           D0_TO_F0_DELAY        0.477        68.211  2       
tlc0/n154506                                              NET DELAY             2.075        70.286  1       
tlc0/i1_3_lut/C->tlc0/i1_3_lut/Z          SLICE           C0_TO_F0_DELAY        0.477        70.763  1       
tlc0/n232_adj_49281                                       NET DELAY             2.075        72.838  1       
tlc0/i147788_4_lut/B->tlc0/i147788_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY        0.477        73.315  1       
tlc0/n173819                                              NET DELAY             2.075        75.390  1       
tlc0/i1_4_lut_adj_21367/C->tlc0/i1_4_lut_adj_21367/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        75.867  1       
tlc0/n4_adj_49274                                         NET DELAY             2.075        77.942  1       
tlc0/i1_4_lut_4_lut_adj_22230/C->tlc0/i1_4_lut_4_lut_adj_22230/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        78.419  16      
tlc0/n14_adj_49514                                        NET DELAY             2.075        80.494  1       
tlc0/i1_3_lut_adj_21565/C->tlc0/i1_3_lut_adj_21565/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        80.971  1       
tlc0/n225_adj_49625                                       NET DELAY             2.075        83.046  1       
tlc0/i128209_4_lut/C->tlc0/i128209_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY        0.450        83.496  1       
tlc0/n154841                                              NET DELAY             2.075        85.571  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc0/bank_counter_i0_i1/Q
Path End         : tlc0/data_i0_i353/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 13
Delay Ratio      : 88.8% (route), 11.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -28.672 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Master Clock Source Latency                         0.000
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       27.125
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      56.898

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Master Clock Source Latency                   0.000
+ Source Clock Path Delay                      27.125
+ Data Path Delay                              58.446
--------------------------------------------   ------
End-of-path arrival time( ns )                 85.571

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
tlc0/bank_counter_i0_i1/CK->tlc0/bank_counter_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY       1.391        28.516  124     
tlc0/bank_offset[9]                                       NET DELAY             6.225        34.741  1       
tlc0/add_124357_1/B1->tlc0/add_124357_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY     0.358        35.099  2       
tlc0/n166705                                              NET DELAY             2.075        37.174  1       
tlc0/add_124357_3/CI0->tlc0/add_124357_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY   0.278        37.452  2       
tlc0/n178610                                              NET DELAY             0.000        37.452  1       
tlc0/add_124357_3/CI1->tlc0/add_124357_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY   0.278        37.730  2       
tlc0/n166707                                              NET DELAY             2.075        39.805  1       
tlc0/add_124357_5/D0->tlc0/add_124357_5/S0
                                          SLICE           D0_TO_F0_DELAY        0.477        40.282  453     
tlc0/bank_offset[7]                                       NET DELAY            24.900        65.182  1       
tlc0/i2_2_lut_adj_21704/A->tlc0/i2_2_lut_adj_21704/Z
                                          SLICE           A0_TO_F0_DELAY        0.477        65.659  2       
tlc0/n4_adj_49147                                         NET DELAY             2.075        67.734  1       
tlc0/i2_3_lut_4_lut_adj_21598/D->tlc0/i2_3_lut_4_lut_adj_21598/Z
                                          SLICE           D0_TO_F0_DELAY        0.477        68.211  2       
tlc0/n154506                                              NET DELAY             2.075        70.286  1       
tlc0/i1_3_lut/C->tlc0/i1_3_lut/Z          SLICE           C0_TO_F0_DELAY        0.477        70.763  1       
tlc0/n232_adj_49281                                       NET DELAY             2.075        72.838  1       
tlc0/i147788_4_lut/B->tlc0/i147788_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY        0.477        73.315  1       
tlc0/n173819                                              NET DELAY             2.075        75.390  1       
tlc0/i1_4_lut_adj_21367/C->tlc0/i1_4_lut_adj_21367/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        75.867  1       
tlc0/n4_adj_49274                                         NET DELAY             2.075        77.942  1       
tlc0/i1_4_lut_4_lut_adj_22230/C->tlc0/i1_4_lut_4_lut_adj_22230/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        78.419  16      
tlc0/n14_adj_49514                                        NET DELAY             2.075        80.494  1       
tlc0/i1_3_lut_4_lut_adj_21971/C->tlc0/i1_3_lut_4_lut_adj_21971/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        80.971  1       
tlc0/n215_adj_49575                                       NET DELAY             2.075        83.046  1       
tlc0/i128211_4_lut/C->tlc0/i128211_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY        0.450        83.496  1       
tlc0/n154843                                              NET DELAY             2.075        85.571  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc0/bank_counter_i0_i1/Q
Path End         : tlc0/data_i0_i354/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 13
Delay Ratio      : 88.8% (route), 11.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -28.672 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Master Clock Source Latency                         0.000
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       27.125
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      56.898

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Master Clock Source Latency                   0.000
+ Source Clock Path Delay                      27.125
+ Data Path Delay                              58.446
--------------------------------------------   ------
End-of-path arrival time( ns )                 85.571

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
tlc0/bank_counter_i0_i1/CK->tlc0/bank_counter_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY       1.391        28.516  124     
tlc0/bank_offset[9]                                       NET DELAY             6.225        34.741  1       
tlc0/add_124357_1/B1->tlc0/add_124357_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY     0.358        35.099  2       
tlc0/n166705                                              NET DELAY             2.075        37.174  1       
tlc0/add_124357_3/CI0->tlc0/add_124357_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY   0.278        37.452  2       
tlc0/n178610                                              NET DELAY             0.000        37.452  1       
tlc0/add_124357_3/CI1->tlc0/add_124357_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY   0.278        37.730  2       
tlc0/n166707                                              NET DELAY             2.075        39.805  1       
tlc0/add_124357_5/D0->tlc0/add_124357_5/S0
                                          SLICE           D0_TO_F0_DELAY        0.477        40.282  453     
tlc0/bank_offset[7]                                       NET DELAY            24.900        65.182  1       
tlc0/i2_2_lut_adj_21704/A->tlc0/i2_2_lut_adj_21704/Z
                                          SLICE           A0_TO_F0_DELAY        0.477        65.659  2       
tlc0/n4_adj_49147                                         NET DELAY             2.075        67.734  1       
tlc0/i2_3_lut_4_lut_adj_21598/D->tlc0/i2_3_lut_4_lut_adj_21598/Z
                                          SLICE           D0_TO_F0_DELAY        0.477        68.211  2       
tlc0/n154506                                              NET DELAY             2.075        70.286  1       
tlc0/i1_3_lut/C->tlc0/i1_3_lut/Z          SLICE           C0_TO_F0_DELAY        0.477        70.763  1       
tlc0/n232_adj_49281                                       NET DELAY             2.075        72.838  1       
tlc0/i147788_4_lut/B->tlc0/i147788_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY        0.477        73.315  1       
tlc0/n173819                                              NET DELAY             2.075        75.390  1       
tlc0/i1_4_lut_adj_21367/C->tlc0/i1_4_lut_adj_21367/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        75.867  1       
tlc0/n4_adj_49274                                         NET DELAY             2.075        77.942  1       
tlc0/i1_4_lut_4_lut_adj_22230/C->tlc0/i1_4_lut_4_lut_adj_22230/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        78.419  16      
tlc0/n14_adj_49514                                        NET DELAY             2.075        80.494  1       
tlc0/i1_3_lut_4_lut_adj_22895/C->tlc0/i1_3_lut_4_lut_adj_22895/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        80.971  1       
tlc0/n215_adj_49557                                       NET DELAY             2.075        83.046  1       
tlc0/i128213_4_lut/C->tlc0/i128213_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY        0.450        83.496  1       
tlc0/n154845                                              NET DELAY             2.075        85.571  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc0/bank_counter_i0_i1/Q
Path End         : tlc0/data_i0_i355/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 13
Delay Ratio      : 88.8% (route), 11.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -28.672 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Master Clock Source Latency                         0.000
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       27.125
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      56.898

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Master Clock Source Latency                   0.000
+ Source Clock Path Delay                      27.125
+ Data Path Delay                              58.446
--------------------------------------------   ------
End-of-path arrival time( ns )                 85.571

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
tlc0/bank_counter_i0_i1/CK->tlc0/bank_counter_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY       1.391        28.516  124     
tlc0/bank_offset[9]                                       NET DELAY             6.225        34.741  1       
tlc0/add_124357_1/B1->tlc0/add_124357_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY     0.358        35.099  2       
tlc0/n166705                                              NET DELAY             2.075        37.174  1       
tlc0/add_124357_3/CI0->tlc0/add_124357_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY   0.278        37.452  2       
tlc0/n178610                                              NET DELAY             0.000        37.452  1       
tlc0/add_124357_3/CI1->tlc0/add_124357_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY   0.278        37.730  2       
tlc0/n166707                                              NET DELAY             2.075        39.805  1       
tlc0/add_124357_5/D0->tlc0/add_124357_5/S0
                                          SLICE           D0_TO_F0_DELAY        0.477        40.282  453     
tlc0/bank_offset[7]                                       NET DELAY            24.900        65.182  1       
tlc0/i2_2_lut_adj_21704/A->tlc0/i2_2_lut_adj_21704/Z
                                          SLICE           A0_TO_F0_DELAY        0.477        65.659  2       
tlc0/n4_adj_49147                                         NET DELAY             2.075        67.734  1       
tlc0/i2_3_lut_4_lut_adj_21598/D->tlc0/i2_3_lut_4_lut_adj_21598/Z
                                          SLICE           D0_TO_F0_DELAY        0.477        68.211  2       
tlc0/n154506                                              NET DELAY             2.075        70.286  1       
tlc0/i1_3_lut/C->tlc0/i1_3_lut/Z          SLICE           C0_TO_F0_DELAY        0.477        70.763  1       
tlc0/n232_adj_49281                                       NET DELAY             2.075        72.838  1       
tlc0/i147788_4_lut/B->tlc0/i147788_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY        0.477        73.315  1       
tlc0/n173819                                              NET DELAY             2.075        75.390  1       
tlc0/i1_4_lut_adj_21367/C->tlc0/i1_4_lut_adj_21367/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        75.867  1       
tlc0/n4_adj_49274                                         NET DELAY             2.075        77.942  1       
tlc0/i1_4_lut_4_lut_adj_22230/C->tlc0/i1_4_lut_4_lut_adj_22230/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        78.419  16      
tlc0/n14_adj_49514                                        NET DELAY             2.075        80.494  1       
tlc0/i1_3_lut_4_lut_adj_22833/C->tlc0/i1_3_lut_4_lut_adj_22833/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        80.971  1       
tlc0/n205_adj_49508                                       NET DELAY             2.075        83.046  1       
tlc0/i128214_4_lut/C->tlc0/i128214_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY        0.450        83.496  1       
tlc0/n154846                                              NET DELAY             2.075        85.571  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc0/bank_counter_i0_i1/Q
Path End         : tlc0/data_i0_i356/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 13
Delay Ratio      : 88.8% (route), 11.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -28.672 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Master Clock Source Latency                         0.000
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       27.125
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      56.898

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Master Clock Source Latency                   0.000
+ Source Clock Path Delay                      27.125
+ Data Path Delay                              58.446
--------------------------------------------   ------
End-of-path arrival time( ns )                 85.571

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
tlc0/bank_counter_i0_i1/CK->tlc0/bank_counter_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY       1.391        28.516  124     
tlc0/bank_offset[9]                                       NET DELAY             6.225        34.741  1       
tlc0/add_124357_1/B1->tlc0/add_124357_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY     0.358        35.099  2       
tlc0/n166705                                              NET DELAY             2.075        37.174  1       
tlc0/add_124357_3/CI0->tlc0/add_124357_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY   0.278        37.452  2       
tlc0/n178610                                              NET DELAY             0.000        37.452  1       
tlc0/add_124357_3/CI1->tlc0/add_124357_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY   0.278        37.730  2       
tlc0/n166707                                              NET DELAY             2.075        39.805  1       
tlc0/add_124357_5/D0->tlc0/add_124357_5/S0
                                          SLICE           D0_TO_F0_DELAY        0.477        40.282  453     
tlc0/bank_offset[7]                                       NET DELAY            24.900        65.182  1       
tlc0/i2_2_lut_adj_21704/A->tlc0/i2_2_lut_adj_21704/Z
                                          SLICE           A0_TO_F0_DELAY        0.477        65.659  2       
tlc0/n4_adj_49147                                         NET DELAY             2.075        67.734  1       
tlc0/i2_3_lut_4_lut_adj_21598/D->tlc0/i2_3_lut_4_lut_adj_21598/Z
                                          SLICE           D0_TO_F0_DELAY        0.477        68.211  2       
tlc0/n154506                                              NET DELAY             2.075        70.286  1       
tlc0/i1_3_lut/C->tlc0/i1_3_lut/Z          SLICE           C0_TO_F0_DELAY        0.477        70.763  1       
tlc0/n232_adj_49281                                       NET DELAY             2.075        72.838  1       
tlc0/i147788_4_lut/B->tlc0/i147788_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY        0.477        73.315  1       
tlc0/n173819                                              NET DELAY             2.075        75.390  1       
tlc0/i1_4_lut_adj_21367/C->tlc0/i1_4_lut_adj_21367/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        75.867  1       
tlc0/n4_adj_49274                                         NET DELAY             2.075        77.942  1       
tlc0/i1_4_lut_4_lut_adj_22230/C->tlc0/i1_4_lut_4_lut_adj_22230/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        78.419  16      
tlc0/n14_adj_49514                                        NET DELAY             2.075        80.494  1       
tlc0/i1_3_lut_4_lut_adj_21998/C->tlc0/i1_3_lut_4_lut_adj_21998/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        80.971  1       
tlc0/n215_adj_50144                                       NET DELAY             2.075        83.046  1       
tlc0/i128216_4_lut/C->tlc0/i128216_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY        0.450        83.496  1       
tlc0/n154848                                              NET DELAY             2.075        85.571  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc0/bank_counter_i0_i1/Q
Path End         : tlc0/data_i0_i357/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 13
Delay Ratio      : 88.8% (route), 11.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -28.672 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Master Clock Source Latency                         0.000
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       27.125
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      56.898

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Master Clock Source Latency                   0.000
+ Source Clock Path Delay                      27.125
+ Data Path Delay                              58.446
--------------------------------------------   ------
End-of-path arrival time( ns )                 85.571

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
tlc0/bank_counter_i0_i1/CK->tlc0/bank_counter_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY       1.391        28.516  124     
tlc0/bank_offset[9]                                       NET DELAY             6.225        34.741  1       
tlc0/add_124357_1/B1->tlc0/add_124357_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY     0.358        35.099  2       
tlc0/n166705                                              NET DELAY             2.075        37.174  1       
tlc0/add_124357_3/CI0->tlc0/add_124357_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY   0.278        37.452  2       
tlc0/n178610                                              NET DELAY             0.000        37.452  1       
tlc0/add_124357_3/CI1->tlc0/add_124357_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY   0.278        37.730  2       
tlc0/n166707                                              NET DELAY             2.075        39.805  1       
tlc0/add_124357_5/D0->tlc0/add_124357_5/S0
                                          SLICE           D0_TO_F0_DELAY        0.477        40.282  453     
tlc0/bank_offset[7]                                       NET DELAY            24.900        65.182  1       
tlc0/i2_2_lut_adj_21704/A->tlc0/i2_2_lut_adj_21704/Z
                                          SLICE           A0_TO_F0_DELAY        0.477        65.659  2       
tlc0/n4_adj_49147                                         NET DELAY             2.075        67.734  1       
tlc0/i2_3_lut_4_lut_adj_21598/D->tlc0/i2_3_lut_4_lut_adj_21598/Z
                                          SLICE           D0_TO_F0_DELAY        0.477        68.211  2       
tlc0/n154506                                              NET DELAY             2.075        70.286  1       
tlc0/i1_3_lut/C->tlc0/i1_3_lut/Z          SLICE           C0_TO_F0_DELAY        0.477        70.763  1       
tlc0/n232_adj_49281                                       NET DELAY             2.075        72.838  1       
tlc0/i147788_4_lut/B->tlc0/i147788_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY        0.477        73.315  1       
tlc0/n173819                                              NET DELAY             2.075        75.390  1       
tlc0/i1_4_lut_adj_21367/C->tlc0/i1_4_lut_adj_21367/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        75.867  1       
tlc0/n4_adj_49274                                         NET DELAY             2.075        77.942  1       
tlc0/i1_4_lut_4_lut_adj_22230/C->tlc0/i1_4_lut_4_lut_adj_22230/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        78.419  16      
tlc0/n14_adj_49514                                        NET DELAY             2.075        80.494  1       
tlc0/i1_3_lut_4_lut_adj_21607/C->tlc0/i1_3_lut_4_lut_adj_21607/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        80.971  1       
tlc0/n205_adj_49692                                       NET DELAY             2.075        83.046  1       
tlc0/i128217_4_lut/C->tlc0/i128217_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY        0.450        83.496  1       
tlc0/n154849                                              NET DELAY             2.075        85.571  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc0/bank_counter_i0_i1/Q
Path End         : tlc0/data_i0_i358/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 13
Delay Ratio      : 88.8% (route), 11.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -28.672 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Master Clock Source Latency                         0.000
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       27.125
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      56.898

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Master Clock Source Latency                   0.000
+ Source Clock Path Delay                      27.125
+ Data Path Delay                              58.446
--------------------------------------------   ------
End-of-path arrival time( ns )                 85.571

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
tlc0/bank_counter_i0_i1/CK->tlc0/bank_counter_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY       1.391        28.516  124     
tlc0/bank_offset[9]                                       NET DELAY             6.225        34.741  1       
tlc0/add_124357_1/B1->tlc0/add_124357_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY     0.358        35.099  2       
tlc0/n166705                                              NET DELAY             2.075        37.174  1       
tlc0/add_124357_3/CI0->tlc0/add_124357_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY   0.278        37.452  2       
tlc0/n178610                                              NET DELAY             0.000        37.452  1       
tlc0/add_124357_3/CI1->tlc0/add_124357_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY   0.278        37.730  2       
tlc0/n166707                                              NET DELAY             2.075        39.805  1       
tlc0/add_124357_5/D0->tlc0/add_124357_5/S0
                                          SLICE           D0_TO_F0_DELAY        0.477        40.282  453     
tlc0/bank_offset[7]                                       NET DELAY            24.900        65.182  1       
tlc0/i2_2_lut_adj_21704/A->tlc0/i2_2_lut_adj_21704/Z
                                          SLICE           A0_TO_F0_DELAY        0.477        65.659  2       
tlc0/n4_adj_49147                                         NET DELAY             2.075        67.734  1       
tlc0/i2_3_lut_4_lut_adj_21598/D->tlc0/i2_3_lut_4_lut_adj_21598/Z
                                          SLICE           D0_TO_F0_DELAY        0.477        68.211  2       
tlc0/n154506                                              NET DELAY             2.075        70.286  1       
tlc0/i1_3_lut/C->tlc0/i1_3_lut/Z          SLICE           C0_TO_F0_DELAY        0.477        70.763  1       
tlc0/n232_adj_49281                                       NET DELAY             2.075        72.838  1       
tlc0/i147788_4_lut/B->tlc0/i147788_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY        0.477        73.315  1       
tlc0/n173819                                              NET DELAY             2.075        75.390  1       
tlc0/i1_4_lut_adj_21367/C->tlc0/i1_4_lut_adj_21367/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        75.867  1       
tlc0/n4_adj_49274                                         NET DELAY             2.075        77.942  1       
tlc0/i1_4_lut_4_lut_adj_22230/C->tlc0/i1_4_lut_4_lut_adj_22230/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        78.419  16      
tlc0/n14_adj_49514                                        NET DELAY             2.075        80.494  1       
tlc0/i1_3_lut_4_lut_adj_21498/C->tlc0/i1_3_lut_4_lut_adj_21498/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        80.971  1       
tlc0/n205_adj_49515                                       NET DELAY             2.075        83.046  1       
tlc0/i128218_4_lut/C->tlc0/i128218_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY        0.450        83.496  1       
tlc0/n154850                                              NET DELAY             2.075        85.571  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc0/bank_counter_i0_i1/Q
Path End         : tlc0/data_i0_i359/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 13
Delay Ratio      : 88.8% (route), 11.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -28.672 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Master Clock Source Latency                         0.000
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       27.125
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      56.898

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Master Clock Source Latency                   0.000
+ Source Clock Path Delay                      27.125
+ Data Path Delay                              58.446
--------------------------------------------   ------
End-of-path arrival time( ns )                 85.571

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
tlc0/bank_counter_i0_i1/CK->tlc0/bank_counter_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY       1.391        28.516  124     
tlc0/bank_offset[9]                                       NET DELAY             6.225        34.741  1       
tlc0/add_124357_1/B1->tlc0/add_124357_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY     0.358        35.099  2       
tlc0/n166705                                              NET DELAY             2.075        37.174  1       
tlc0/add_124357_3/CI0->tlc0/add_124357_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY   0.278        37.452  2       
tlc0/n178610                                              NET DELAY             0.000        37.452  1       
tlc0/add_124357_3/CI1->tlc0/add_124357_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY   0.278        37.730  2       
tlc0/n166707                                              NET DELAY             2.075        39.805  1       
tlc0/add_124357_5/D0->tlc0/add_124357_5/S0
                                          SLICE           D0_TO_F0_DELAY        0.477        40.282  453     
tlc0/bank_offset[7]                                       NET DELAY            24.900        65.182  1       
tlc0/i2_2_lut_adj_21704/A->tlc0/i2_2_lut_adj_21704/Z
                                          SLICE           A0_TO_F0_DELAY        0.477        65.659  2       
tlc0/n4_adj_49147                                         NET DELAY             2.075        67.734  1       
tlc0/i2_3_lut_4_lut_adj_21598/D->tlc0/i2_3_lut_4_lut_adj_21598/Z
                                          SLICE           D0_TO_F0_DELAY        0.477        68.211  2       
tlc0/n154506                                              NET DELAY             2.075        70.286  1       
tlc0/i1_3_lut/C->tlc0/i1_3_lut/Z          SLICE           C0_TO_F0_DELAY        0.477        70.763  1       
tlc0/n232_adj_49281                                       NET DELAY             2.075        72.838  1       
tlc0/i147788_4_lut/B->tlc0/i147788_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY        0.477        73.315  1       
tlc0/n173819                                              NET DELAY             2.075        75.390  1       
tlc0/i1_4_lut_adj_21367/C->tlc0/i1_4_lut_adj_21367/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        75.867  1       
tlc0/n4_adj_49274                                         NET DELAY             2.075        77.942  1       
tlc0/i1_4_lut_4_lut_adj_22230/C->tlc0/i1_4_lut_4_lut_adj_22230/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        78.419  16      
tlc0/n14_adj_49514                                        NET DELAY             2.075        80.494  1       
tlc0/i1_3_lut_4_lut_adj_23043/C->tlc0/i1_3_lut_4_lut_adj_23043/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        80.971  1       
tlc0/n195_adj_50231                                       NET DELAY             2.075        83.046  1       
tlc0/i128219_4_lut/C->tlc0/i128219_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY        0.450        83.496  1       
tlc0/n154851                                              NET DELAY             2.075        85.571  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc0/bank_counter_i0_i1/Q
Path End         : tlc0/data_i0_i360/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 13
Delay Ratio      : 88.8% (route), 11.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -28.672 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Master Clock Source Latency                         0.000
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       27.125
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      56.898

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Master Clock Source Latency                   0.000
+ Source Clock Path Delay                      27.125
+ Data Path Delay                              58.446
--------------------------------------------   ------
End-of-path arrival time( ns )                 85.571

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
tlc0/bank_counter_i0_i1/CK->tlc0/bank_counter_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY       1.391        28.516  124     
tlc0/bank_offset[9]                                       NET DELAY             6.225        34.741  1       
tlc0/add_124357_1/B1->tlc0/add_124357_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY     0.358        35.099  2       
tlc0/n166705                                              NET DELAY             2.075        37.174  1       
tlc0/add_124357_3/CI0->tlc0/add_124357_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY   0.278        37.452  2       
tlc0/n178610                                              NET DELAY             0.000        37.452  1       
tlc0/add_124357_3/CI1->tlc0/add_124357_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY   0.278        37.730  2       
tlc0/n166707                                              NET DELAY             2.075        39.805  1       
tlc0/add_124357_5/D0->tlc0/add_124357_5/S0
                                          SLICE           D0_TO_F0_DELAY        0.477        40.282  453     
tlc0/bank_offset[7]                                       NET DELAY            24.900        65.182  1       
tlc0/i2_2_lut_adj_21704/A->tlc0/i2_2_lut_adj_21704/Z
                                          SLICE           A0_TO_F0_DELAY        0.477        65.659  2       
tlc0/n4_adj_49147                                         NET DELAY             2.075        67.734  1       
tlc0/i2_3_lut_4_lut_adj_21598/D->tlc0/i2_3_lut_4_lut_adj_21598/Z
                                          SLICE           D0_TO_F0_DELAY        0.477        68.211  2       
tlc0/n154506                                              NET DELAY             2.075        70.286  1       
tlc0/i1_3_lut/C->tlc0/i1_3_lut/Z          SLICE           C0_TO_F0_DELAY        0.477        70.763  1       
tlc0/n232_adj_49281                                       NET DELAY             2.075        72.838  1       
tlc0/i147788_4_lut/B->tlc0/i147788_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY        0.477        73.315  1       
tlc0/n173819                                              NET DELAY             2.075        75.390  1       
tlc0/i1_4_lut_adj_21367/C->tlc0/i1_4_lut_adj_21367/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        75.867  1       
tlc0/n4_adj_49274                                         NET DELAY             2.075        77.942  1       
tlc0/i1_4_lut_4_lut_adj_22230/C->tlc0/i1_4_lut_4_lut_adj_22230/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        78.419  16      
tlc0/n14_adj_49514                                        NET DELAY             2.075        80.494  1       
tlc0/i1_3_lut_4_lut_adj_22361/C->tlc0/i1_3_lut_4_lut_adj_22361/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        80.971  1       
tlc0/n215_adj_50180                                       NET DELAY             2.075        83.046  1       
tlc0/i128220_4_lut/C->tlc0/i128220_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY        0.450        83.496  1       
tlc0/n154852                                              NET DELAY             2.075        85.571  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc0/bank_counter_i0_i1/Q
Path End         : tlc0/data_i0_i361/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 13
Delay Ratio      : 88.8% (route), 11.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -28.672 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Master Clock Source Latency                         0.000
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       27.125
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      56.898

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Master Clock Source Latency                   0.000
+ Source Clock Path Delay                      27.125
+ Data Path Delay                              58.446
--------------------------------------------   ------
End-of-path arrival time( ns )                 85.571

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
tlc0/bank_counter_i0_i1/CK->tlc0/bank_counter_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY       1.391        28.516  124     
tlc0/bank_offset[9]                                       NET DELAY             6.225        34.741  1       
tlc0/add_124357_1/B1->tlc0/add_124357_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY     0.358        35.099  2       
tlc0/n166705                                              NET DELAY             2.075        37.174  1       
tlc0/add_124357_3/CI0->tlc0/add_124357_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY   0.278        37.452  2       
tlc0/n178610                                              NET DELAY             0.000        37.452  1       
tlc0/add_124357_3/CI1->tlc0/add_124357_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY   0.278        37.730  2       
tlc0/n166707                                              NET DELAY             2.075        39.805  1       
tlc0/add_124357_5/D0->tlc0/add_124357_5/S0
                                          SLICE           D0_TO_F0_DELAY        0.477        40.282  453     
tlc0/bank_offset[7]                                       NET DELAY            24.900        65.182  1       
tlc0/i2_2_lut_adj_21704/A->tlc0/i2_2_lut_adj_21704/Z
                                          SLICE           A0_TO_F0_DELAY        0.477        65.659  2       
tlc0/n4_adj_49147                                         NET DELAY             2.075        67.734  1       
tlc0/i2_3_lut_4_lut_adj_21598/D->tlc0/i2_3_lut_4_lut_adj_21598/Z
                                          SLICE           D0_TO_F0_DELAY        0.477        68.211  2       
tlc0/n154506                                              NET DELAY             2.075        70.286  1       
tlc0/i1_3_lut/C->tlc0/i1_3_lut/Z          SLICE           C0_TO_F0_DELAY        0.477        70.763  1       
tlc0/n232_adj_49281                                       NET DELAY             2.075        72.838  1       
tlc0/i147788_4_lut/B->tlc0/i147788_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY        0.477        73.315  1       
tlc0/n173819                                              NET DELAY             2.075        75.390  1       
tlc0/i1_4_lut_adj_21367/C->tlc0/i1_4_lut_adj_21367/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        75.867  1       
tlc0/n4_adj_49274                                         NET DELAY             2.075        77.942  1       
tlc0/i1_4_lut_4_lut_adj_22230/C->tlc0/i1_4_lut_4_lut_adj_22230/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        78.419  16      
tlc0/n14_adj_49514                                        NET DELAY             2.075        80.494  1       
tlc0/i1_3_lut_4_lut_adj_22099/C->tlc0/i1_3_lut_4_lut_adj_22099/Z
                                          SLICE           C0_TO_F0_DELAY        0.477        80.971  1       
tlc0/n205_adj_50125                                       NET DELAY             2.075        83.046  1       
tlc0/i128221_4_lut/C->tlc0/i128221_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY        0.450        83.496  1       
tlc0/n154853                                              NET DELAY             2.075        85.571  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 
----------------------------------------------------------------------
116 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_cdc_i0_i0/DI0
Path End         : frame_cdc_i0_i1/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 75.7% (route), 24.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.483 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   4.150
+ Data Path Delay                           5.483
-----------------------------------------   -----
End-of-path arrival time( ns )              9.633

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name          Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ------------------  -----  ------------  ------  
frame_cdc_i0_i0/INCLK->frame_cdc_i0_i0/DI0
                                          IOLOGIC         INCLK_TO_DI0_DELAY  0.883         5.033  1       
frame_cdc[0]                                              NET DELAY           2.075         7.108  1       
i128615_3_lut_3_lut/B->i128615_3_lut_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY      0.450         7.558  1       
n155247                                                   NET DELAY           2.075         9.633  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122263__i0/Q
Path End         : frame_time_counter_122263__i0/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.141

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
frame_time_counter_122263__i0/CK->frame_time_counter_122263__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.541  2       
frame_time_counter[0]                                     NET DELAY        2.075         7.616  1       
frame_time_counter_122263_add_4_1/C1->frame_time_counter_122263_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.066  1       
n125_adj_50937                                            NET DELAY        2.075        10.141  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_cdc_i0_i1/Q
Path End         : frame_sync_c/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.141

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
frame_cdc_i0_i1/CK->frame_cdc_i0_i1/Q     SLICE           CLK_TO_Q0_DELAY  1.391         5.541  2       
frame_cdc[1]                                              NET DELAY        2.075         7.616  1       
i128618_3_lut_3_lut/B->i128618_3_lut_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450         8.066  1       
n155250                                                   NET DELAY        2.075        10.141  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_sync_c/Q
Path End         : prev_frame_sync_c/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.141

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
frame_sync_c/CK->frame_sync_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  3       
frame_sync                                                NET DELAY        2.075         7.616  1       
i128623_3_lut_3_lut/B->i128623_3_lut_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450         8.066  1       
n155255                                                   NET DELAY        2.075        10.141  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122263__i1/Q
Path End         : frame_time_counter_122263__i1/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.141

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{frame_time_counter_122263__i1/CK   frame_time_counter_122263__i2/CK}->frame_time_counter_122263__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.541  2       
frame_time_counter[1]                                     NET DELAY        2.075         7.616  1       
frame_time_counter_122263_add_4_3/C0->frame_time_counter_122263_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.066  1       
n124_adj_50940                                            NET DELAY        2.075        10.141  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122263__i2/Q
Path End         : frame_time_counter_122263__i2/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.141

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{frame_time_counter_122263__i1/CK   frame_time_counter_122263__i2/CK}->frame_time_counter_122263__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.541  2       
frame_time_counter[2]                                     NET DELAY        2.075         7.616  1       
frame_time_counter_122263_add_4_3/C1->frame_time_counter_122263_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.066  1       
n123_adj_50943                                            NET DELAY        2.075        10.141  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i8/Q
Path End         : line_time_i0_i8/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.141

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
line_time_i0_i8/CK->line_time_i0_i8/Q     SLICE           CLK_TO_Q0_DELAY  1.391         5.541  3       
line_time[8]                                              NET DELAY        2.075         7.616  1       
i128543_3_lut/A->i128543_3_lut/Z          SLICE           A0_TO_F0_DELAY   0.450         8.066  1       
n155175                                                   NET DELAY        2.075        10.141  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i7/Q
Path End         : line_time_i0_i7/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.141

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
line_time_i0_i7/CK->line_time_i0_i7/Q     SLICE           CLK_TO_Q0_DELAY  1.391         5.541  3       
line_time[7]                                              NET DELAY        2.075         7.616  1       
i128547_3_lut/A->i128547_3_lut/Z          SLICE           A0_TO_F0_DELAY   0.450         8.066  1       
n155179                                                   NET DELAY        2.075        10.141  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i10/Q
Path End         : line_time_i0_i10/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.141

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
line_time_i0_i10/CK->line_time_i0_i10/Q   SLICE           CLK_TO_Q0_DELAY  1.391         5.541  3       
line_time[10]                                             NET DELAY        2.075         7.616  1       
i128548_3_lut/A->i128548_3_lut/Z          SLICE           A0_TO_F0_DELAY   0.450         8.066  1       
n155180                                                   NET DELAY        2.075        10.141  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i12/Q
Path End         : line_time_i0_i12/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.141

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
line_time_i0_i12/CK->line_time_i0_i12/Q   SLICE           CLK_TO_Q0_DELAY  1.391         5.541  3       
line_time[12]                                             NET DELAY        2.075         7.616  1       
i128549_3_lut/A->i128549_3_lut/Z          SLICE           A0_TO_F0_DELAY   0.450         8.066  1       
n155181                                                   NET DELAY        2.075        10.141  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.3  Hold path details for constraint: create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 
----------------------------------------------------------------------
1663 endpoints scored, 44 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_sync_i0/Q
Path End         : tlc0/line_cdc_i0/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 22.975 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -16.984 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        27.125
+ Hold Time                                           -0.000
--------------------------------------------------   -------
End-of-path required time( ns )                      360.458

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              5.991
------------------------------------------   -------
End-of-path arrival time( ns )               343.474

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
line_sync_i0/CK->line_sync_i0/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  3       
line_sync_c                                               NET DELAY        2.075         7.616  1       
SLICE_167/A0->SLICE_167/F0                SLICE           A0_TO_F0_DELAY   0.450         8.066  1       
line_sync_c/sig_002/FeedThruLUT                           NET DELAY        2.075        10.141  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i6/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 22.975 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -16.957 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        27.125
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      359.981

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              5.541
------------------------------------------   -------
End-of-path arrival time( ns )               343.024

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/aempty_flag_impl.aempty_flag_r/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 22.975 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -16.957 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        27.125
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      359.981

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              5.541
------------------------------------------   -------
End-of-path arrival time( ns )               343.024

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/empty_r/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 22.975 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -16.957 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        27.125
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      359.981

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              5.541
------------------------------------------   -------
End-of-path arrival time( ns )               343.024

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i1/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 22.975 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -16.957 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        27.125
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      359.981

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              5.541
------------------------------------------   -------
End-of-path arrival time( ns )               343.024

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i3/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 22.975 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -16.957 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        27.125
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      359.981

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              5.541
------------------------------------------   -------
End-of-path arrival time( ns )               343.024

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i7/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 22.975 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -16.957 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        27.125
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      359.981

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              5.541
------------------------------------------   -------
End-of-path arrival time( ns )               343.024

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i9/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 22.975 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -16.957 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        27.125
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      359.981

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              5.541
------------------------------------------   -------
End-of-path arrival time( ns )               343.024

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i2/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 22.975 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -16.957 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        27.125
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      359.981

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              5.541
------------------------------------------   -------
End-of-path arrival time( ns )               343.024

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i5/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 22.975 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -16.957 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        27.125
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      359.981

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              5.541
------------------------------------------   -------
End-of-path arrival time( ns )               343.024

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  56      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  616     
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  616     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

