<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Datapath.twx Datapath.ncd -o Datapath.twr Datapath.pcf

</twCmdLine><twDesign>Datapath.ncd</twDesign><twDesignPath>Datapath.ncd</twDesignPath><twPCF>Datapath.pcf</twPCF><twPcfPath>Datapath.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx25t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2698 - No timing constraints found, doing default enumeration.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twDataSheet anchorID="6" twNameLen="15"><twSUH2ClkList anchorID="7" twDestWidth="14" twPhaseWidth="13"><twDest>mem_clk</twDest><twSUH2Clk ><twSrc>mem_addr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.179</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.132</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_addr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.009</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.156</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_addr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.672</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.095</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_addr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.047</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.007</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_addr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.866</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.224</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_addr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.417</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.318</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_addr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.667</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.440</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_addr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.389</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.037</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_datain&lt;0&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.643</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.101</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_datain&lt;1&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.623</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.034</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_datain&lt;2&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.583</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.054</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_datain&lt;3&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.255</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.833</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_datain&lt;4&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.635</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.059</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_datain&lt;5&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.068</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_datain&lt;6&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.201</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.812</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_datain&lt;7&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.696</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.090</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_datain&lt;8&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.361</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.901</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_datain&lt;9&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.580</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.996</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_datain&lt;10&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.175</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.804</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_datain&lt;11&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.355</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.881</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_datain&lt;12&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.148</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.777</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_datain&lt;13&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.739</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.498</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_datain&lt;14&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.690</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.504</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_datain&lt;15&gt;</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.792</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.574</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_ren</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.336</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.141</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_wen</twSrc><twSUHTime twInternalClk ="mem_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.443</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.566</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="8" twDestWidth="12" twPhaseWidth="12"><twDest>pc_clk</twDest><twSUH2Clk ><twSrc>pc_en</twSrc><twSUHTime twInternalClk ="pc_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.247</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.975</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>pc_ext&lt;0&gt;</twSrc><twSUHTime twInternalClk ="pc_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.865</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.560</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>pc_ext&lt;1&gt;</twSrc><twSUHTime twInternalClk ="pc_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.975</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.568</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>pc_ext&lt;2&gt;</twSrc><twSUHTime twInternalClk ="pc_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.385</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.382</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>pc_ext&lt;3&gt;</twSrc><twSUHTime twInternalClk ="pc_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.464</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.527</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>pc_ext&lt;4&gt;</twSrc><twSUHTime twInternalClk ="pc_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.466</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.356</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>pc_ext&lt;5&gt;</twSrc><twSUHTime twInternalClk ="pc_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.749</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.515</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>pc_ext&lt;6&gt;</twSrc><twSUHTime twInternalClk ="pc_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.372</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.222</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>pc_ext&lt;7&gt;</twSrc><twSUHTime twInternalClk ="pc_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.207</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.424</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>pc_ext&lt;8&gt;</twSrc><twSUHTime twInternalClk ="pc_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.227</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.280</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>pc_ext&lt;9&gt;</twSrc><twSUHTime twInternalClk ="pc_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.212</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.223</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>pc_ext&lt;10&gt;</twSrc><twSUHTime twInternalClk ="pc_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.235</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.326</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>pc_ext&lt;11&gt;</twSrc><twSUHTime twInternalClk ="pc_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.257</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.261</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>pc_ext&lt;12&gt;</twSrc><twSUHTime twInternalClk ="pc_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.865</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.158</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>pc_ext&lt;13&gt;</twSrc><twSUHTime twInternalClk ="pc_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.237</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.280</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>pc_ext&lt;14&gt;</twSrc><twSUHTime twInternalClk ="pc_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.650</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.061</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>pc_ext&lt;15&gt;</twSrc><twSUHTime twInternalClk ="pc_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.478</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.170</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>pc_inc0_jum1</twSrc><twSUHTime twInternalClk ="pc_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.669</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.802</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rst_n</twSrc><twSUHTime twInternalClk ="pc_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.768</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-4.234</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="9" twDestWidth="12" twPhaseWidth="12"><twDest>rf_clk</twDest><twSUH2Clk ><twSrc>LHI</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.553</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.596</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>LLI</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.083</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.569</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>add0_sub1</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.341</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.695</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ctro_outR</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.328</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.395</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ext_imm</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.101</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.774</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ext_immB&lt;0&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.773</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.872</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ext_immB&lt;1&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.062</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.734</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ext_immB&lt;2&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.408</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.908</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ext_immB&lt;3&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.708</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.571</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ext_immB&lt;4&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.774</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.882</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ext_immB&lt;5&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.041</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.748</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ext_immB&lt;6&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.708</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.317</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ext_immB&lt;7&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.708</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.793</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ext_immB&lt;8&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.538</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.010</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ext_immB&lt;9&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.867</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.400</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ext_immB&lt;10&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.304</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.659</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ext_immB&lt;11&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.287</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.176</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ext_immB&lt;12&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.801</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.234</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ext_immB&lt;13&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.122</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.531</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ext_immB&lt;14&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.742</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.790</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ext_immB&lt;15&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.779</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.743</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_addr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.165</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.335</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_addr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.157</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.381</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_addr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.645</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.112</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_addr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.829</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.274</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_addr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.798</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.194</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_addr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.539</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.205</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_addr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.615</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.205</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_addr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.549</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.808</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_ren</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.879</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.912</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mem_wen</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.352</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.396</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rf_addr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.555</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.258</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rf_addr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.690</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.439</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rf_addr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.325</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.680</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rf_en</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.973</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.004</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rf_op&lt;0&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.844</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.520</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rf_op&lt;1&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.832</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.058</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rf_readA&lt;0&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.435</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.693</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rf_readA&lt;1&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.786</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.661</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rf_readA&lt;2&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.774</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.464</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rf_readB&lt;0&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.054</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.427</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rf_readB&lt;1&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.003</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.189</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rf_readB&lt;2&gt;</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.583</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.174</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rst_n</twSrc><twSUHTime twInternalClk ="rf_clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.914</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.545</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="10" twDestWidth="15" twPhaseWidth="13"><twSrc>mem_clk</twSrc><twClk2Out  twOutPad = "mem_dataout&lt;0&gt;" twMinTime = "5.232" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.916" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="mem_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;1&gt;" twMinTime = "5.576" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.490" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="mem_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;2&gt;" twMinTime = "5.060" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.639" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="mem_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;3&gt;" twMinTime = "5.238" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.906" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="mem_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;4&gt;" twMinTime = "5.371" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.112" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="mem_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;5&gt;" twMinTime = "5.194" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.847" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="mem_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;6&gt;" twMinTime = "5.144" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.811" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="mem_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;7&gt;" twMinTime = "5.342" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.072" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="mem_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;8&gt;" twMinTime = "5.802" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.700" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="mem_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;9&gt;" twMinTime = "5.700" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.598" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="mem_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;10&gt;" twMinTime = "5.739" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.668" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="mem_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;11&gt;" twMinTime = "4.944" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.434" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="mem_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;12&gt;" twMinTime = "5.639" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.464" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="mem_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;13&gt;" twMinTime = "5.048" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.618" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="mem_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;14&gt;" twMinTime = "5.692" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.521" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="mem_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;15&gt;" twMinTime = "5.402" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.056" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="mem_clk_BUFGP" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="11" twDestWidth="15" twPhaseWidth="12"><twSrc>pc_clk</twSrc><twClk2Out  twOutPad = "mem_dataout&lt;0&gt;" twMinTime = "5.700" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.766" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;1&gt;" twMinTime = "6.056" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.425" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;2&gt;" twMinTime = "5.626" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.032" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;3&gt;" twMinTime = "5.695" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.430" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;4&gt;" twMinTime = "5.966" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.292" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;5&gt;" twMinTime = "5.671" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.123" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;6&gt;" twMinTime = "5.637" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.851" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;7&gt;" twMinTime = "5.953" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.242" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;8&gt;" twMinTime = "6.536" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.363" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;9&gt;" twMinTime = "6.186" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.926" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;10&gt;" twMinTime = "6.460" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.957" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;11&gt;" twMinTime = "5.455" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.437" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;12&gt;" twMinTime = "6.243" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.881" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;13&gt;" twMinTime = "5.551" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.070" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;14&gt;" twMinTime = "6.258" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.126" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "mem_dataout&lt;15&gt;" twMinTime = "6.010" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.540" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pc_addr&lt;0&gt;" twMinTime = "4.252" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.115" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pc_addr&lt;1&gt;" twMinTime = "4.293" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.172" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pc_addr&lt;2&gt;" twMinTime = "4.116" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.913" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pc_addr&lt;3&gt;" twMinTime = "4.116" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.913" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pc_addr&lt;4&gt;" twMinTime = "5.387" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.036" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pc_addr&lt;5&gt;" twMinTime = "5.183" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.652" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pc_addr&lt;6&gt;" twMinTime = "5.273" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.821" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pc_addr&lt;7&gt;" twMinTime = "4.942" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.278" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pc_addr&lt;8&gt;" twMinTime = "5.266" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.649" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pc_addr&lt;9&gt;" twMinTime = "4.816" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.057" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pc_addr&lt;10&gt;" twMinTime = "5.150" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.504" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pc_addr&lt;11&gt;" twMinTime = "4.411" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.393" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pc_addr&lt;12&gt;" twMinTime = "5.255" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.630" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pc_addr&lt;13&gt;" twMinTime = "5.594" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.203" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pc_addr&lt;14&gt;" twMinTime = "4.629" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.782" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pc_addr&lt;15&gt;" twMinTime = "5.363" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.862" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="pc_clk_BUFGP" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="12" twDestWidth="11" twPhaseWidth="12"><twSrc>rf_clk</twSrc><twClk2Out  twOutPad = "C" twMinTime = "4.413" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.610" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "N" twMinTime = "5.513" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.420" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "OutR&lt;0&gt;" twMinTime = "3.977" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.643" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "OutR&lt;1&gt;" twMinTime = "3.931" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.531" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "OutR&lt;2&gt;" twMinTime = "3.691" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.204" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "OutR&lt;3&gt;" twMinTime = "3.746" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.311" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "OutR&lt;4&gt;" twMinTime = "3.550" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.036" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "OutR&lt;5&gt;" twMinTime = "3.558" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.059" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "OutR&lt;6&gt;" twMinTime = "3.772" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.339" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "OutR&lt;7&gt;" twMinTime = "3.639" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.229" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "OutR&lt;8&gt;" twMinTime = "4.507" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.517" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "OutR&lt;9&gt;" twMinTime = "4.524" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.545" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "OutR&lt;10&gt;" twMinTime = "4.139" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.988" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "OutR&lt;11&gt;" twMinTime = "4.757" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.931" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "OutR&lt;12&gt;" twMinTime = "4.330" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.261" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "OutR&lt;13&gt;" twMinTime = "4.524" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.514" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "OutR&lt;14&gt;" twMinTime = "4.268" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.193" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "OutR&lt;15&gt;" twMinTime = "4.174" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.985" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "V" twMinTime = "4.677" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.370" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "Z" twMinTime = "5.852" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.492" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "alu_out&lt;0&gt;" twMinTime = "5.809" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.152" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "alu_out&lt;1&gt;" twMinTime = "5.357" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.403" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "alu_out&lt;2&gt;" twMinTime = "5.668" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.876" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "alu_out&lt;3&gt;" twMinTime = "5.530" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.839" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "alu_out&lt;4&gt;" twMinTime = "4.871" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.001" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "alu_out&lt;5&gt;" twMinTime = "5.055" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.108" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "alu_out&lt;6&gt;" twMinTime = "5.833" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.157" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "alu_out&lt;7&gt;" twMinTime = "5.254" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.843" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "alu_out&lt;8&gt;" twMinTime = "5.643" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.922" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "alu_out&lt;9&gt;" twMinTime = "6.604" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.636" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "alu_out&lt;10&gt;" twMinTime = "6.571" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.688" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "alu_out&lt;11&gt;" twMinTime = "6.312" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.215" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "alu_out&lt;12&gt;" twMinTime = "6.036" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.040" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "alu_out&lt;13&gt;" twMinTime = "6.401" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.340" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "alu_out&lt;14&gt;" twMinTime = "5.856" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.946" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "alu_out&lt;15&gt;" twMinTime = "6.173" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.813" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rf_B&lt;0&gt;" twMinTime = "4.252" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.407" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rf_B&lt;1&gt;" twMinTime = "3.897" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.055" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rf_B&lt;2&gt;" twMinTime = "4.050" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.200" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rf_B&lt;3&gt;" twMinTime = "3.870" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.143" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rf_B&lt;4&gt;" twMinTime = "4.112" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.625" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rf_B&lt;5&gt;" twMinTime = "4.090" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.176" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rf_B&lt;6&gt;" twMinTime = "4.245" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.739" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rf_B&lt;7&gt;" twMinTime = "4.005" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.723" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rf_B&lt;8&gt;" twMinTime = "4.960" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.930" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rf_B&lt;9&gt;" twMinTime = "4.527" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.697" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rf_B&lt;10&gt;" twMinTime = "4.627" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.551" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rf_B&lt;11&gt;" twMinTime = "4.743" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.600" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rf_B&lt;12&gt;" twMinTime = "4.812" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.608" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rf_B&lt;13&gt;" twMinTime = "4.620" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.385" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rf_B&lt;14&gt;" twMinTime = "4.685" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.363" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rf_B&lt;15&gt;" twMinTime = "4.732" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.657" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="rf_clk_BUFGP" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="13" twDestWidth="6"><twDest>mem_clk</twDest><twClk2SU><twSrc>pc_clk</twSrc><twRiseRise>5.175</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="14" twDestWidth="6"><twDest>pc_clk</twDest><twClk2SU><twSrc>pc_clk</twSrc><twRiseRise>1.541</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="15" twDestWidth="7"><twDest>rf_clk</twDest><twClk2SU><twSrc>mem_clk</twSrc><twRiseRise>7.854</twRiseRise></twClk2SU><twClk2SU><twSrc>pc_clk</twSrc><twRiseRise>10.130</twRiseRise></twClk2SU><twClk2SU><twSrc>rf_clk</twSrc><twRiseRise>7.277</twRiseRise></twClk2SU></twClk2SUList><twPad2PadList anchorID="16" twSrcWidth="12" twDestWidth="15"><twPad2Pad><twSrc>LHI</twSrc><twDest>alu_out&lt;0&gt;</twDest><twDel>9.289</twDel></twPad2Pad><twPad2Pad><twSrc>LHI</twSrc><twDest>alu_out&lt;1&gt;</twDest><twDel>9.431</twDel></twPad2Pad><twPad2Pad><twSrc>LHI</twSrc><twDest>alu_out&lt;2&gt;</twDest><twDel>9.364</twDel></twPad2Pad><twPad2Pad><twSrc>LHI</twSrc><twDest>alu_out&lt;3&gt;</twDest><twDel>9.514</twDel></twPad2Pad><twPad2Pad><twSrc>LHI</twSrc><twDest>alu_out&lt;4&gt;</twDest><twDel>9.578</twDel></twPad2Pad><twPad2Pad><twSrc>LHI</twSrc><twDest>alu_out&lt;5&gt;</twDest><twDel>9.683</twDel></twPad2Pad><twPad2Pad><twSrc>LHI</twSrc><twDest>alu_out&lt;6&gt;</twDest><twDel>10.030</twDel></twPad2Pad><twPad2Pad><twSrc>LHI</twSrc><twDest>alu_out&lt;7&gt;</twDest><twDel>10.171</twDel></twPad2Pad><twPad2Pad><twSrc>LHI</twSrc><twDest>alu_out&lt;8&gt;</twDest><twDel>9.118</twDel></twPad2Pad><twPad2Pad><twSrc>LHI</twSrc><twDest>alu_out&lt;9&gt;</twDest><twDel>9.251</twDel></twPad2Pad><twPad2Pad><twSrc>LHI</twSrc><twDest>alu_out&lt;10&gt;</twDest><twDel>8.907</twDel></twPad2Pad><twPad2Pad><twSrc>LHI</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>10.448</twDel></twPad2Pad><twPad2Pad><twSrc>LHI</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>10.376</twDel></twPad2Pad><twPad2Pad><twSrc>LHI</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>11.100</twDel></twPad2Pad><twPad2Pad><twSrc>LHI</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>10.621</twDel></twPad2Pad><twPad2Pad><twSrc>LHI</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>8.839</twDel></twPad2Pad><twPad2Pad><twSrc>LLI</twSrc><twDest>alu_out&lt;0&gt;</twDest><twDel>9.324</twDel></twPad2Pad><twPad2Pad><twSrc>LLI</twSrc><twDest>alu_out&lt;1&gt;</twDest><twDel>9.621</twDel></twPad2Pad><twPad2Pad><twSrc>LLI</twSrc><twDest>alu_out&lt;2&gt;</twDest><twDel>9.985</twDel></twPad2Pad><twPad2Pad><twSrc>LLI</twSrc><twDest>alu_out&lt;3&gt;</twDest><twDel>10.039</twDel></twPad2Pad><twPad2Pad><twSrc>LLI</twSrc><twDest>alu_out&lt;4&gt;</twDest><twDel>9.430</twDel></twPad2Pad><twPad2Pad><twSrc>LLI</twSrc><twDest>alu_out&lt;5&gt;</twDest><twDel>9.279</twDel></twPad2Pad><twPad2Pad><twSrc>LLI</twSrc><twDest>alu_out&lt;6&gt;</twDest><twDel>9.675</twDel></twPad2Pad><twPad2Pad><twSrc>LLI</twSrc><twDest>alu_out&lt;7&gt;</twDest><twDel>9.429</twDel></twPad2Pad><twPad2Pad><twSrc>LLI</twSrc><twDest>alu_out&lt;8&gt;</twDest><twDel>9.019</twDel></twPad2Pad><twPad2Pad><twSrc>LLI</twSrc><twDest>alu_out&lt;9&gt;</twDest><twDel>9.220</twDel></twPad2Pad><twPad2Pad><twSrc>LLI</twSrc><twDest>alu_out&lt;10&gt;</twDest><twDel>9.186</twDel></twPad2Pad><twPad2Pad><twSrc>LLI</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>10.671</twDel></twPad2Pad><twPad2Pad><twSrc>LLI</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>10.118</twDel></twPad2Pad><twPad2Pad><twSrc>LLI</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>11.252</twDel></twPad2Pad><twPad2Pad><twSrc>LLI</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>10.786</twDel></twPad2Pad><twPad2Pad><twSrc>LLI</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>8.787</twDel></twPad2Pad><twPad2Pad><twSrc>add0_sub1</twSrc><twDest>C</twDest><twDel>14.496</twDel></twPad2Pad><twPad2Pad><twSrc>add0_sub1</twSrc><twDest>N</twDest><twDel>16.306</twDel></twPad2Pad><twPad2Pad><twSrc>add0_sub1</twSrc><twDest>V</twDest><twDel>15.256</twDel></twPad2Pad><twPad2Pad><twSrc>add0_sub1</twSrc><twDest>Z</twDest><twDel>17.304</twDel></twPad2Pad><twPad2Pad><twSrc>add0_sub1</twSrc><twDest>alu_out&lt;0&gt;</twDest><twDel>10.437</twDel></twPad2Pad><twPad2Pad><twSrc>add0_sub1</twSrc><twDest>alu_out&lt;1&gt;</twDest><twDel>12.019</twDel></twPad2Pad><twPad2Pad><twSrc>add0_sub1</twSrc><twDest>alu_out&lt;2&gt;</twDest><twDel>12.249</twDel></twPad2Pad><twPad2Pad><twSrc>add0_sub1</twSrc><twDest>alu_out&lt;3&gt;</twDest><twDel>12.777</twDel></twPad2Pad><twPad2Pad><twSrc>add0_sub1</twSrc><twDest>alu_out&lt;4&gt;</twDest><twDel>12.939</twDel></twPad2Pad><twPad2Pad><twSrc>add0_sub1</twSrc><twDest>alu_out&lt;5&gt;</twDest><twDel>13.046</twDel></twPad2Pad><twPad2Pad><twSrc>add0_sub1</twSrc><twDest>alu_out&lt;6&gt;</twDest><twDel>13.072</twDel></twPad2Pad><twPad2Pad><twSrc>add0_sub1</twSrc><twDest>alu_out&lt;7&gt;</twDest><twDel>13.758</twDel></twPad2Pad><twPad2Pad><twSrc>add0_sub1</twSrc><twDest>alu_out&lt;8&gt;</twDest><twDel>13.128</twDel></twPad2Pad><twPad2Pad><twSrc>add0_sub1</twSrc><twDest>alu_out&lt;9&gt;</twDest><twDel>14.522</twDel></twPad2Pad><twPad2Pad><twSrc>add0_sub1</twSrc><twDest>alu_out&lt;10&gt;</twDest><twDel>15.157</twDel></twPad2Pad><twPad2Pad><twSrc>add0_sub1</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>15.225</twDel></twPad2Pad><twPad2Pad><twSrc>add0_sub1</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>15.163</twDel></twPad2Pad><twPad2Pad><twSrc>add0_sub1</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>15.226</twDel></twPad2Pad><twPad2Pad><twSrc>add0_sub1</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>16.092</twDel></twPad2Pad><twPad2Pad><twSrc>add0_sub1</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>16.699</twDel></twPad2Pad><twPad2Pad><twSrc>ext_imm</twSrc><twDest>C</twDest><twDel>14.094</twDel></twPad2Pad><twPad2Pad><twSrc>ext_imm</twSrc><twDest>N</twDest><twDel>15.904</twDel></twPad2Pad><twPad2Pad><twSrc>ext_imm</twSrc><twDest>V</twDest><twDel>14.854</twDel></twPad2Pad><twPad2Pad><twSrc>ext_imm</twSrc><twDest>Z</twDest><twDel>17.508</twDel></twPad2Pad><twPad2Pad><twSrc>ext_imm</twSrc><twDest>alu_out&lt;0&gt;</twDest><twDel>9.688</twDel></twPad2Pad><twPad2Pad><twSrc>ext_imm</twSrc><twDest>alu_out&lt;1&gt;</twDest><twDel>11.529</twDel></twPad2Pad><twPad2Pad><twSrc>ext_imm</twSrc><twDest>alu_out&lt;2&gt;</twDest><twDel>11.759</twDel></twPad2Pad><twPad2Pad><twSrc>ext_imm</twSrc><twDest>alu_out&lt;3&gt;</twDest><twDel>11.835</twDel></twPad2Pad><twPad2Pad><twSrc>ext_imm</twSrc><twDest>alu_out&lt;4&gt;</twDest><twDel>11.997</twDel></twPad2Pad><twPad2Pad><twSrc>ext_imm</twSrc><twDest>alu_out&lt;5&gt;</twDest><twDel>12.605</twDel></twPad2Pad><twPad2Pad><twSrc>ext_imm</twSrc><twDest>alu_out&lt;6&gt;</twDest><twDel>12.396</twDel></twPad2Pad><twPad2Pad><twSrc>ext_imm</twSrc><twDest>alu_out&lt;7&gt;</twDest><twDel>13.082</twDel></twPad2Pad><twPad2Pad><twSrc>ext_imm</twSrc><twDest>alu_out&lt;8&gt;</twDest><twDel>12.949</twDel></twPad2Pad><twPad2Pad><twSrc>ext_imm</twSrc><twDest>alu_out&lt;9&gt;</twDest><twDel>14.477</twDel></twPad2Pad><twPad2Pad><twSrc>ext_imm</twSrc><twDest>alu_out&lt;10&gt;</twDest><twDel>15.274</twDel></twPad2Pad><twPad2Pad><twSrc>ext_imm</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>15.374</twDel></twPad2Pad><twPad2Pad><twSrc>ext_imm</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>15.367</twDel></twPad2Pad><twPad2Pad><twSrc>ext_imm</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>14.929</twDel></twPad2Pad><twPad2Pad><twSrc>ext_imm</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>15.852</twDel></twPad2Pad><twPad2Pad><twSrc>ext_imm</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>16.297</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;0&gt;</twSrc><twDest>C</twDest><twDel>13.316</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;0&gt;</twSrc><twDest>N</twDest><twDel>15.126</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;0&gt;</twSrc><twDest>V</twDest><twDel>14.076</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;0&gt;</twSrc><twDest>Z</twDest><twDel>15.905</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;0&gt;</twSrc><twDest>alu_out&lt;0&gt;</twDest><twDel>10.197</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;0&gt;</twSrc><twDest>alu_out&lt;1&gt;</twDest><twDel>10.601</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;0&gt;</twSrc><twDest>alu_out&lt;2&gt;</twDest><twDel>11.921</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;0&gt;</twSrc><twDest>alu_out&lt;3&gt;</twDest><twDel>11.597</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;0&gt;</twSrc><twDest>alu_out&lt;4&gt;</twDest><twDel>11.759</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;0&gt;</twSrc><twDest>alu_out&lt;5&gt;</twDest><twDel>11.866</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;0&gt;</twSrc><twDest>alu_out&lt;6&gt;</twDest><twDel>11.892</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;0&gt;</twSrc><twDest>alu_out&lt;7&gt;</twDest><twDel>12.578</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;0&gt;</twSrc><twDest>alu_out&lt;8&gt;</twDest><twDel>11.621</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;0&gt;</twSrc><twDest>alu_out&lt;9&gt;</twDest><twDel>13.342</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;0&gt;</twSrc><twDest>alu_out&lt;10&gt;</twDest><twDel>13.738</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;0&gt;</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>13.921</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;0&gt;</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>13.746</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;0&gt;</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>14.046</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;0&gt;</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>13.652</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;0&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>15.519</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;1&gt;</twSrc><twDest>C</twDest><twDel>12.605</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;1&gt;</twSrc><twDest>N</twDest><twDel>14.415</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;1&gt;</twSrc><twDest>V</twDest><twDel>13.365</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;1&gt;</twSrc><twDest>Z</twDest><twDel>15.194</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;1&gt;</twSrc><twDest>alu_out&lt;1&gt;</twDest><twDel>10.701</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;1&gt;</twSrc><twDest>alu_out&lt;2&gt;</twDest><twDel>10.931</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;1&gt;</twSrc><twDest>alu_out&lt;3&gt;</twDest><twDel>10.886</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;1&gt;</twSrc><twDest>alu_out&lt;4&gt;</twDest><twDel>11.048</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;1&gt;</twSrc><twDest>alu_out&lt;5&gt;</twDest><twDel>11.155</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;1&gt;</twSrc><twDest>alu_out&lt;6&gt;</twDest><twDel>11.181</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;1&gt;</twSrc><twDest>alu_out&lt;7&gt;</twDest><twDel>11.867</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;1&gt;</twSrc><twDest>alu_out&lt;8&gt;</twDest><twDel>10.910</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;1&gt;</twSrc><twDest>alu_out&lt;9&gt;</twDest><twDel>12.631</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;1&gt;</twSrc><twDest>alu_out&lt;10&gt;</twDest><twDel>13.027</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;1&gt;</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>13.210</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;1&gt;</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>13.035</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;1&gt;</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>13.335</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;1&gt;</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>12.941</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;1&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>14.808</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;2&gt;</twSrc><twDest>C</twDest><twDel>12.951</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;2&gt;</twSrc><twDest>N</twDest><twDel>14.761</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;2&gt;</twSrc><twDest>V</twDest><twDel>13.711</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;2&gt;</twSrc><twDest>Z</twDest><twDel>15.540</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;2&gt;</twSrc><twDest>alu_out&lt;2&gt;</twDest><twDel>10.557</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;2&gt;</twSrc><twDest>alu_out&lt;3&gt;</twDest><twDel>11.232</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;2&gt;</twSrc><twDest>alu_out&lt;4&gt;</twDest><twDel>11.394</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;2&gt;</twSrc><twDest>alu_out&lt;5&gt;</twDest><twDel>11.501</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;2&gt;</twSrc><twDest>alu_out&lt;6&gt;</twDest><twDel>11.527</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;2&gt;</twSrc><twDest>alu_out&lt;7&gt;</twDest><twDel>12.213</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;2&gt;</twSrc><twDest>alu_out&lt;8&gt;</twDest><twDel>11.256</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;2&gt;</twSrc><twDest>alu_out&lt;9&gt;</twDest><twDel>12.977</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;2&gt;</twSrc><twDest>alu_out&lt;10&gt;</twDest><twDel>13.373</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;2&gt;</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>13.556</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;2&gt;</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>13.381</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;2&gt;</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>13.681</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;2&gt;</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>13.287</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;2&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>15.154</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;3&gt;</twSrc><twDest>C</twDest><twDel>12.216</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;3&gt;</twSrc><twDest>N</twDest><twDel>14.026</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;3&gt;</twSrc><twDest>V</twDest><twDel>12.976</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;3&gt;</twSrc><twDest>Z</twDest><twDel>14.805</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;3&gt;</twSrc><twDest>alu_out&lt;3&gt;</twDest><twDel>10.131</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;3&gt;</twSrc><twDest>alu_out&lt;4&gt;</twDest><twDel>10.191</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;3&gt;</twSrc><twDest>alu_out&lt;5&gt;</twDest><twDel>11.001</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;3&gt;</twSrc><twDest>alu_out&lt;6&gt;</twDest><twDel>10.792</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;3&gt;</twSrc><twDest>alu_out&lt;7&gt;</twDest><twDel>11.478</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;3&gt;</twSrc><twDest>alu_out&lt;8&gt;</twDest><twDel>10.521</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;3&gt;</twSrc><twDest>alu_out&lt;9&gt;</twDest><twDel>12.242</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;3&gt;</twSrc><twDest>alu_out&lt;10&gt;</twDest><twDel>12.638</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;3&gt;</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>12.821</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;3&gt;</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>12.646</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;3&gt;</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>12.946</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;3&gt;</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>12.552</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;3&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>14.419</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;4&gt;</twSrc><twDest>C</twDest><twDel>12.523</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;4&gt;</twSrc><twDest>N</twDest><twDel>14.333</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;4&gt;</twSrc><twDest>V</twDest><twDel>13.283</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;4&gt;</twSrc><twDest>Z</twDest><twDel>15.112</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;4&gt;</twSrc><twDest>alu_out&lt;4&gt;</twDest><twDel>10.597</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;4&gt;</twSrc><twDest>alu_out&lt;5&gt;</twDest><twDel>10.349</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;4&gt;</twSrc><twDest>alu_out&lt;6&gt;</twDest><twDel>11.099</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;4&gt;</twSrc><twDest>alu_out&lt;7&gt;</twDest><twDel>11.785</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;4&gt;</twSrc><twDest>alu_out&lt;8&gt;</twDest><twDel>10.828</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;4&gt;</twSrc><twDest>alu_out&lt;9&gt;</twDest><twDel>12.549</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;4&gt;</twSrc><twDest>alu_out&lt;10&gt;</twDest><twDel>12.945</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;4&gt;</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>13.128</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;4&gt;</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>12.953</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;4&gt;</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>13.253</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;4&gt;</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>12.859</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;4&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>14.726</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;5&gt;</twSrc><twDest>C</twDest><twDel>12.790</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;5&gt;</twSrc><twDest>N</twDest><twDel>14.600</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;5&gt;</twSrc><twDest>V</twDest><twDel>13.550</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;5&gt;</twSrc><twDest>Z</twDest><twDel>15.379</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;5&gt;</twSrc><twDest>alu_out&lt;5&gt;</twDest><twDel>11.302</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;5&gt;</twSrc><twDest>alu_out&lt;6&gt;</twDest><twDel>11.366</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;5&gt;</twSrc><twDest>alu_out&lt;7&gt;</twDest><twDel>12.052</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;5&gt;</twSrc><twDest>alu_out&lt;8&gt;</twDest><twDel>11.095</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;5&gt;</twSrc><twDest>alu_out&lt;9&gt;</twDest><twDel>12.816</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;5&gt;</twSrc><twDest>alu_out&lt;10&gt;</twDest><twDel>13.212</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;5&gt;</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>13.395</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;5&gt;</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>13.220</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;5&gt;</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>13.520</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;5&gt;</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>13.126</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;5&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>14.993</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;6&gt;</twSrc><twDest>C</twDest><twDel>11.327</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;6&gt;</twSrc><twDest>N</twDest><twDel>13.137</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;6&gt;</twSrc><twDest>V</twDest><twDel>12.087</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;6&gt;</twSrc><twDest>Z</twDest><twDel>15.116</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;6&gt;</twSrc><twDest>alu_out&lt;6&gt;</twDest><twDel>9.865</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;6&gt;</twSrc><twDest>alu_out&lt;7&gt;</twDest><twDel>10.460</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;6&gt;</twSrc><twDest>alu_out&lt;8&gt;</twDest><twDel>10.193</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;6&gt;</twSrc><twDest>alu_out&lt;9&gt;</twDest><twDel>11.940</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;6&gt;</twSrc><twDest>alu_out&lt;10&gt;</twDest><twDel>13.312</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;6&gt;</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>11.932</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;6&gt;</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>11.757</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;6&gt;</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>12.057</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;6&gt;</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>11.663</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;6&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>13.530</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;7&gt;</twSrc><twDest>C</twDest><twDel>11.646</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;7&gt;</twSrc><twDest>N</twDest><twDel>13.456</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;7&gt;</twSrc><twDest>V</twDest><twDel>12.406</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;7&gt;</twSrc><twDest>Z</twDest><twDel>14.510</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;7&gt;</twSrc><twDest>alu_out&lt;7&gt;</twDest><twDel>9.936</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;7&gt;</twSrc><twDest>alu_out&lt;8&gt;</twDest><twDel>9.819</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;7&gt;</twSrc><twDest>alu_out&lt;9&gt;</twDest><twDel>11.940</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;7&gt;</twSrc><twDest>alu_out&lt;10&gt;</twDest><twDel>12.706</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;7&gt;</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>12.251</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;7&gt;</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>12.076</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;7&gt;</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>12.376</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;7&gt;</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>11.982</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;7&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>13.849</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;8&gt;</twSrc><twDest>C</twDest><twDel>10.902</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;8&gt;</twSrc><twDest>N</twDest><twDel>12.712</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;8&gt;</twSrc><twDest>V</twDest><twDel>11.662</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;8&gt;</twSrc><twDest>Z</twDest><twDel>14.062</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;8&gt;</twSrc><twDest>alu_out&lt;8&gt;</twDest><twDel>10.229</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;8&gt;</twSrc><twDest>alu_out&lt;9&gt;</twDest><twDel>11.770</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;8&gt;</twSrc><twDest>alu_out&lt;10&gt;</twDest><twDel>12.258</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;8&gt;</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>10.183</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;8&gt;</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>10.209</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;8&gt;</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>11.755</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;8&gt;</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>11.363</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;8&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>13.105</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;9&gt;</twSrc><twDest>C</twDest><twDel>10.678</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;9&gt;</twSrc><twDest>N</twDest><twDel>12.488</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;9&gt;</twSrc><twDest>V</twDest><twDel>11.438</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;9&gt;</twSrc><twDest>Z</twDest><twDel>13.998</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;9&gt;</twSrc><twDest>alu_out&lt;9&gt;</twDest><twDel>10.994</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;9&gt;</twSrc><twDest>alu_out&lt;10&gt;</twDest><twDel>11.466</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;9&gt;</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>12.014</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;9&gt;</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>11.036</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;9&gt;</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>11.414</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;9&gt;</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>11.125</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;9&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>12.881</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;10&gt;</twSrc><twDest>C</twDest><twDel>11.202</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;10&gt;</twSrc><twDest>N</twDest><twDel>13.012</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;10&gt;</twSrc><twDest>V</twDest><twDel>11.962</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;10&gt;</twSrc><twDest>Z</twDest><twDel>13.870</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;10&gt;</twSrc><twDest>alu_out&lt;10&gt;</twDest><twDel>11.293</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;10&gt;</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>11.886</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;10&gt;</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>11.722</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;10&gt;</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>12.004</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;10&gt;</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>11.649</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;10&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>13.405</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;11&gt;</twSrc><twDest>C</twDest><twDel>10.653</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;11&gt;</twSrc><twDest>N</twDest><twDel>12.463</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;11&gt;</twSrc><twDest>V</twDest><twDel>11.413</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;11&gt;</twSrc><twDest>Z</twDest><twDel>14.318</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;11&gt;</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>11.732</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;11&gt;</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>12.177</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;11&gt;</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>11.659</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;11&gt;</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>11.288</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;11&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>12.856</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;12&gt;</twSrc><twDest>C</twDest><twDel>8.380</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;12&gt;</twSrc><twDest>N</twDest><twDel>10.190</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;12&gt;</twSrc><twDest>V</twDest><twDel>9.140</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;12&gt;</twSrc><twDest>Z</twDest><twDel>12.987</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;12&gt;</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>10.846</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;12&gt;</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>11.937</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;12&gt;</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>10.503</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;12&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>10.583</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;13&gt;</twSrc><twDest>C</twDest><twDel>9.866</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;13&gt;</twSrc><twDest>N</twDest><twDel>11.676</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;13&gt;</twSrc><twDest>V</twDest><twDel>10.626</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;13&gt;</twSrc><twDest>Z</twDest><twDel>12.407</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;13&gt;</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>11.118</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;13&gt;</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>11.442</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;13&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>12.069</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;14&gt;</twSrc><twDest>C</twDest><twDel>9.446</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;14&gt;</twSrc><twDest>N</twDest><twDel>11.256</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;14&gt;</twSrc><twDest>V</twDest><twDel>10.206</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;14&gt;</twSrc><twDest>Z</twDest><twDel>11.987</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;14&gt;</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>11.493</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;14&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>11.649</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;15&gt;</twSrc><twDest>C</twDest><twDel>7.508</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;15&gt;</twSrc><twDest>N</twDest><twDel>10.079</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;15&gt;</twSrc><twDest>V</twDest><twDel>7.650</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;15&gt;</twSrc><twDest>Z</twDest><twDel>10.810</twDel></twPad2Pad><twPad2Pad><twSrc>ext_immB&lt;15&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>10.402</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;0&gt;</twSrc><twDest>mem_dataout&lt;0&gt;</twDest><twDel>11.522</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;0&gt;</twSrc><twDest>mem_dataout&lt;1&gt;</twDest><twDel>12.427</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;0&gt;</twSrc><twDest>mem_dataout&lt;2&gt;</twDest><twDel>11.144</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;0&gt;</twSrc><twDest>mem_dataout&lt;3&gt;</twDest><twDel>11.953</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;0&gt;</twSrc><twDest>mem_dataout&lt;4&gt;</twDest><twDel>12.234</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;0&gt;</twSrc><twDest>mem_dataout&lt;5&gt;</twDest><twDel>12.193</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;0&gt;</twSrc><twDest>mem_dataout&lt;6&gt;</twDest><twDel>11.532</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;0&gt;</twSrc><twDest>mem_dataout&lt;7&gt;</twDest><twDel>12.563</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;0&gt;</twSrc><twDest>mem_dataout&lt;8&gt;</twDest><twDel>13.097</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;0&gt;</twSrc><twDest>mem_dataout&lt;9&gt;</twDest><twDel>13.201</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;0&gt;</twSrc><twDest>mem_dataout&lt;10&gt;</twDest><twDel>13.145</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;0&gt;</twSrc><twDest>mem_dataout&lt;11&gt;</twDest><twDel>11.758</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;0&gt;</twSrc><twDest>mem_dataout&lt;12&gt;</twDest><twDel>12.620</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;0&gt;</twSrc><twDest>mem_dataout&lt;13&gt;</twDest><twDel>12.304</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;0&gt;</twSrc><twDest>mem_dataout&lt;14&gt;</twDest><twDel>13.447</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;0&gt;</twSrc><twDest>mem_dataout&lt;15&gt;</twDest><twDel>12.643</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;1&gt;</twSrc><twDest>mem_dataout&lt;0&gt;</twDest><twDel>11.386</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;1&gt;</twSrc><twDest>mem_dataout&lt;1&gt;</twDest><twDel>12.353</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;1&gt;</twSrc><twDest>mem_dataout&lt;2&gt;</twDest><twDel>11.157</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;1&gt;</twSrc><twDest>mem_dataout&lt;3&gt;</twDest><twDel>11.447</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;1&gt;</twSrc><twDest>mem_dataout&lt;4&gt;</twDest><twDel>11.769</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;1&gt;</twSrc><twDest>mem_dataout&lt;5&gt;</twDest><twDel>12.185</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;1&gt;</twSrc><twDest>mem_dataout&lt;6&gt;</twDest><twDel>11.426</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;1&gt;</twSrc><twDest>mem_dataout&lt;7&gt;</twDest><twDel>12.233</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;1&gt;</twSrc><twDest>mem_dataout&lt;8&gt;</twDest><twDel>13.076</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;1&gt;</twSrc><twDest>mem_dataout&lt;9&gt;</twDest><twDel>12.757</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;1&gt;</twSrc><twDest>mem_dataout&lt;10&gt;</twDest><twDel>13.435</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;1&gt;</twSrc><twDest>mem_dataout&lt;11&gt;</twDest><twDel>11.287</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;1&gt;</twSrc><twDest>mem_dataout&lt;12&gt;</twDest><twDel>12.435</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;1&gt;</twSrc><twDest>mem_dataout&lt;13&gt;</twDest><twDel>12.132</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;1&gt;</twSrc><twDest>mem_dataout&lt;14&gt;</twDest><twDel>13.177</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;1&gt;</twSrc><twDest>mem_dataout&lt;15&gt;</twDest><twDel>12.602</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;2&gt;</twSrc><twDest>mem_dataout&lt;0&gt;</twDest><twDel>11.211</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;2&gt;</twSrc><twDest>mem_dataout&lt;1&gt;</twDest><twDel>12.196</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;2&gt;</twSrc><twDest>mem_dataout&lt;2&gt;</twDest><twDel>10.913</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;2&gt;</twSrc><twDest>mem_dataout&lt;3&gt;</twDest><twDel>11.667</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;2&gt;</twSrc><twDest>mem_dataout&lt;4&gt;</twDest><twDel>11.421</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;2&gt;</twSrc><twDest>mem_dataout&lt;5&gt;</twDest><twDel>11.673</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;2&gt;</twSrc><twDest>mem_dataout&lt;6&gt;</twDest><twDel>11.288</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;2&gt;</twSrc><twDest>mem_dataout&lt;7&gt;</twDest><twDel>11.907</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;2&gt;</twSrc><twDest>mem_dataout&lt;8&gt;</twDest><twDel>12.541</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;2&gt;</twSrc><twDest>mem_dataout&lt;9&gt;</twDest><twDel>12.688</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;2&gt;</twSrc><twDest>mem_dataout&lt;10&gt;</twDest><twDel>12.757</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;2&gt;</twSrc><twDest>mem_dataout&lt;11&gt;</twDest><twDel>11.069</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;2&gt;</twSrc><twDest>mem_dataout&lt;12&gt;</twDest><twDel>12.136</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;2&gt;</twSrc><twDest>mem_dataout&lt;13&gt;</twDest><twDel>11.615</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;2&gt;</twSrc><twDest>mem_dataout&lt;14&gt;</twDest><twDel>12.774</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;2&gt;</twSrc><twDest>mem_dataout&lt;15&gt;</twDest><twDel>12.138</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;3&gt;</twSrc><twDest>mem_dataout&lt;0&gt;</twDest><twDel>11.362</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;3&gt;</twSrc><twDest>mem_dataout&lt;1&gt;</twDest><twDel>12.011</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;3&gt;</twSrc><twDest>mem_dataout&lt;2&gt;</twDest><twDel>11.099</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;3&gt;</twSrc><twDest>mem_dataout&lt;3&gt;</twDest><twDel>11.184</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;3&gt;</twSrc><twDest>mem_dataout&lt;4&gt;</twDest><twDel>11.735</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;3&gt;</twSrc><twDest>mem_dataout&lt;5&gt;</twDest><twDel>11.857</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;3&gt;</twSrc><twDest>mem_dataout&lt;6&gt;</twDest><twDel>11.600</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;3&gt;</twSrc><twDest>mem_dataout&lt;7&gt;</twDest><twDel>11.913</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;3&gt;</twSrc><twDest>mem_dataout&lt;8&gt;</twDest><twDel>12.656</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;3&gt;</twSrc><twDest>mem_dataout&lt;9&gt;</twDest><twDel>12.716</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;3&gt;</twSrc><twDest>mem_dataout&lt;10&gt;</twDest><twDel>13.213</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;3&gt;</twSrc><twDest>mem_dataout&lt;11&gt;</twDest><twDel>11.386</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;3&gt;</twSrc><twDest>mem_dataout&lt;12&gt;</twDest><twDel>12.159</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;3&gt;</twSrc><twDest>mem_dataout&lt;13&gt;</twDest><twDel>11.775</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;3&gt;</twSrc><twDest>mem_dataout&lt;14&gt;</twDest><twDel>12.817</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;3&gt;</twSrc><twDest>mem_dataout&lt;15&gt;</twDest><twDel>12.315</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;4&gt;</twSrc><twDest>mem_dataout&lt;0&gt;</twDest><twDel>11.229</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;4&gt;</twSrc><twDest>mem_dataout&lt;1&gt;</twDest><twDel>11.921</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;4&gt;</twSrc><twDest>mem_dataout&lt;2&gt;</twDest><twDel>10.849</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;4&gt;</twSrc><twDest>mem_dataout&lt;3&gt;</twDest><twDel>11.095</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;4&gt;</twSrc><twDest>mem_dataout&lt;4&gt;</twDest><twDel>11.492</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;4&gt;</twSrc><twDest>mem_dataout&lt;5&gt;</twDest><twDel>11.826</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;4&gt;</twSrc><twDest>mem_dataout&lt;6&gt;</twDest><twDel>11.363</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;4&gt;</twSrc><twDest>mem_dataout&lt;7&gt;</twDest><twDel>11.875</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;4&gt;</twSrc><twDest>mem_dataout&lt;8&gt;</twDest><twDel>12.687</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;4&gt;</twSrc><twDest>mem_dataout&lt;9&gt;</twDest><twDel>12.914</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;4&gt;</twSrc><twDest>mem_dataout&lt;10&gt;</twDest><twDel>12.473</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;4&gt;</twSrc><twDest>mem_dataout&lt;11&gt;</twDest><twDel>11.156</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;4&gt;</twSrc><twDest>mem_dataout&lt;12&gt;</twDest><twDel>12.056</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;4&gt;</twSrc><twDest>mem_dataout&lt;13&gt;</twDest><twDel>11.773</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;4&gt;</twSrc><twDest>mem_dataout&lt;14&gt;</twDest><twDel>13.020</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;4&gt;</twSrc><twDest>mem_dataout&lt;15&gt;</twDest><twDel>12.411</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;5&gt;</twSrc><twDest>mem_dataout&lt;0&gt;</twDest><twDel>12.414</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;5&gt;</twSrc><twDest>mem_dataout&lt;1&gt;</twDest><twDel>12.745</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;5&gt;</twSrc><twDest>mem_dataout&lt;2&gt;</twDest><twDel>11.827</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;5&gt;</twSrc><twDest>mem_dataout&lt;3&gt;</twDest><twDel>12.001</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;5&gt;</twSrc><twDest>mem_dataout&lt;4&gt;</twDest><twDel>11.884</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;5&gt;</twSrc><twDest>mem_dataout&lt;5&gt;</twDest><twDel>11.422</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;5&gt;</twSrc><twDest>mem_dataout&lt;6&gt;</twDest><twDel>11.646</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;5&gt;</twSrc><twDest>mem_dataout&lt;7&gt;</twDest><twDel>11.829</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;5&gt;</twSrc><twDest>mem_dataout&lt;8&gt;</twDest><twDel>12.612</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;5&gt;</twSrc><twDest>mem_dataout&lt;9&gt;</twDest><twDel>12.342</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;5&gt;</twSrc><twDest>mem_dataout&lt;10&gt;</twDest><twDel>13.406</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;5&gt;</twSrc><twDest>mem_dataout&lt;11&gt;</twDest><twDel>11.014</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;5&gt;</twSrc><twDest>mem_dataout&lt;12&gt;</twDest><twDel>12.401</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;5&gt;</twSrc><twDest>mem_dataout&lt;13&gt;</twDest><twDel>11.451</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;5&gt;</twSrc><twDest>mem_dataout&lt;14&gt;</twDest><twDel>12.202</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;5&gt;</twSrc><twDest>mem_dataout&lt;15&gt;</twDest><twDel>11.892</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;6&gt;</twSrc><twDest>mem_dataout&lt;0&gt;</twDest><twDel>12.291</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;6&gt;</twSrc><twDest>mem_dataout&lt;1&gt;</twDest><twDel>12.950</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;6&gt;</twSrc><twDest>mem_dataout&lt;2&gt;</twDest><twDel>11.512</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;6&gt;</twSrc><twDest>mem_dataout&lt;3&gt;</twDest><twDel>11.955</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;6&gt;</twSrc><twDest>mem_dataout&lt;4&gt;</twDest><twDel>11.817</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;6&gt;</twSrc><twDest>mem_dataout&lt;5&gt;</twDest><twDel>11.600</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;6&gt;</twSrc><twDest>mem_dataout&lt;6&gt;</twDest><twDel>11.350</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;6&gt;</twSrc><twDest>mem_dataout&lt;7&gt;</twDest><twDel>11.622</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;6&gt;</twSrc><twDest>mem_dataout&lt;8&gt;</twDest><twDel>12.888</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;6&gt;</twSrc><twDest>mem_dataout&lt;9&gt;</twDest><twDel>12.395</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;6&gt;</twSrc><twDest>mem_dataout&lt;10&gt;</twDest><twDel>13.482</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;6&gt;</twSrc><twDest>mem_dataout&lt;11&gt;</twDest><twDel>10.810</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;6&gt;</twSrc><twDest>mem_dataout&lt;12&gt;</twDest><twDel>12.406</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;6&gt;</twSrc><twDest>mem_dataout&lt;13&gt;</twDest><twDel>10.984</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;6&gt;</twSrc><twDest>mem_dataout&lt;14&gt;</twDest><twDel>12.103</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;6&gt;</twSrc><twDest>mem_dataout&lt;15&gt;</twDest><twDel>12.024</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;7&gt;</twSrc><twDest>mem_dataout&lt;0&gt;</twDest><twDel>11.358</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;7&gt;</twSrc><twDest>mem_dataout&lt;1&gt;</twDest><twDel>11.640</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;7&gt;</twSrc><twDest>mem_dataout&lt;2&gt;</twDest><twDel>10.719</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;7&gt;</twSrc><twDest>mem_dataout&lt;3&gt;</twDest><twDel>11.157</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;7&gt;</twSrc><twDest>mem_dataout&lt;4&gt;</twDest><twDel>11.024</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;7&gt;</twSrc><twDest>mem_dataout&lt;5&gt;</twDest><twDel>10.577</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;7&gt;</twSrc><twDest>mem_dataout&lt;6&gt;</twDest><twDel>10.557</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;7&gt;</twSrc><twDest>mem_dataout&lt;7&gt;</twDest><twDel>11.020</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;7&gt;</twSrc><twDest>mem_dataout&lt;8&gt;</twDest><twDel>11.917</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;7&gt;</twSrc><twDest>mem_dataout&lt;9&gt;</twDest><twDel>11.391</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;7&gt;</twSrc><twDest>mem_dataout&lt;10&gt;</twDest><twDel>12.239</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;7&gt;</twSrc><twDest>mem_dataout&lt;11&gt;</twDest><twDel>10.206</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;7&gt;</twSrc><twDest>mem_dataout&lt;12&gt;</twDest><twDel>11.423</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;7&gt;</twSrc><twDest>mem_dataout&lt;13&gt;</twDest><twDel>10.382</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;7&gt;</twSrc><twDest>mem_dataout&lt;14&gt;</twDest><twDel>11.468</twDel></twPad2Pad><twPad2Pad><twSrc>mem_addr&lt;7&gt;</twSrc><twDest>mem_dataout&lt;15&gt;</twDest><twDel>11.045</twDel></twPad2Pad><twPad2Pad><twSrc>mem_ren</twSrc><twDest>mem_dataout&lt;0&gt;</twDest><twDel>12.960</twDel></twPad2Pad><twPad2Pad><twSrc>mem_ren</twSrc><twDest>mem_dataout&lt;1&gt;</twDest><twDel>13.619</twDel></twPad2Pad><twPad2Pad><twSrc>mem_ren</twSrc><twDest>mem_dataout&lt;2&gt;</twDest><twDel>12.215</twDel></twPad2Pad><twPad2Pad><twSrc>mem_ren</twSrc><twDest>mem_dataout&lt;3&gt;</twDest><twDel>12.624</twDel></twPad2Pad><twPad2Pad><twSrc>mem_ren</twSrc><twDest>mem_dataout&lt;4&gt;</twDest><twDel>12.557</twDel></twPad2Pad><twPad2Pad><twSrc>mem_ren</twSrc><twDest>mem_dataout&lt;5&gt;</twDest><twDel>12.907</twDel></twPad2Pad><twPad2Pad><twSrc>mem_ren</twSrc><twDest>mem_dataout&lt;6&gt;</twDest><twDel>12.148</twDel></twPad2Pad><twPad2Pad><twSrc>mem_ren</twSrc><twDest>mem_dataout&lt;7&gt;</twDest><twDel>12.955</twDel></twPad2Pad><twPad2Pad><twSrc>mem_ren</twSrc><twDest>mem_dataout&lt;8&gt;</twDest><twDel>13.798</twDel></twPad2Pad><twPad2Pad><twSrc>mem_ren</twSrc><twDest>mem_dataout&lt;9&gt;</twDest><twDel>13.611</twDel></twPad2Pad><twPad2Pad><twSrc>mem_ren</twSrc><twDest>mem_dataout&lt;10&gt;</twDest><twDel>14.157</twDel></twPad2Pad><twPad2Pad><twSrc>mem_ren</twSrc><twDest>mem_dataout&lt;11&gt;</twDest><twDel>12.081</twDel></twPad2Pad><twPad2Pad><twSrc>mem_ren</twSrc><twDest>mem_dataout&lt;12&gt;</twDest><twDel>13.157</twDel></twPad2Pad><twPad2Pad><twSrc>mem_ren</twSrc><twDest>mem_dataout&lt;13&gt;</twDest><twDel>12.854</twDel></twPad2Pad><twPad2Pad><twSrc>mem_ren</twSrc><twDest>mem_dataout&lt;14&gt;</twDest><twDel>13.899</twDel></twPad2Pad><twPad2Pad><twSrc>mem_ren</twSrc><twDest>mem_dataout&lt;15&gt;</twDest><twDel>13.324</twDel></twPad2Pad><twPad2Pad><twSrc>mem_wen</twSrc><twDest>mem_dataout&lt;0&gt;</twDest><twDel>13.918</twDel></twPad2Pad><twPad2Pad><twSrc>mem_wen</twSrc><twDest>mem_dataout&lt;1&gt;</twDest><twDel>14.903</twDel></twPad2Pad><twPad2Pad><twSrc>mem_wen</twSrc><twDest>mem_dataout&lt;2&gt;</twDest><twDel>13.620</twDel></twPad2Pad><twPad2Pad><twSrc>mem_wen</twSrc><twDest>mem_dataout&lt;3&gt;</twDest><twDel>14.374</twDel></twPad2Pad><twPad2Pad><twSrc>mem_wen</twSrc><twDest>mem_dataout&lt;4&gt;</twDest><twDel>14.391</twDel></twPad2Pad><twPad2Pad><twSrc>mem_wen</twSrc><twDest>mem_dataout&lt;5&gt;</twDest><twDel>14.380</twDel></twPad2Pad><twPad2Pad><twSrc>mem_wen</twSrc><twDest>mem_dataout&lt;6&gt;</twDest><twDel>13.996</twDel></twPad2Pad><twPad2Pad><twSrc>mem_wen</twSrc><twDest>mem_dataout&lt;7&gt;</twDest><twDel>14.720</twDel></twPad2Pad><twPad2Pad><twSrc>mem_wen</twSrc><twDest>mem_dataout&lt;8&gt;</twDest><twDel>15.254</twDel></twPad2Pad><twPad2Pad><twSrc>mem_wen</twSrc><twDest>mem_dataout&lt;9&gt;</twDest><twDel>15.395</twDel></twPad2Pad><twPad2Pad><twSrc>mem_wen</twSrc><twDest>mem_dataout&lt;10&gt;</twDest><twDel>15.609</twDel></twPad2Pad><twPad2Pad><twSrc>mem_wen</twSrc><twDest>mem_dataout&lt;11&gt;</twDest><twDel>13.915</twDel></twPad2Pad><twPad2Pad><twSrc>mem_wen</twSrc><twDest>mem_dataout&lt;12&gt;</twDest><twDel>14.843</twDel></twPad2Pad><twPad2Pad><twSrc>mem_wen</twSrc><twDest>mem_dataout&lt;13&gt;</twDest><twDel>14.461</twDel></twPad2Pad><twPad2Pad><twSrc>mem_wen</twSrc><twDest>mem_dataout&lt;14&gt;</twDest><twDel>15.604</twDel></twPad2Pad><twPad2Pad><twSrc>mem_wen</twSrc><twDest>mem_dataout&lt;15&gt;</twDest><twDel>14.845</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;0&gt;</twSrc><twDest>C</twDest><twDel>15.184</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;0&gt;</twSrc><twDest>N</twDest><twDel>16.994</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;0&gt;</twSrc><twDest>V</twDest><twDel>15.944</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;0&gt;</twSrc><twDest>Z</twDest><twDel>17.773</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;0&gt;</twSrc><twDest>alu_out&lt;0&gt;</twDest><twDel>11.070</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;0&gt;</twSrc><twDest>alu_out&lt;1&gt;</twDest><twDel>11.903</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;0&gt;</twSrc><twDest>alu_out&lt;2&gt;</twDest><twDel>12.794</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;0&gt;</twSrc><twDest>alu_out&lt;3&gt;</twDest><twDel>12.757</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;0&gt;</twSrc><twDest>alu_out&lt;4&gt;</twDest><twDel>12.919</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;0&gt;</twSrc><twDest>alu_out&lt;5&gt;</twDest><twDel>13.026</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;0&gt;</twSrc><twDest>alu_out&lt;6&gt;</twDest><twDel>13.760</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;0&gt;</twSrc><twDest>alu_out&lt;7&gt;</twDest><twDel>14.446</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;0&gt;</twSrc><twDest>alu_out&lt;8&gt;</twDest><twDel>13.489</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;0&gt;</twSrc><twDest>alu_out&lt;9&gt;</twDest><twDel>15.210</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;0&gt;</twSrc><twDest>alu_out&lt;10&gt;</twDest><twDel>15.606</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;0&gt;</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>15.789</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;0&gt;</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>15.614</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;0&gt;</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>15.914</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;0&gt;</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>15.520</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;0&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>17.387</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;1&gt;</twSrc><twDest>C</twDest><twDel>14.925</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;1&gt;</twSrc><twDest>N</twDest><twDel>16.735</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;1&gt;</twSrc><twDest>V</twDest><twDel>15.685</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;1&gt;</twSrc><twDest>Z</twDest><twDel>17.793</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;1&gt;</twSrc><twDest>alu_out&lt;0&gt;</twDest><twDel>10.851</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;1&gt;</twSrc><twDest>alu_out&lt;1&gt;</twDest><twDel>11.775</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;1&gt;</twSrc><twDest>alu_out&lt;2&gt;</twDest><twDel>12.575</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;1&gt;</twSrc><twDest>alu_out&lt;3&gt;</twDest><twDel>12.538</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;1&gt;</twSrc><twDest>alu_out&lt;4&gt;</twDest><twDel>12.700</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;1&gt;</twSrc><twDest>alu_out&lt;5&gt;</twDest><twDel>12.807</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;1&gt;</twSrc><twDest>alu_out&lt;6&gt;</twDest><twDel>13.501</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;1&gt;</twSrc><twDest>alu_out&lt;7&gt;</twDest><twDel>14.187</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;1&gt;</twSrc><twDest>alu_out&lt;8&gt;</twDest><twDel>13.960</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;1&gt;</twSrc><twDest>alu_out&lt;9&gt;</twDest><twDel>14.951</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;1&gt;</twSrc><twDest>alu_out&lt;10&gt;</twDest><twDel>15.989</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;1&gt;</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>15.530</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;1&gt;</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>15.355</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;1&gt;</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>15.655</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;1&gt;</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>15.261</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;1&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>17.128</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;2&gt;</twSrc><twDest>C</twDest><twDel>15.267</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;2&gt;</twSrc><twDest>N</twDest><twDel>17.077</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;2&gt;</twSrc><twDest>V</twDest><twDel>16.027</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;2&gt;</twSrc><twDest>Z</twDest><twDel>17.856</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;2&gt;</twSrc><twDest>alu_out&lt;0&gt;</twDest><twDel>10.777</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;2&gt;</twSrc><twDest>alu_out&lt;1&gt;</twDest><twDel>11.502</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;2&gt;</twSrc><twDest>alu_out&lt;2&gt;</twDest><twDel>12.501</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;2&gt;</twSrc><twDest>alu_out&lt;3&gt;</twDest><twDel>12.464</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;2&gt;</twSrc><twDest>alu_out&lt;4&gt;</twDest><twDel>12.626</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;2&gt;</twSrc><twDest>alu_out&lt;5&gt;</twDest><twDel>12.733</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;2&gt;</twSrc><twDest>alu_out&lt;6&gt;</twDest><twDel>13.843</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;2&gt;</twSrc><twDest>alu_out&lt;7&gt;</twDest><twDel>14.529</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;2&gt;</twSrc><twDest>alu_out&lt;8&gt;</twDest><twDel>13.759</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;2&gt;</twSrc><twDest>alu_out&lt;9&gt;</twDest><twDel>15.293</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;2&gt;</twSrc><twDest>alu_out&lt;10&gt;</twDest><twDel>15.788</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;2&gt;</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>15.872</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;2&gt;</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>15.697</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;2&gt;</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>15.997</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;2&gt;</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>15.603</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readA&lt;2&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>17.470</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>C</twDest><twDel>14.901</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>N</twDest><twDel>16.711</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>V</twDest><twDel>15.661</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>Z</twDest><twDel>18.061</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>alu_out&lt;0&gt;</twDest><twDel>10.652</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>alu_out&lt;1&gt;</twDest><twDel>11.342</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>alu_out&lt;2&gt;</twDest><twDel>12.376</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>alu_out&lt;3&gt;</twDest><twDel>12.806</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>alu_out&lt;4&gt;</twDest><twDel>12.968</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>alu_out&lt;5&gt;</twDest><twDel>13.075</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>alu_out&lt;6&gt;</twDest><twDel>13.101</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>alu_out&lt;7&gt;</twDest><twDel>13.787</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>alu_out&lt;8&gt;</twDest><twDel>14.228</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>alu_out&lt;9&gt;</twDest><twDel>15.090</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>alu_out&lt;10&gt;</twDest><twDel>16.257</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>15.335</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>15.470</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>15.754</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>15.362</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>17.104</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>rf_B&lt;0&gt;</twDest><twDel>8.112</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>rf_B&lt;1&gt;</twDest><twDel>7.230</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>rf_B&lt;2&gt;</twDest><twDel>8.338</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>rf_B&lt;3&gt;</twDest><twDel>7.869</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>rf_B&lt;4&gt;</twDest><twDel>7.927</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>rf_B&lt;5&gt;</twDest><twDel>8.220</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>rf_B&lt;6&gt;</twDest><twDel>8.369</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>rf_B&lt;7&gt;</twDest><twDel>8.205</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>rf_B&lt;8&gt;</twDest><twDel>11.236</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>rf_B&lt;9&gt;</twDest><twDel>10.580</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>rf_B&lt;10&gt;</twDest><twDel>10.864</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>rf_B&lt;11&gt;</twDest><twDel>11.617</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>rf_B&lt;12&gt;</twDest><twDel>10.698</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>rf_B&lt;13&gt;</twDest><twDel>9.991</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>rf_B&lt;14&gt;</twDest><twDel>10.713</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;0&gt;</twSrc><twDest>rf_B&lt;15&gt;</twDest><twDel>10.355</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>C</twDest><twDel>14.850</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>N</twDest><twDel>16.660</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>V</twDest><twDel>15.610</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>Z</twDest><twDel>18.010</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>alu_out&lt;0&gt;</twDest><twDel>10.376</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>alu_out&lt;1&gt;</twDest><twDel>11.376</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>alu_out&lt;2&gt;</twDest><twDel>12.100</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>alu_out&lt;3&gt;</twDest><twDel>12.589</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>alu_out&lt;4&gt;</twDest><twDel>12.751</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>alu_out&lt;5&gt;</twDest><twDel>12.858</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>alu_out&lt;6&gt;</twDest><twDel>12.884</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>alu_out&lt;7&gt;</twDest><twDel>13.570</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>alu_out&lt;8&gt;</twDest><twDel>14.177</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>alu_out&lt;9&gt;</twDest><twDel>15.039</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>alu_out&lt;10&gt;</twDest><twDel>16.206</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>15.150</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>14.738</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>15.703</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>15.311</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>17.053</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>rf_B&lt;0&gt;</twDest><twDel>7.836</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>rf_B&lt;1&gt;</twDest><twDel>7.264</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>rf_B&lt;2&gt;</twDest><twDel>8.121</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>rf_B&lt;3&gt;</twDest><twDel>7.784</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>rf_B&lt;4&gt;</twDest><twDel>7.874</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>rf_B&lt;5&gt;</twDest><twDel>7.705</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>rf_B&lt;6&gt;</twDest><twDel>8.197</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>rf_B&lt;7&gt;</twDest><twDel>8.405</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>rf_B&lt;8&gt;</twDest><twDel>11.185</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>rf_B&lt;9&gt;</twDest><twDel>10.395</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>rf_B&lt;10&gt;</twDest><twDel>10.585</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>rf_B&lt;11&gt;</twDest><twDel>10.474</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>rf_B&lt;12&gt;</twDest><twDel>10.489</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>rf_B&lt;13&gt;</twDest><twDel>9.746</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>rf_B&lt;14&gt;</twDest><twDel>10.783</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;1&gt;</twSrc><twDest>rf_B&lt;15&gt;</twDest><twDel>10.209</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>C</twDest><twDel>14.430</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>N</twDest><twDel>16.240</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>V</twDest><twDel>15.190</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>Z</twDest><twDel>17.590</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>alu_out&lt;0&gt;</twDest><twDel>10.066</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>alu_out&lt;1&gt;</twDest><twDel>10.796</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>alu_out&lt;2&gt;</twDest><twDel>11.790</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>alu_out&lt;3&gt;</twDest><twDel>12.070</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>alu_out&lt;4&gt;</twDest><twDel>12.232</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>alu_out&lt;5&gt;</twDest><twDel>12.339</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>alu_out&lt;6&gt;</twDest><twDel>12.365</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>alu_out&lt;7&gt;</twDest><twDel>13.051</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>alu_out&lt;8&gt;</twDest><twDel>13.757</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>alu_out&lt;9&gt;</twDest><twDel>14.619</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>alu_out&lt;10&gt;</twDest><twDel>15.786</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>alu_out&lt;11&gt;</twDest><twDel>15.004</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>alu_out&lt;12&gt;</twDest><twDel>14.686</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>alu_out&lt;13&gt;</twDest><twDel>15.283</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>alu_out&lt;14&gt;</twDest><twDel>14.891</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>alu_out&lt;15&gt;</twDest><twDel>16.633</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>rf_B&lt;0&gt;</twDest><twDel>7.526</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>rf_B&lt;1&gt;</twDest><twDel>6.684</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>rf_B&lt;2&gt;</twDest><twDel>7.602</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>rf_B&lt;3&gt;</twDest><twDel>7.372</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>rf_B&lt;4&gt;</twDest><twDel>7.644</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>rf_B&lt;5&gt;</twDest><twDel>7.519</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>rf_B&lt;6&gt;</twDest><twDel>7.898</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>rf_B&lt;7&gt;</twDest><twDel>7.506</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>rf_B&lt;8&gt;</twDest><twDel>10.765</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>rf_B&lt;9&gt;</twDest><twDel>10.249</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>rf_B&lt;10&gt;</twDest><twDel>10.034</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>rf_B&lt;11&gt;</twDest><twDel>10.833</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>rf_B&lt;12&gt;</twDest><twDel>10.139</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>rf_B&lt;13&gt;</twDest><twDel>9.341</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>rf_B&lt;14&gt;</twDest><twDel>10.336</twDel></twPad2Pad><twPad2Pad><twSrc>rf_readB&lt;2&gt;</twSrc><twDest>rf_B&lt;15&gt;</twDest><twDel>9.579</twDel></twPad2Pad></twPad2PadList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twFoot><twTimestamp>Fri Oct 21 10:07:40 2022 </twTimestamp></twFoot><twClientInfo anchorID="17"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 418 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
