{"vcs1":{"timestamp_begin":1726327839.189145184, "rt":1.66, "ut":0.60, "st":0.25}}
{"vcselab":{"timestamp_begin":1726327840.921767933, "rt":0.85, "ut":0.26, "st":0.05}}
{"link":{"timestamp_begin":1726327841.841305755, "rt":0.42, "ut":0.24, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726327838.646863833}
{"VCS_COMP_START_TIME": 1726327838.646863833}
{"VCS_COMP_END_TIME": 1726327843.767942874}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 352912}}
{"stitch_vcselab": {"peak_mem": 225788}}
