// Seed: 3395101200
module module_0 (
    output tri1 id_0,
    output wor id_1,
    output tri0 id_2,
    input wire id_3,
    input tri0 id_4,
    input wire id_5,
    input wor id_6,
    input wire id_7,
    input uwire id_8
    , id_23,
    output supply1 id_9,
    output tri id_10,
    output tri0 id_11,
    output tri id_12,
    input wor id_13
    , id_24,
    input tri0 id_14
    , id_25,
    output tri0 id_15,
    input tri0 id_16,
    output tri1 id_17,
    input supply0 id_18,
    output wand id_19,
    input wand id_20,
    input supply1 id_21
);
  tri0 id_26 = 1;
  wire id_27;
  wire id_28;
  assign id_25 = id_21;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1
);
  module_0(
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0
  );
  wire id_3;
endmodule
