<root><simulation><result_generated_time />2023-05-12 16:24:44<layer><layer_spec />{'B': 1, 'K': 256, 'C': 256, 'OY': 14, 'OX': 14, 'IY': 16, 'IX': 16, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 589824, 'I': 65536, 'O': 50176}<total_data_reuse />{'W': 196, 'I': 1764.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />32/92</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [14, 1, 1], 'O': [896, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OY', 2)]], [[('K', 4)], [('K', 16)]], [], []]<I />[[[('K', 4)], [('K', 16)]], [[('OY', 7)], [('OY', 2)]], [], []]<O />[[], [[('OY', 7), ('K', 4)], [('OY', 2), ('K', 16)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 16), ('FY', 3), ('FX', 3), ('C', 16), ('OX', 14), ('K', 2), ('K', 2)], []]<I />[[], [('C', 16), ('FY', 3), ('FX', 3), ('C', 16), ('OX', 14), ('K', 2), ('K', 2)], []]<O />[[('C', 16), ('FY', 3), ('FX', 3), ('C', 16)], [('OX', 14), ('K', 2), ('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [14.0, 1, 14, 1], 'I': [64.0, 1.0, 27.56, 1.0], 'O': [1.0, 2304, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 4718592, 4718592], 'I': [8, 524288, 524288], 'O': [8, 401408, 401408], 'O_partial': [8, 0, 0], 'O_final': [0, 401408, 401408]}<actual_mem_utilization_individual />{'W': [0.02, 0.14, 0.0], 'I': [0.02, 0.02, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.17, 0.0], 'I': [0.02, 0.17, 0.0], 'O': [0.02, 0.17, 0.0]}<effective_mem_size_bit />{'W': [8, 2359296, 4718592], 'I': [8, 524288, 524288], 'O': [8, 28672, 401408], 'O_partial': [8, 0, 0], 'O_final': [0, 28672, 401408]}<total_unit_count />{'W': [896, 64, 1, 1], 'I': [896, 14, 1, 1], 'O': [896, 896, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [14, 14, 1, 1], 'O': [896, 896, 1, 1]}<duplicate_unit_count />{'W': [14.0, 1.0, 1.0, 1.0], 'I': [64.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[8257536, 8257536], [8257536, 589824], [589824, 0]]<I />[[1806336, 1806336], [1806336, 65536], [65536, 0]]<O />[[(115555328, 115605504), (50176, 0)], [(0, 50176), (50176, 0)], [(0, 50176), (0, 0)]]<O_partial />[[(115555328, 115605504), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (50176, 0)], [(0, 50176), (50176, 0)], [(0, 50176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1032192, 1032192], [129024, 9216], [2304, 0]]<I />[[225792, 225792], [28224, 1024], [256, 0]]<O />[[(14444416, 14450688), (6272, 0)], [(0, 784), (784, 0)], [(0, 196), (0, 0)]]<O_partial />[([14444416, 14450688], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [6272, 0]), ([0, 784], [784, 0]), ([0, 196], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />16515072</mac_count></basic_info><energy><total_energy />253571722.8<mem_energy_breakdown><W />[723.1, 14439.8, 3068.6]<I />[158.2, 3066.5, 341.0]<O />[10123.9, 155.4, 261.0]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />825753.6<total />253539385.29999998</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8107<utilization_without_data_loading />0.875<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.9265<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />139265<latency_cycle_without_data_loading />129024<ideal_computing_cycle />129024<data_loading><load_cycle_total />10241<load_cycle_individual />{'W': [1, 9216, 0], 'I': [1, 1024, 0]}<load_cycle_combined />{'W': 9216, 'I': 1024}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-129023], [-129023, 0], [-129024, -129024]], 'I': [[-129023], [-129023, -129023], [-129024, -129024]], 'O': [[-129024], [-129024, -128240], [-128240, -128828]]}<mem_stall_cycle_shared />{'W': [[-129023], [-129023, 0], [0, 0]], 'I': [[-129023], [-129023, 0], [0, 0]], 'O': [[-129024], [-129024, -128240], [-128240, -128828]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 4718592, 4718592], 'I': [8, 524288, 524288], 'O': [8, 401408, 401408], 'O_partial': [8, 0, 0], 'O_final': [0, 401408, 401408]}<data_size_each_level_total />{'W': [512, 4718592, 4718592], 'I': [112, 524288, 524288], 'O': [7168, 401408, 401408]}<loop_cycles_each_level />{'W': [1, 129024, 129024], 'I': [1, 129024, 129024], 'O': [2304, 129024, 129024]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 4, 1], 'O': [2304, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [512.0, 36.6], [36.6, 36.6]], 'I': [[8.0, 8.0], [112.0, 4.1], [4.1, 4.1]], 'O': [[8.0, 0.0], [3.1, 3.1], [3.1, 3.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [512.0, 36.6], [36.6, 36.6]], 'I': [[8.0, 8.0], [112.0, 16.3], [16.3, 4.1]], 'O': [[8.0, 8.0], [7168.0, 3.1], [3.1, 3.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [512.0, 36.6], [36.6, 0]], 'I': [[8.0, 8.0], [112.0, 4.1], [4.1, 0]], 'O': [[8.0, 0.0], [3.1, 3.1], [3.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [627.1, 43.7], [40.6, 3.1]], 'I': [[8.0, 8.0], [627.1, 43.7], [40.6, 3.1]], 'O': [[8.0, 0.0], [627.1, 43.7], [40.6, 3.1]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 129024], [1, 1, 129024], [129024, 129024, 1]], 'I': [[1, 1, 129024], [1, 1, 129024], [129024, 129024, 1]], 'O': [[1, 1, 129024], [2304, 2304, 56], [129024, 129024, 1]]}<trans_time_real />{'W': [[0, 1, 129024], [[0, 1, 129024], [1, 1, 129024]], [[9216, 129024, 1], [2304, 129024, 1]]], 'I': [[0, 1, 129024], [[0, 1, 129024], [0, 1, 129024]], [[1024, 129024, 1], [256, 129024, 1]]], 'O': [[0, 1, 129024], [[0, 2304, 56], [14, 2304, 56]], [[784, 129024, 1], [196, 129024, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 0], [-119808, -126720]], 'I': [[-1], [-1, -1], [-128000, -128768]], 'O': [[-1], [-2304, -2290], [-128240, -128828]]}<single_stall_count />{'W': [129023, 129023, 0], 'I': [129023, 129023, 0], 'O': [129024, 56, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [129023, 0], 'I': [0, 0], 'O': [784, 784]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [784, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1, -129024], [-128240, -128240]], 1: [[-129024, -129024], [-128240, -129024]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.0<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>