# pySystemVerilogModel
An abstract language model of SystemVerilog (incl. verilog) written in Python.
