{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.76811,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79386,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0318875,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0389658,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00708761,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0389658,
	"finish__design__instance__count__class:antenna_cell": 139,
	"finish__design__instance__area__class:antenna_cell": 347.834,
	"finish__design__instance__count__class:clock_buffer": 413,
	"finish__design__instance__area__class:clock_buffer": 8835.97,
	"finish__design__instance__count__class:timing_repair_buffer": 1054,
	"finish__design__instance__area__class:timing_repair_buffer": 10188.5,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2700.09,
	"finish__design__instance__count__class:clock_inverter": 178,
	"finish__design__instance__area__class:clock_inverter": 1819.24,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79289.8,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11778,
	"finish__design__instance__area__class:multi_input_combinational_cell": 157934,
	"finish__design__instance__count": 17007,
	"finish__design__instance__area": 261115,
	"finish__timing__setup__tns": -1.65854,
	"finish__timing__setup__ws": -0.672807,
	"finish__clock__skew__setup": 0.0641779,
	"finish__clock__skew__hold": 0.0641779,
	"finish__timing__drv__max_slew_limit": -0.0027726,
	"finish__timing__drv__max_slew": 5,
	"finish__timing__drv__max_cap_limit": -0.02731,
	"finish__timing__drv__max_cap": 1,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 23,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.255311,
	"finish__power__switching__total": 0.338668,
	"finish__power__leakage__total": 1.0276e-07,
	"finish__power__total": 0.593979,
	"finish__design__io": 771,
	"finish__design__die__area": 360390,
	"finish__design__core__area": 355943,
	"finish__design__instance__count": 21758,
	"finish__design__instance__area": 267060,
	"finish__design__instance__count__stdcell": 21758,
	"finish__design__instance__area__stdcell": 267060,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.750289,
	"finish__design__instance__utilization__stdcell": 0.750289,
	"finish__design__rows": 219,
	"finish__design__rows:unithd": 219,
	"finish__design__sites": 284481,
	"finish__design__sites:unithd": 284481,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}