
<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<HTML>
   <HEAD>
      <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
   
      <TITLE>ISO/TS 10303-1698:2009 Layered interconnect module design</TITLE>
      <link rel="schema.DC" href="http://www.dublincore.org/documents/2003/02/04/dces/">
      <META name="DC.Title" content="Product data representation and exchange: Application module: Layered interconnect module design">
      <META name="DC.Dates" content="2009-05-27 11:06:20">
      <META name="DC.Published" content="2009-07-01">
      <META name="DC.Contributor" content="Nettles, Darla">
      <META name="DC.Creator" content="Thurman, Thomas">
      <META name="DC.Description" content="The application module Layered interconnect module design">
      <META name="DC.Subject" content="module, interconnect, substrate, electrical, electronic, design, layout, features, layered product, connectivity, thermal, requirement, simulation">
      <META name="DC.Identifier" content="ISO TC184/SC4/WG12 N6434">
      <META name="DC.Replaces" content="ISO TC184/SC4/WG12 N5700">
      <META name="SC4.version" content="2">
      <META name="SC4.checklist.internal_review" content="ISO TC184/SC4/WG12 N6566">
      <META name="SC4.checklist.project_leader" content="ISO TC184/SC4/WG12 N6567">
      <META name="SC4.checklist.convener" content="ISO TC184/SC4/WG12 N6568">
      <META name="STEPMOD.module.rcs.date" content="Date: 2009-05-27 11:06:20">
      <META name="STEPMOD.module.rcs.revision" content="Revision: 1.246">
      <META name="PART1000.module.rcs.revision" content="$Revision: $">
      <META name="PART1000.module.rcs.date" content="$Date: $">
      <META name="STEPMOD.arm.rcs.revision" content="Revision: 1.162">
      <META name="STEPMOD.mim.rcs.revision" content="Revision: 1.96">
   </HEAD>
   <body>
      <TABLE cellspacing="0" border="0" width="100%">
         <TR>
            <TD><small></small></TD>
         </TR>
         <TR>
            <TD valign="MIDDLE"><B>
                  Application module:
                  Layered interconnect module design</B></TD>
            <TD valign="MIDDLE" align="RIGHT"><b>ISO/TS 10303-1698:2009(E) <br>
                  &copy; ISO
                  </b></TD>
         </TR>
      </TABLE>
      <TABLE border="1" cellspacing="1" width="100%">
         <TR>
            <TD valign="TOP">
               <p class="toc"><A HREF="./sys/cover.htm">Cover page</A><BR><A HREF="./sys/contents.htm">Table of contents</A><BR><A HREF="./sys/cover.htm#copyright">Copyright</A><BR><A HREF="./sys/foreword.htm">Foreword</A><BR><A HREF="./sys/introduction.htm">Introduction</A><BR><A HREF="./sys/1_scope.htm">1 Scope</A><BR><A HREF="./sys/2_refs.htm">2 Normative references</A><BR><A HREF="./sys/3_defs.htm">
                     3 Terms, definitions and abbreviations
                     </A></p>
            </TD>
            <TD valign="TOP">
               <p class="toc"><A HREF="./sys/4_info_reqs.htm">4 Information requirements</A><BR><small>          
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#interfaces">4.1 Required AM ARMs</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#constants">4.2 ARM constant definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#types">4.3 ARM type definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#entities">4.4 ARM entity definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#subtype_constraints">4.5 ARM subtype constraint definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#functions">4.6 ARM function definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#rules">4.7 ARM rule definition</A><BR></small><A HREF="./sys/5_main.htm">5 Module interpreted model</A><BR><small>
                     &nbsp; &nbsp;<A HREF="./sys/5_mapping.htm#mapping">5.1 Mapping specification</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#mim_express">5.2 MIM EXPRESS short listing</A><BR>
                     &nbsp; &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#types">5.2.1 MIM type definitions</A><BR>
                     &nbsp; &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#entities">5.2.2 MIM entity definitions</A><BR>
                     &nbsp; &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#subtype_constraints">5.2.3 MIM subtype constraint definitions</A><BR></small></p>
            </TD>
            <TD valign="TOP">
               <p class="toc"><A HREF="./sys/a_short_names.htm">A MIM short names</A><BR><A HREF="./sys/b_obj_reg.htm">B Information object
                     registration</A><BR><A HREF="./sys/c_arm_expg.htm">
                     C ARM EXPRESS-G
                     </A>
                  &nbsp;&nbsp;<a href="./armexpg1.htm"><img align="middle" border="0" alt="EXPRESS-G" src="./../../../images/expg.gif"></a><br><A HREF="./sys/d_mim_expg.htm">
                     D MIM EXPRESS-G
                     </A>
                  &nbsp;&nbsp;<a href="./mimexpg1.htm"><img align="middle" border="0" alt="EXPRESS-G" src="./../../../images/expg.gif"></a><BR><A HREF="./sys/e_exp.htm">E Computer interpretable listings</A><BR><A HREF="./sys/biblio.htm#bibliography">Bibliography</A><BR><A HREF="./sys/modindex.htm">Index</A><BR></p>
            </TD>
         </TR>
      </TABLE><a href="./sys/5_mapping.htm#mapping"><img align="middle" border="0" alt="Mapping table" src="../../../images/mapping.gif"></a><a href="././sys/c_arm_expg.htm"><img align="middle" border="0" alt="Index of EXPRESS-G pages" src="../../../images/home.gif"></a><a href="./armexpg1.htm"><img align="middle" border="0" alt="First page" src="../../../images/start.gif"></a><a href="./armexpg3.htm"><img align="middle" border="0" alt="Previous page" src="../../../images/prev.gif"></a><a href="./armexpg5.htm"><img align="middle" border="0" alt="Next page" src="../../../images/next.gif"></a><a href="./armexpg16.htm"><img align="middle" border="0" alt="Last page" src="../../../images/end.gif"></a><div align="center"><IMG src="armexpg4.gif" border="0" usemap="#map" alt="Figure C.4 &#8212; ARM entity level EXPRESS-G diagram 3 of 15"><MAP ID="map" name="map">
               <AREA shape="rect" coords="491,442,812,463" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.bare_die_component_or_packaged_component" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.bare_die_component_or_packaged_component">
               <AREA shape="rect" coords="492,496,804,517" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.bare_die_terminal_or_packaged_part_terminal" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.bare_die_terminal_or_packaged_part_terminal">
               <AREA shape="poly" coords="20,414,42,447,106,447,128,414,106,381,42,381,20,414" href="./armexpg8.htm" alt="./armexpg8.htm">
               <AREA shape="poly" coords="13,180,25,198,199,198,211,180,199,162,25,162,13,180" href="./armexpg11.htm" alt="./armexpg11.htm">
               <AREA shape="poly" coords="621,725,628,736,789,736,796,725,789,715,628,715,621,725" href="./armexpg13.htm" alt="./armexpg13.htm">
               <AREA shape="poly" coords="481,180,488,191,534,191,541,180,534,170,488,170,481,180" href="./armexpg8.htm" alt="./armexpg8.htm">
               <AREA shape="poly" coords="577,399,589,417,789,417,801,399,789,381,589,381,577,399" href="./armexpg8.htm" alt="./armexpg8.htm">
               <AREA shape="poly" coords="220,394,227,405,276,405,283,394,276,384,227,384,220,394" href="./armexpg13.htm" alt="./armexpg13.htm">
               <AREA shape="poly" coords="593,591,600,602,649,602,656,591,649,581,600,581,593,591" href="./armexpg13.htm" alt="./armexpg13.htm">
               <AREA shape="poly" coords="249,234,256,245,305,245,312,234,305,224,256,224,249,234" href="./armexpg13.htm" alt="./armexpg13.htm">
               <AREA shape="rect" coords="371,701,595,743" href="../physical_unit_design_view/sys/4_info_reqs.htm#physical_unit_design_view_arm.assembly_component" alt="../physical_unit_design_view/sys/4_info_reqs.htm#physical_unit_design_view_arm.assembly_component">
               <AREA shape="rect" coords="63,54,317,81" href="../component_feature/sys/4_info_reqs.htm#component_feature_arm.component_feature" alt="../component_feature/sys/4_info_reqs.htm#component_feature_arm.component_feature">
               <AREA shape="rect" coords="10,700,355,744" href="../layered_interconnect_simple_template/sys/4_info_reqs.htm#layered_interconnect_simple_template_arm.component_termination_passage_template_interface_terminal" alt="../layered_interconnect_simple_template/sys/4_info_reqs.htm#layered_interconnect_simple_template_arm.component_termination_passage_template_interface_terminal">
               <AREA shape="rect" coords="602,270,776,312" href="../component_feature/sys/4_info_reqs.htm#component_feature_arm.component_terminal" alt="../component_feature/sys/4_info_reqs.htm#component_feature_arm.component_terminal">
               <AREA shape="rect" coords="290,255,530,297" href="../layered_interconnect_simple_template/sys/4_info_reqs.htm#layered_interconnect_simple_template_arm.via_template_terminal" alt="../layered_interconnect_simple_template/sys/4_info_reqs.htm#layered_interconnect_simple_template_arm.via_template_terminal">
               <AREA shape="rect" coords="28,548,215,592" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.component_termination_passage_interface_terminal" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.component_termination_passage_interface_terminal">
               <AREA shape="rect" coords="510,330,751,359" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.laminate_component_join_terminal" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.laminate_component_join_terminal">
               <AREA shape="rect" coords="86,96,295,125" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.laminate_component_feature" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.laminate_component_feature">
               <AREA shape="rect" coords="375,622,708,651" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum_embedded_physical_component_join_relationship" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum_embedded_physical_component_join_relationship">
               <AREA shape="rect" coords="224,425,332,534" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.embedded_physical_component_terminal" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.embedded_physical_component_terminal">
               <AREA shape="rect" coords="260,166,340,195" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.via_terminal" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.via_terminal">
               <AREA shape="rect" coords="20,330,287,359" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.laminate_component_interface_terminal" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.laminate_component_interface_terminal">
               <AREA shape="poly" coords="75,23,88,37,293,37,306,23,293,10,88,10,75,23" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.component_feature_subtypes" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.component_feature_subtypes">
               <AREA shape="poly" coords="570,241,583,255,795,255,808,241,795,228,583,228,570,241" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.component_terminal_subtypes" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.component_terminal_subtypes"></MAP></div>
      <div align="center"><br><br><b>Figure C.4 &#8212; ARM entity level EXPRESS-G diagram 3 of 15</b><br></div><br><br><p>&copy; ISO 2009 &#8212; All
         rights reserved
      </p>
   </body>
</HTML>