<stg><name>conv113</name>


<trans_list>

<trans id="913" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="3" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="42" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="44" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="44" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="46" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="47" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="51" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="55" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="56" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
conv1_nn_begin:0  %result_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %result)

]]></Node>
<StgValue><ssdm name="result_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
conv1_nn_begin:1  %input_image_offset_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_image_offset)

]]></Node>
<StgValue><ssdm name="input_image_offset_r"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="64">
<![CDATA[
conv1_nn_begin:2  %conv1_line_buffer_0_217 = alloca [322 x i8], align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_0_217"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="64">
<![CDATA[
conv1_nn_begin:3  %conv1_line_buffer_0_1 = alloca [322 x i8], align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_0_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64">
<![CDATA[
conv1_nn_begin:4  %conv1_line_buffer_0_2 = alloca [322 x i8], align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_0_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="64">
<![CDATA[
conv1_nn_begin:5  %conv1_line_buffer_1 = alloca [322 x i8], align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="64">
<![CDATA[
conv1_nn_begin:6  %conv1_line_buffer_1_1 = alloca [322 x i8], align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="64">
<![CDATA[
conv1_nn_begin:7  %conv1_line_buffer_1_2 = alloca [322 x i8], align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="64">
<![CDATA[
conv1_nn_begin:8  %conv1_line_buffer_2 = alloca [322 x i8], align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="64">
<![CDATA[
conv1_nn_begin:9  %conv1_line_buffer_2_1 = alloca [322 x i8], align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="64">
<![CDATA[
conv1_nn_begin:10  %conv1_line_buffer_2_2 = alloca [322 x i8], align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="64">
<![CDATA[
conv1_nn_begin:11  %conv1_window_buffer_s = alloca [3 x i8], align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_s"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="64">
<![CDATA[
conv1_nn_begin:12  %conv1_window_buffer_1 = alloca [3 x i8], align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="64">
<![CDATA[
conv1_nn_begin:13  %conv1_window_buffer_2 = alloca [3 x i8], align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="64">
<![CDATA[
conv1_nn_begin:14  %conv1_window_buffer_3 = alloca [3 x i8], align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_3"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="64">
<![CDATA[
conv1_nn_begin:15  %conv1_window_buffer_4 = alloca [3 x i8], align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_4"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="64">
<![CDATA[
conv1_nn_begin:16  %conv1_window_buffer_5 = alloca [3 x i8], align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_5"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="64">
<![CDATA[
conv1_nn_begin:17  %conv1_window_buffer_6 = alloca [3 x i8], align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_6"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="64">
<![CDATA[
conv1_nn_begin:18  %conv1_window_buffer_7 = alloca [3 x i8], align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_7"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="64">
<![CDATA[
conv1_nn_begin:19  %conv1_window_buffer_8 = alloca [3 x i8], align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_8"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
conv1_nn_begin:20  call void (...)* @_ssdm_op_SpecInterface(float* %input_image, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str24, i32 0, i32 0, [5 x i8]* @p_str25, [6 x i8]* @p_str26, [1 x i8]* @p_str24, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str24, [1 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
conv1_nn_begin:21  call void (...)* @_ssdm_op_SpecInterface(float* %input_image, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str24, i32 0, i32 0, [5 x i8]* @p_str25, [6 x i8]* @p_str26, [1 x i8]* @p_str24, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str24, [1 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
conv1_nn_begin:22  call void (...)* @_ssdm_op_SpecInterface(i16* %conv1_pipe_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str304, i32 0, i32 0, [1 x i8]* @p_str305, [1 x i8]* @p_str306, [1 x i8]* @p_str307, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str308, [1 x i8]* @p_str309)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
conv1_nn_begin:23  call void (...)* @_ssdm_op_SpecInterface(i16* %conv1_pipe_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str304, i32 0, i32 0, [1 x i8]* @p_str305, [1 x i8]* @p_str306, [1 x i8]* @p_str307, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str308, [1 x i8]* @p_str309)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
conv1_nn_begin:24  call void (...)* @_ssdm_op_SpecInterface(i32* %result_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str17, [1 x i8]* @p_str18, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str19, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
conv1_nn_begin:25  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %result_out, i32 %result_read)

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
conv1_nn_begin:26  call void (...)* @_ssdm_op_SpecInterface(float* %input_image, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str24, i32 0, i32 0, [5 x i8]* @p_str25, [6 x i8]* @p_str26, [1 x i8]* @p_str24, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str24, [1 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
conv1_nn_begin:27  call void (...)* @_ssdm_op_SpecInterface(i16* %conv1_pipe_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str304, i32 0, i32 0, [1 x i8]* @p_str305, [1 x i8]* @p_str306, [1 x i8]* @p_str307, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str308, [1 x i8]* @p_str309)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_nn_begin:28  %input_image_offset1_s = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %input_image_offset_r, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="input_image_offset1_s"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
conv1_nn_begin:29  call void (...)* @_ssdm_op_SpecInterface(i16* %conv1_pipe_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str304, i32 0, i32 0, [1 x i8]* @p_str305, [1 x i8]* @p_str306, [1 x i8]* @p_str307, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str308, [1 x i8]* @p_str309)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
conv1_nn_begin:30  call void (...)* @_ssdm_op_SpecInterface(float* %input_image, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str24, i32 0, i32 0, [5 x i8]* @p_str25, [6 x i8]* @p_str26, [1 x i8]* @p_str24, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str24, [1 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
conv1_nn_begin:31  %tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str31)

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:32  %conv1_window_buffer_9 = getelementptr [3 x i8]* %conv1_window_buffer_s, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_9"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:33  %conv1_window_buffer_10 = getelementptr [3 x i8]* %conv1_window_buffer_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_10"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:34  %conv1_window_buffer_11 = getelementptr [3 x i8]* %conv1_window_buffer_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_11"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:35  %conv1_window_buffer_12 = getelementptr [3 x i8]* %conv1_window_buffer_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_12"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:36  %conv1_window_buffer_13 = getelementptr [3 x i8]* %conv1_window_buffer_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_13"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:37  %conv1_window_buffer_14 = getelementptr [3 x i8]* %conv1_window_buffer_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_14"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:38  %conv1_window_buffer_15 = getelementptr [3 x i8]* %conv1_window_buffer_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_15"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:39  %conv1_window_buffer_16 = getelementptr [3 x i8]* %conv1_window_buffer_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_16"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:40  %conv1_window_buffer_17 = getelementptr [3 x i8]* %conv1_window_buffer_8, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_17"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:41  %conv1_window_buffer_18 = getelementptr [3 x i8]* %conv1_window_buffer_s, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_18"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:42  %conv1_window_buffer_19 = getelementptr [3 x i8]* %conv1_window_buffer_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_19"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:43  %conv1_window_buffer_20 = getelementptr [3 x i8]* %conv1_window_buffer_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_20"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:44  %conv1_window_buffer_21 = getelementptr [3 x i8]* %conv1_window_buffer_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_21"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:45  %conv1_window_buffer_22 = getelementptr [3 x i8]* %conv1_window_buffer_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_22"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:46  %conv1_window_buffer_23 = getelementptr [3 x i8]* %conv1_window_buffer_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_23"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:47  %conv1_window_buffer_24 = getelementptr [3 x i8]* %conv1_window_buffer_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_24"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:48  %conv1_window_buffer_25 = getelementptr [3 x i8]* %conv1_window_buffer_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_25"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:49  %conv1_window_buffer_26 = getelementptr [3 x i8]* %conv1_window_buffer_8, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_26"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:50  %conv1_window_buffer_27 = getelementptr [3 x i8]* %conv1_window_buffer_s, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_27"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:51  %conv1_window_buffer_28 = getelementptr [3 x i8]* %conv1_window_buffer_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_28"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:52  %conv1_window_buffer_29 = getelementptr [3 x i8]* %conv1_window_buffer_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_29"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:53  %conv1_window_buffer_30 = getelementptr [3 x i8]* %conv1_window_buffer_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_30"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:54  %conv1_window_buffer_31 = getelementptr [3 x i8]* %conv1_window_buffer_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_31"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:55  %conv1_window_buffer_32 = getelementptr [3 x i8]* %conv1_window_buffer_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_32"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:56  %conv1_window_buffer_33 = getelementptr [3 x i8]* %conv1_window_buffer_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_33"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:57  %conv1_window_buffer_34 = getelementptr [3 x i8]* %conv1_window_buffer_7, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_34"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_nn_begin:58  %conv1_window_buffer_35 = getelementptr [3 x i8]* %conv1_window_buffer_8, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_35"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="30">
<![CDATA[
conv1_nn_begin:59  %zext_ln134 = zext i30 %input_image_offset1_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
conv1_nn_begin:60  br label %0

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %yy_reuse_0_0_i_i = phi i8 [ 0, %conv1_nn_begin ], [ %add_ln127, %conv1_yy_reuse_end ]

]]></Node>
<StgValue><ssdm name="yy_reuse_0_0_i_i"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln127 = icmp eq i8 %yy_reuse_0_0_i_i, -94

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 162, i64 162, i64 162)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln127 = add i8 %yy_reuse_0_0_i_i, 1

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln127, label %conv1_nn_end, label %conv1_yy_reuse_begin

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv1_yy_reuse_begin:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str32) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln127"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
conv1_yy_reuse_begin:1  %tmp_i_i_221 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str32)

]]></Node>
<StgValue><ssdm name="tmp_i_i_221"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv1_yy_reuse_begin:2  %icmp_ln134 = icmp ne i8 %yy_reuse_0_0_i_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv1_yy_reuse_begin:3  %icmp_ln134_1 = icmp ult i8 %yy_reuse_0_0_i_i, -95

]]></Node>
<StgValue><ssdm name="icmp_ln134_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
conv1_yy_reuse_begin:4  %shl_ln_i_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %yy_reuse_0_0_i_i, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln_i_i"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
conv1_yy_reuse_begin:5  %shl_ln134_1_i_i = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %yy_reuse_0_0_i_i, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln134_1_i_i"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="14">
<![CDATA[
conv1_yy_reuse_begin:6  %zext_ln134_1 = zext i14 %shl_ln134_1_i_i to i16

]]></Node>
<StgValue><ssdm name="zext_ln134_1"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
conv1_yy_reuse_begin:7  %add_ln134 = add i16 %zext_ln134_1, %shl_ln_i_i

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="17" op_0_bw="16">
<![CDATA[
conv1_yy_reuse_begin:8  %zext_ln128 = zext i16 %add_ln134 to i17

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
conv1_yy_reuse_begin:9  br label %1

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
conv1_nn_end:0  %empty_228 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str31, i32 %tmp_i_i)

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0">
<![CDATA[
conv1_nn_end:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %conv1_pad_1_0_0_i_i = phi i9 [ 0, %conv1_yy_reuse_begin ], [ %add_ln128, %conv1_pad_1_end ]

]]></Node>
<StgValue><ssdm name="conv1_pad_1_0_0_i_i"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln128 = icmp eq i9 %conv1_pad_1_0_0_i_i, -190

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_220 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 322, i64 322, i64 322)

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln128 = add i9 %conv1_pad_1_0_0_i_i, 1

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln128, label %.preheader348.preheader.0.i.i, label %conv1_pad_1_begin

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="9">
<![CDATA[
conv1_pad_1_begin:0  %zext_ln128_1 = zext i9 %conv1_pad_1_0_0_i_i to i10

]]></Node>
<StgValue><ssdm name="zext_ln128_1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="9">
<![CDATA[
conv1_pad_1_begin:4  %zext_ln132 = zext i9 %conv1_pad_1_0_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_pad_1_begin:8  %conv1_line_buffer_1_6 = getelementptr [322 x i8]* %conv1_line_buffer_1, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_6"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_pad_1_begin:9  %conv1_line_buffer_1_7 = getelementptr [322 x i8]* %conv1_line_buffer_1_1, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_7"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_pad_1_begin:10  %conv1_line_buffer_1_8 = getelementptr [322 x i8]* %conv1_line_buffer_1_2, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_8"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_pad_1_begin:11  %conv1_line_buffer_2_6 = getelementptr [322 x i8]* %conv1_line_buffer_2, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_6"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_pad_1_begin:12  %conv1_line_buffer_2_7 = getelementptr [322 x i8]* %conv1_line_buffer_2_1, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_7"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_pad_1_begin:13  %conv1_line_buffer_2_8 = getelementptr [322 x i8]* %conv1_line_buffer_2_2, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_8"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
conv1_pad_1_begin:14  %icmp_ln134_2 = icmp ne i9 %conv1_pad_1_0_0_i_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln134_2"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
conv1_pad_1_begin:15  %icmp_ln134_3 = icmp ult i9 %conv1_pad_1_0_0_i_i, -191

]]></Node>
<StgValue><ssdm name="icmp_ln134_3"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv1_pad_1_begin:16  %and_ln134 = and i1 %icmp_ln134_1, %icmp_ln134_2

]]></Node>
<StgValue><ssdm name="and_ln134"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv1_pad_1_begin:17  %and_ln134_1 = and i1 %icmp_ln134, %icmp_ln134_3

]]></Node>
<StgValue><ssdm name="and_ln134_1"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv1_pad_1_begin:18  %and_ln134_2 = and i1 %and_ln134_1, %and_ln134

]]></Node>
<StgValue><ssdm name="and_ln134_2"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv1_pad_1_begin:19  %add_ln134_1 = add i10 -1, %zext_ln128_1

]]></Node>
<StgValue><ssdm name="add_ln134_1"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv1_pad_1_begin:20  %srem_ln134 = srem i10 %add_ln134_1, 320

]]></Node>
<StgValue><ssdm name="srem_ln134"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="9">
<![CDATA[
conv1_pad_1_begin:77  %conv1_line_buffer_1_9 = load i8* %conv1_line_buffer_1_6, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_9"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="9">
<![CDATA[
conv1_pad_1_begin:79  %conv1_line_buffer_2_9 = load i8* %conv1_line_buffer_2_6, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_9"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv1_pad_1_begin:81  br i1 %and_ln134_2, label %2, label %ap_fixed_base.exit.0.1.critedge.i.i

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8">
<![CDATA[
ap_fixed_base.exit.0.1.critedge.i.i:0  store i8 0, i8* %conv1_line_buffer_2_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="9">
<![CDATA[
ap_fixed_base.exit.0.1.critedge.i.i:1  %conv1_line_buffer_1_4 = load i8* %conv1_line_buffer_1_7, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_4"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="9">
<![CDATA[
ap_fixed_base.exit.0.1.critedge.i.i:3  %conv1_line_buffer_2_4 = load i8* %conv1_line_buffer_2_7, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_4"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="9">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:2  %conv1_line_buffer_1_3 = load i8* %conv1_line_buffer_1_7, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_3"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="9">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:4  %conv1_line_buffer_2_3 = load i8* %conv1_line_buffer_2_7, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_3"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="9">
<![CDATA[
ap_fixed_base.exit.0.1.i.i:2  %conv1_line_buffer_1_5 = load i8* %conv1_line_buffer_1_8, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_5"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="9">
<![CDATA[
ap_fixed_base.exit.0.1.i.i:4  %conv1_line_buffer_2_5 = load i8* %conv1_line_buffer_2_8, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_5"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit.0.1.i.i:6  br i1 %and_ln134_2, label %19, label %conv1_pad_1_end

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_pad_1_begin:5  %conv1_line_buffer_0_3 = getelementptr [322 x i8]* %conv1_line_buffer_0_217, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_0_3"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_pad_1_begin:6  %conv1_line_buffer_0_4 = getelementptr [322 x i8]* %conv1_line_buffer_0_1, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_0_4"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_pad_1_begin:7  %conv1_line_buffer_0_5 = getelementptr [322 x i8]* %conv1_line_buffer_0_2, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_0_5"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv1_pad_1_begin:20  %srem_ln134 = srem i10 %add_ln134_1, 320

]]></Node>
<StgValue><ssdm name="srem_ln134"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="9">
<![CDATA[
conv1_pad_1_begin:77  %conv1_line_buffer_1_9 = load i8* %conv1_line_buffer_1_6, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_9"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
conv1_pad_1_begin:78  store i8 %conv1_line_buffer_1_9, i8* %conv1_line_buffer_0_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="9">
<![CDATA[
conv1_pad_1_begin:79  %conv1_line_buffer_2_9 = load i8* %conv1_line_buffer_2_6, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_9"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8">
<![CDATA[
conv1_pad_1_begin:80  store i8 %conv1_line_buffer_2_9, i8* %conv1_line_buffer_1_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="9">
<![CDATA[
ap_fixed_base.exit.0.1.critedge.i.i:1  %conv1_line_buffer_1_4 = load i8* %conv1_line_buffer_1_7, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_4"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
ap_fixed_base.exit.0.1.critedge.i.i:2  store i8 %conv1_line_buffer_1_4, i8* %conv1_line_buffer_0_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="9">
<![CDATA[
ap_fixed_base.exit.0.1.critedge.i.i:3  %conv1_line_buffer_2_4 = load i8* %conv1_line_buffer_2_7, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_4"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8">
<![CDATA[
ap_fixed_base.exit.0.1.critedge.i.i:4  store i8 %conv1_line_buffer_2_4, i8* %conv1_line_buffer_1_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit.0.1.critedge.i.i:5  br label %ap_fixed_base.exit.0.1.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="9">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:2  %conv1_line_buffer_1_3 = load i8* %conv1_line_buffer_1_7, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_3"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:3  store i8 %conv1_line_buffer_1_3, i8* %conv1_line_buffer_0_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="9">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:4  %conv1_line_buffer_2_3 = load i8* %conv1_line_buffer_2_7, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_3"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:5  store i8 %conv1_line_buffer_2_3, i8* %conv1_line_buffer_1_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="9">
<![CDATA[
ap_fixed_base.exit.0.1.i.i:2  %conv1_line_buffer_1_5 = load i8* %conv1_line_buffer_1_8, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_5"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
ap_fixed_base.exit.0.1.i.i:3  store i8 %conv1_line_buffer_1_5, i8* %conv1_line_buffer_0_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="9">
<![CDATA[
ap_fixed_base.exit.0.1.i.i:4  %conv1_line_buffer_2_5 = load i8* %conv1_line_buffer_2_8, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_5"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8">
<![CDATA[
ap_fixed_base.exit.0.1.i.i:5  store i8 %conv1_line_buffer_2_5, i8* %conv1_line_buffer_1_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="187" st_id="5" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv1_pad_1_begin:20  %srem_ln134 = srem i10 %add_ln134_1, 320

]]></Node>
<StgValue><ssdm name="srem_ln134"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="188" st_id="6" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv1_pad_1_begin:20  %srem_ln134 = srem i10 %add_ln134_1, 320

]]></Node>
<StgValue><ssdm name="srem_ln134"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="189" st_id="7" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv1_pad_1_begin:20  %srem_ln134 = srem i10 %add_ln134_1, 320

]]></Node>
<StgValue><ssdm name="srem_ln134"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="190" st_id="8" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv1_pad_1_begin:20  %srem_ln134 = srem i10 %add_ln134_1, 320

]]></Node>
<StgValue><ssdm name="srem_ln134"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="191" st_id="9" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv1_pad_1_begin:20  %srem_ln134 = srem i10 %add_ln134_1, 320

]]></Node>
<StgValue><ssdm name="srem_ln134"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="192" st_id="10" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv1_pad_1_begin:20  %srem_ln134 = srem i10 %add_ln134_1, 320

]]></Node>
<StgValue><ssdm name="srem_ln134"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="193" st_id="11" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv1_pad_1_begin:20  %srem_ln134 = srem i10 %add_ln134_1, 320

]]></Node>
<StgValue><ssdm name="srem_ln134"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="194" st_id="12" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv1_pad_1_begin:20  %srem_ln134 = srem i10 %add_ln134_1, 320

]]></Node>
<StgValue><ssdm name="srem_ln134"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="195" st_id="13" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv1_pad_1_begin:20  %srem_ln134 = srem i10 %add_ln134_1, 320

]]></Node>
<StgValue><ssdm name="srem_ln134"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="196" st_id="14" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv1_pad_1_begin:20  %srem_ln134 = srem i10 %add_ln134_1, 320

]]></Node>
<StgValue><ssdm name="srem_ln134"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="197" st_id="15" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv1_pad_1_begin:20  %srem_ln134 = srem i10 %add_ln134_1, 320

]]></Node>
<StgValue><ssdm name="srem_ln134"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv1_pad_1_begin:23  %add_ln134_2 = add i10 -321, %zext_ln128_1

]]></Node>
<StgValue><ssdm name="add_ln134_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="199" st_id="16" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv1_pad_1_begin:20  %srem_ln134 = srem i10 %add_ln134_1, 320

]]></Node>
<StgValue><ssdm name="srem_ln134"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="18" op_0_bw="10">
<![CDATA[
conv1_pad_1_begin:21  %sext_ln134 = sext i10 %srem_ln134 to i18

]]></Node>
<StgValue><ssdm name="sext_ln134"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="17" op_0_bw="10">
<![CDATA[
conv1_pad_1_begin:24  %sext_ln134_2 = sext i10 %add_ln134_2 to i17

]]></Node>
<StgValue><ssdm name="sext_ln134_2"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
conv1_pad_1_begin:25  %add_ln134_3 = add i17 %zext_ln128, %sext_ln134_2

]]></Node>
<StgValue><ssdm name="add_ln134_3"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="18" op_0_bw="17">
<![CDATA[
conv1_pad_1_begin:26  %sext_ln134_3 = sext i17 %add_ln134_3 to i18

]]></Node>
<StgValue><ssdm name="sext_ln134_3"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
conv1_pad_1_begin:27  %sub_ln134 = sub i18 %sext_ln134_3, %sext_ln134

]]></Node>
<StgValue><ssdm name="sub_ln134"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="38" op_0_bw="18">
<![CDATA[
conv1_pad_1_begin:28  %sext_ln134_4 = sext i18 %sub_ln134 to i38

]]></Node>
<StgValue><ssdm name="sext_ln134_4"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
conv1_pad_1_begin:29  %mul_ln134 = mul i38 419431, %sext_ln134_4

]]></Node>
<StgValue><ssdm name="mul_ln134"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="36" op_0_bw="38">
<![CDATA[
conv1_pad_1_begin:30  %trunc_ln134 = trunc i38 %mul_ln134 to i36

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
conv1_pad_1_begin:31  %sub_ln134_1 = sub i36 0, %trunc_ln134

]]></Node>
<StgValue><ssdm name="sub_ln134_1"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
conv1_pad_1_begin:32  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %sub_ln134, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="9" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_pad_1_begin:33  %tmp_58 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %sub_ln134_1, i32 27, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="19" op_0_bw="9">
<![CDATA[
conv1_pad_1_begin:34  %sext_ln134_5 = sext i9 %tmp_58 to i19

]]></Node>
<StgValue><ssdm name="sext_ln134_5"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="11" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_pad_1_begin:35  %tmp_59 = call i11 @_ssdm_op_PartSelect.i11.i38.i32.i32(i38 %mul_ln134, i32 27, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="19" op_0_bw="11">
<![CDATA[
conv1_pad_1_begin:36  %sext_ln134_6 = sext i11 %tmp_59 to i19

]]></Node>
<StgValue><ssdm name="sext_ln134_6"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
conv1_pad_1_begin:37  %select_ln134 = select i1 %tmp_57, i19 %sext_ln134_5, i19 %sext_ln134_6

]]></Node>
<StgValue><ssdm name="select_ln134"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="19">
<![CDATA[
conv1_pad_1_begin:38  %trunc_ln134_1 = trunc i19 %select_ln134 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln134_1"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
conv1_pad_1_begin:39  %sub_ln134_2 = sub i9 0, %trunc_ln134_1

]]></Node>
<StgValue><ssdm name="sub_ln134_2"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="19">
<![CDATA[
conv1_pad_1_begin:40  %trunc_ln134_2 = trunc i19 %select_ln134 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln134_2"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
conv1_pad_1_begin:41  %select_ln134_1 = select i1 %tmp_57, i9 %sub_ln134_2, i9 %trunc_ln134_2

]]></Node>
<StgValue><ssdm name="select_ln134_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="219" st_id="17" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
conv1_pad_1_begin:42  %srem_ln134_1 = srem i9 %select_ln134_1, 160

]]></Node>
<StgValue><ssdm name="srem_ln134_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="220" st_id="18" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
conv1_pad_1_begin:42  %srem_ln134_1 = srem i9 %select_ln134_1, 160

]]></Node>
<StgValue><ssdm name="srem_ln134_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="221" st_id="19" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
conv1_pad_1_begin:42  %srem_ln134_1 = srem i9 %select_ln134_1, 160

]]></Node>
<StgValue><ssdm name="srem_ln134_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="222" st_id="20" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
conv1_pad_1_begin:42  %srem_ln134_1 = srem i9 %select_ln134_1, 160

]]></Node>
<StgValue><ssdm name="srem_ln134_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="223" st_id="21" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
conv1_pad_1_begin:42  %srem_ln134_1 = srem i9 %select_ln134_1, 160

]]></Node>
<StgValue><ssdm name="srem_ln134_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="224" st_id="22" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
conv1_pad_1_begin:42  %srem_ln134_1 = srem i9 %select_ln134_1, 160

]]></Node>
<StgValue><ssdm name="srem_ln134_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="225" st_id="23" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
conv1_pad_1_begin:42  %srem_ln134_1 = srem i9 %select_ln134_1, 160

]]></Node>
<StgValue><ssdm name="srem_ln134_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="226" st_id="24" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
conv1_pad_1_begin:42  %srem_ln134_1 = srem i9 %select_ln134_1, 160

]]></Node>
<StgValue><ssdm name="srem_ln134_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="227" st_id="25" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
conv1_pad_1_begin:42  %srem_ln134_1 = srem i9 %select_ln134_1, 160

]]></Node>
<StgValue><ssdm name="srem_ln134_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="228" st_id="26" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
conv1_pad_1_begin:42  %srem_ln134_1 = srem i9 %select_ln134_1, 160

]]></Node>
<StgValue><ssdm name="srem_ln134_1"/></StgValue>
</operation>

<operation id="229" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
conv1_pad_1_begin:44  %mul_ln134_1 = mul i38 335545, %sext_ln134_4

]]></Node>
<StgValue><ssdm name="mul_ln134_1"/></StgValue>
</operation>

<operation id="230" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="36" op_0_bw="38">
<![CDATA[
conv1_pad_1_begin:45  %trunc_ln134_3 = trunc i38 %mul_ln134_1 to i36

]]></Node>
<StgValue><ssdm name="trunc_ln134_3"/></StgValue>
</operation>

<operation id="231" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
conv1_pad_1_begin:46  %sub_ln134_3 = sub i36 0, %trunc_ln134_3

]]></Node>
<StgValue><ssdm name="sub_ln134_3"/></StgValue>
</operation>

<operation id="232" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="2" op_0_bw="2" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_pad_1_begin:47  %tmp_60 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %sub_ln134_3, i32 34, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="233" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="18" op_0_bw="2">
<![CDATA[
conv1_pad_1_begin:48  %sext_ln134_8 = sext i2 %tmp_60 to i18

]]></Node>
<StgValue><ssdm name="sext_ln134_8"/></StgValue>
</operation>

<operation id="234" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="4" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_pad_1_begin:49  %tmp_61 = call i4 @_ssdm_op_PartSelect.i4.i38.i32.i32(i38 %mul_ln134_1, i32 34, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="235" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="18" op_0_bw="4">
<![CDATA[
conv1_pad_1_begin:50  %sext_ln134_9 = sext i4 %tmp_61 to i18

]]></Node>
<StgValue><ssdm name="sext_ln134_9"/></StgValue>
</operation>

<operation id="236" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
conv1_pad_1_begin:51  %select_ln134_2 = select i1 %tmp_57, i18 %sext_ln134_8, i18 %sext_ln134_9

]]></Node>
<StgValue><ssdm name="select_ln134_2"/></StgValue>
</operation>

<operation id="237" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
conv1_pad_1_begin:52  %sub_ln134_4 = sub i18 0, %select_ln134_2

]]></Node>
<StgValue><ssdm name="sub_ln134_4"/></StgValue>
</operation>

<operation id="238" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
conv1_pad_1_begin:53  %select_ln134_3 = select i1 %tmp_57, i18 %sub_ln134_4, i18 %sext_ln134_9

]]></Node>
<StgValue><ssdm name="select_ln134_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="239" st_id="27" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
conv1_pad_1_begin:42  %srem_ln134_1 = srem i9 %select_ln134_1, 160

]]></Node>
<StgValue><ssdm name="srem_ln134_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="240" st_id="28" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
conv1_pad_1_begin:42  %srem_ln134_1 = srem i9 %select_ln134_1, 160

]]></Node>
<StgValue><ssdm name="srem_ln134_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="241" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv1_pad_1_begin:1  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str33) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="242" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
conv1_pad_1_begin:2  %tmp_55_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str33)

]]></Node>
<StgValue><ssdm name="tmp_55_i_i"/></StgValue>
</operation>

<operation id="243" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
conv1_pad_1_begin:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln129"/></StgValue>
</operation>

<operation id="244" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="10">
<![CDATA[
conv1_pad_1_begin:22  %sext_ln134_1 = sext i10 %srem_ln134 to i64

]]></Node>
<StgValue><ssdm name="sext_ln134_1"/></StgValue>
</operation>

<operation id="245" st_id="29" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
conv1_pad_1_begin:42  %srem_ln134_1 = srem i9 %select_ln134_1, 160

]]></Node>
<StgValue><ssdm name="srem_ln134_1"/></StgValue>
</operation>

<operation id="246" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="27" op_0_bw="9">
<![CDATA[
conv1_pad_1_begin:43  %sext_ln134_7 = sext i9 %srem_ln134_1 to i27

]]></Node>
<StgValue><ssdm name="sext_ln134_7"/></StgValue>
</operation>

<operation id="247" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="25" op_0_bw="25" op_1_bw="18" op_2_bw="7">
<![CDATA[
conv1_pad_1_begin:54  %tmp_69_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i18.i7(i18 %select_ln134_3, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_69_i_i"/></StgValue>
</operation>

<operation id="248" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="26" op_0_bw="25">
<![CDATA[
conv1_pad_1_begin:55  %zext_ln134_2 = zext i25 %tmp_69_i_i to i26

]]></Node>
<StgValue><ssdm name="zext_ln134_2"/></StgValue>
</operation>

<operation id="249" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="23" op_0_bw="23" op_1_bw="18" op_2_bw="5">
<![CDATA[
conv1_pad_1_begin:56  %tmp_70_i_i = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %select_ln134_3, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_70_i_i"/></StgValue>
</operation>

<operation id="250" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="26" op_0_bw="23">
<![CDATA[
conv1_pad_1_begin:57  %zext_ln134_3 = zext i23 %tmp_70_i_i to i26

]]></Node>
<StgValue><ssdm name="zext_ln134_3"/></StgValue>
</operation>

<operation id="251" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_pad_1_begin:58  %add_ln134_4 = add i26 %zext_ln134_3, %zext_ln134_2

]]></Node>
<StgValue><ssdm name="add_ln134_4"/></StgValue>
</operation>

<operation id="252" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="27" op_0_bw="26">
<![CDATA[
conv1_pad_1_begin:59  %zext_ln134_4 = zext i26 %add_ln134_4 to i27

]]></Node>
<StgValue><ssdm name="zext_ln134_4"/></StgValue>
</operation>

<operation id="253" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
conv1_pad_1_begin:60  %add_ln134_5 = add i27 %zext_ln134_4, %sext_ln134_7

]]></Node>
<StgValue><ssdm name="add_ln134_5"/></StgValue>
</operation>

<operation id="254" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="35" op_0_bw="35" op_1_bw="27" op_2_bw="8">
<![CDATA[
conv1_pad_1_begin:61  %tmp_62 = call i35 @_ssdm_op_BitConcatenate.i35.i27.i8(i27 %add_ln134_5, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="255" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="35">
<![CDATA[
conv1_pad_1_begin:62  %sext_ln134_10 = sext i35 %tmp_62 to i64

]]></Node>
<StgValue><ssdm name="sext_ln134_10"/></StgValue>
</operation>

<operation id="256" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="33" op_0_bw="33" op_1_bw="27" op_2_bw="6">
<![CDATA[
conv1_pad_1_begin:63  %tmp_63 = call i33 @_ssdm_op_BitConcatenate.i33.i27.i6(i27 %add_ln134_5, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="257" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="33">
<![CDATA[
conv1_pad_1_begin:64  %sext_ln134_11 = sext i33 %tmp_63 to i64

]]></Node>
<StgValue><ssdm name="sext_ln134_11"/></StgValue>
</operation>

<operation id="258" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
conv1_pad_1_begin:65  %add_ln134_6 = add i64 %sext_ln134_11, %sext_ln134_10

]]></Node>
<StgValue><ssdm name="add_ln134_6"/></StgValue>
</operation>

<operation id="259" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
conv1_pad_1_begin:66  %add_ln134_7 = add i64 %add_ln134_6, %sext_ln134_1

]]></Node>
<StgValue><ssdm name="add_ln134_7"/></StgValue>
</operation>

<operation id="260" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
conv1_pad_1_begin:67  %shl_ln134 = shl i64 %add_ln134_7, 2

]]></Node>
<StgValue><ssdm name="shl_ln134"/></StgValue>
</operation>

<operation id="261" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
conv1_pad_1_begin:68  %sub_ln134_5 = sub i64 %shl_ln134, %add_ln134_7

]]></Node>
<StgValue><ssdm name="sub_ln134_5"/></StgValue>
</operation>

<operation id="262" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
conv1_pad_1_begin:69  %add_ln134_8 = add i64 %zext_ln134, %sub_ln134_5

]]></Node>
<StgValue><ssdm name="add_ln134_8"/></StgValue>
</operation>

<operation id="263" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
conv1_pad_1_begin:70  %input_image_addr = getelementptr float* %input_image, i64 %add_ln134_8

]]></Node>
<StgValue><ssdm name="input_image_addr"/></StgValue>
</operation>

<operation id="264" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
conv1_pad_1_begin:71  %add_ln134_9 = add i64 1, %sub_ln134_5

]]></Node>
<StgValue><ssdm name="add_ln134_9"/></StgValue>
</operation>

<operation id="265" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
conv1_pad_1_begin:72  %add_ln134_10 = add i64 %zext_ln134, %add_ln134_9

]]></Node>
<StgValue><ssdm name="add_ln134_10"/></StgValue>
</operation>

<operation id="266" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
conv1_pad_1_begin:73  %input_image_addr_1 = getelementptr float* %input_image, i64 %add_ln134_10

]]></Node>
<StgValue><ssdm name="input_image_addr_1"/></StgValue>
</operation>

<operation id="267" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
conv1_pad_1_begin:74  %add_ln134_11 = add i64 2, %sub_ln134_5

]]></Node>
<StgValue><ssdm name="add_ln134_11"/></StgValue>
</operation>

<operation id="268" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
conv1_pad_1_begin:75  %add_ln134_12 = add i64 %zext_ln134, %add_ln134_11

]]></Node>
<StgValue><ssdm name="add_ln134_12"/></StgValue>
</operation>

<operation id="269" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
conv1_pad_1_begin:76  %input_image_addr_2 = getelementptr float* %input_image, i64 %add_ln134_12

]]></Node>
<StgValue><ssdm name="input_image_addr_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="270" st_id="30" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %input_image_load_i_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr, i32 1)

]]></Node>
<StgValue><ssdm name="input_image_load_i_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="271" st_id="31" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %input_image_load_i_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr, i32 1)

]]></Node>
<StgValue><ssdm name="input_image_load_i_i"/></StgValue>
</operation>

<operation id="272" st_id="31" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:6  %input_image_load_1_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="input_image_load_1_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="273" st_id="32" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %input_image_load_i_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr, i32 1)

]]></Node>
<StgValue><ssdm name="input_image_load_i_i"/></StgValue>
</operation>

<operation id="274" st_id="32" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:6  %input_image_load_1_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="input_image_load_1_i"/></StgValue>
</operation>

<operation id="275" st_id="32" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %input_image_load_2_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="input_image_load_2_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="276" st_id="33" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %input_image_load_i_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr, i32 1)

]]></Node>
<StgValue><ssdm name="input_image_load_i_i"/></StgValue>
</operation>

<operation id="277" st_id="33" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:6  %input_image_load_1_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="input_image_load_1_i"/></StgValue>
</operation>

<operation id="278" st_id="33" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %input_image_load_2_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="input_image_load_2_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="279" st_id="34" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %input_image_load_i_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr, i32 1)

]]></Node>
<StgValue><ssdm name="input_image_load_i_i"/></StgValue>
</operation>

<operation id="280" st_id="34" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:6  %input_image_load_1_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="input_image_load_1_i"/></StgValue>
</operation>

<operation id="281" st_id="34" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %input_image_load_2_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="input_image_load_2_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="282" st_id="35" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %input_image_load_i_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr, i32 1)

]]></Node>
<StgValue><ssdm name="input_image_load_i_i"/></StgValue>
</operation>

<operation id="283" st_id="35" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:6  %input_image_load_1_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="input_image_load_1_i"/></StgValue>
</operation>

<operation id="284" st_id="35" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %input_image_load_2_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="input_image_load_2_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="285" st_id="36" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %input_image_load_i_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr, i32 1)

]]></Node>
<StgValue><ssdm name="input_image_load_i_i"/></StgValue>
</operation>

<operation id="286" st_id="36" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:6  %input_image_load_1_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="input_image_load_1_i"/></StgValue>
</operation>

<operation id="287" st_id="36" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %input_image_load_2_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="input_image_load_2_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="288" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:1  %input_image_addr_rea = call float @_ssdm_op_Read.m_axi.floatP(float* %input_image_addr)

]]></Node>
<StgValue><ssdm name="input_image_addr_rea"/></StgValue>
</operation>

<operation id="289" st_id="37" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:6  %input_image_load_1_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="input_image_load_1_i"/></StgValue>
</operation>

<operation id="290" st_id="37" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %input_image_load_2_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="input_image_load_2_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="291" st_id="38" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="32">
<![CDATA[
:2  %d_assign_i_i = fpext float %input_image_addr_rea to double

]]></Node>
<StgValue><ssdm name="d_assign_i_i"/></StgValue>
</operation>

<operation id="292" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:7  %input_image_addr_1_r = call float @_ssdm_op_Read.m_axi.floatP(float* %input_image_addr_1)

]]></Node>
<StgValue><ssdm name="input_image_addr_1_r"/></StgValue>
</operation>

<operation id="293" st_id="38" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %input_image_load_2_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="input_image_load_2_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="294" st_id="39" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="32">
<![CDATA[
:2  %d_assign_i_i = fpext float %input_image_addr_rea to double

]]></Node>
<StgValue><ssdm name="d_assign_i_i"/></StgValue>
</operation>

<operation id="295" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64">
<![CDATA[
:3  %bitcast_ln696 = bitcast double %d_assign_i_i to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696"/></StgValue>
</operation>

<operation id="296" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="63" op_0_bw="64">
<![CDATA[
:4  %trunc_ln557 = trunc i64 %bitcast_ln696 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557"/></StgValue>
</operation>

<operation id="297" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:5  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="298" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %p_Result_i_i = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_i_i"/></StgValue>
</operation>

<operation id="299" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="11">
<![CDATA[
:7  %zext_ln461 = zext i11 %p_Result_i_i to i12

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="300" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="52" op_0_bw="64">
<![CDATA[
:8  %trunc_ln565 = trunc i64 %bitcast_ln696 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="301" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:9  %tmp_56_i_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)

]]></Node>
<StgValue><ssdm name="tmp_56_i_i"/></StgValue>
</operation>

<operation id="302" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="54" op_0_bw="53">
<![CDATA[
:10  %zext_ln569 = zext i53 %tmp_56_i_i to i54

]]></Node>
<StgValue><ssdm name="zext_ln569"/></StgValue>
</operation>

<operation id="303" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:11  %sub_ln461 = sub i54 0, %zext_ln569

]]></Node>
<StgValue><ssdm name="sub_ln461"/></StgValue>
</operation>

<operation id="304" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:12  %select_ln570 = select i1 %tmp_64, i54 %sub_ln461, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="select_ln570"/></StgValue>
</operation>

<operation id="305" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:13  %icmp_ln571 = icmp eq i63 %trunc_ln557, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="306" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln571, label %ap_fixed_base.exit.0.0.i.i, label %4

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="307" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %sub_ln575 = sub i12 1075, %zext_ln461

]]></Node>
<StgValue><ssdm name="sub_ln575"/></StgValue>
</operation>

<operation id="308" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_65 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sub_ln575, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="309" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln581 = icmp sgt i9 %tmp_65, 0

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="310" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln581 = add i12 -7, %sub_ln575

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="311" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %sub_ln581 = sub i12 7, %sub_ln575

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="312" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:5  %select_ln581 = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="select_ln581"/></StgValue>
</operation>

<operation id="313" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="12">
<![CDATA[
:6  %trunc_ln581 = trunc i12 %select_ln581 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln581"/></StgValue>
</operation>

<operation id="314" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="12">
<![CDATA[
:7  %sext_ln581 = sext i12 %select_ln581 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="315" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %icmp_ln582 = icmp eq i12 %sub_ln575, 7

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="316" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln582, label %3, label %7

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="317" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln581, label %6, label %9

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="318" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="54">
<![CDATA[
:0  %trunc_ln602 = trunc i54 %select_ln570 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln602"/></StgValue>
</operation>

<operation id="319" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_66 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %select_ln581, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="320" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln603 = icmp eq i9 %tmp_66, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="321" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln603, label %10, label %ap_fixed_base.exit.0.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="322" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="0"/>
<literal name="icmp_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %shl_ln604 = shl i8 %trunc_ln602, %trunc_ln581

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="323" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="0"/>
<literal name="icmp_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit.0.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="324" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %icmp_ln585 = icmp ult i12 %select_ln581, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="325" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln585, label %5, label %8

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="326" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="1"/>
<literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
:0  %bitcast_ln696_1 = bitcast float %input_image_addr_rea to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_1"/></StgValue>
</operation>

<operation id="327" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="1"/>
<literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="328" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="1"/>
<literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2  %select_ln588 = select i1 %tmp_68, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="329" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="1"/>
<literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit.0.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="330" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="1"/>
<literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="54" op_0_bw="32">
<![CDATA[
:0  %zext_ln586 = zext i32 %sext_ln581 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="331" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="1"/>
<literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %ashr_ln586 = ashr i54 %select_ln570, %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="332" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="1"/>
<literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="54">
<![CDATA[
:2  %trunc_ln586 = trunc i54 %ashr_ln586 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="333" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="54">
<![CDATA[
:0  %trunc_ln583 = trunc i54 %select_ln570 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="334" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit.0.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="335" st_id="39" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:8  %d_assign_0_1_i_i = fpext float %input_image_addr_1_r to double

]]></Node>
<StgValue><ssdm name="d_assign_0_1_i_i"/></StgValue>
</operation>

<operation id="336" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="32">
<![CDATA[
:1  %input_image_addr_2_r = call float @_ssdm_op_Read.m_axi.floatP(float* %input_image_addr_2)

]]></Node>
<StgValue><ssdm name="input_image_addr_2_r"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="337" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="1"/>
<literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit.0.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="338" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:0  %p_0127_0_0_0_i_i = phi i8 [ 0, %2 ], [ %trunc_ln583, %3 ], [ %select_ln588, %8 ], [ %trunc_ln586, %5 ], [ %shl_ln604, %10 ], [ 0, %9 ]

]]></Node>
<StgValue><ssdm name="p_0127_0_0_0_i_i"/></StgValue>
</operation>

<operation id="339" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:1  store i8 %p_0127_0_0_0_i_i, i8* %conv1_line_buffer_2_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="340" st_id="40" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:8  %d_assign_0_1_i_i = fpext float %input_image_addr_1_r to double

]]></Node>
<StgValue><ssdm name="d_assign_0_1_i_i"/></StgValue>
</operation>

<operation id="341" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:9  %bitcast_ln696_2 = bitcast double %d_assign_0_1_i_i to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_2"/></StgValue>
</operation>

<operation id="342" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="63" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:10  %trunc_ln557_1 = trunc i64 %bitcast_ln696_2 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_1"/></StgValue>
</operation>

<operation id="343" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:11  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="344" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:12  %p_Result_0_1_i_i = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_1_i_i"/></StgValue>
</operation>

<operation id="345" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="11">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:13  %zext_ln461_1 = zext i11 %p_Result_0_1_i_i to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_1"/></StgValue>
</operation>

<operation id="346" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="52" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:14  %trunc_ln565_1 = trunc i64 %bitcast_ln696_2 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_1"/></StgValue>
</operation>

<operation id="347" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:15  %tmp_63_i_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_1)

]]></Node>
<StgValue><ssdm name="tmp_63_i_i"/></StgValue>
</operation>

<operation id="348" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="54" op_0_bw="53">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:16  %zext_ln569_1 = zext i53 %tmp_63_i_i to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_1"/></StgValue>
</operation>

<operation id="349" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:17  %sub_ln461_1 = sub i54 0, %zext_ln569_1

]]></Node>
<StgValue><ssdm name="sub_ln461_1"/></StgValue>
</operation>

<operation id="350" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:18  %select_ln570_1 = select i1 %tmp_69, i54 %sub_ln461_1, i54 %zext_ln569_1

]]></Node>
<StgValue><ssdm name="select_ln570_1"/></StgValue>
</operation>

<operation id="351" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:19  %icmp_ln571_1 = icmp eq i63 %trunc_ln557_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_1"/></StgValue>
</operation>

<operation id="352" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit.0.0.i.i:20  br i1 %icmp_ln571_1, label %ap_fixed_base.exit.0.1.i.i, label %12

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="353" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %sub_ln575_1 = sub i12 1075, %zext_ln461_1

]]></Node>
<StgValue><ssdm name="sub_ln575_1"/></StgValue>
</operation>

<operation id="354" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_70 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sub_ln575_1, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="355" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln581_1 = icmp sgt i9 %tmp_70, 0

]]></Node>
<StgValue><ssdm name="icmp_ln581_1"/></StgValue>
</operation>

<operation id="356" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln581_1 = add i12 -7, %sub_ln575_1

]]></Node>
<StgValue><ssdm name="add_ln581_1"/></StgValue>
</operation>

<operation id="357" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %sub_ln581_1 = sub i12 7, %sub_ln575_1

]]></Node>
<StgValue><ssdm name="sub_ln581_1"/></StgValue>
</operation>

<operation id="358" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:5  %select_ln581_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1

]]></Node>
<StgValue><ssdm name="select_ln581_1"/></StgValue>
</operation>

<operation id="359" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="12">
<![CDATA[
:6  %trunc_ln581_1 = trunc i12 %select_ln581_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln581_1"/></StgValue>
</operation>

<operation id="360" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="12">
<![CDATA[
:7  %sext_ln581_1 = sext i12 %select_ln581_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_1"/></StgValue>
</operation>

<operation id="361" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %icmp_ln582_1 = icmp eq i12 %sub_ln575_1, 7

]]></Node>
<StgValue><ssdm name="icmp_ln582_1"/></StgValue>
</operation>

<operation id="362" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln582_1, label %11, label %15

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="363" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
<literal name="icmp_ln582_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln581_1, label %14, label %17

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="364" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
<literal name="icmp_ln582_1" val="0"/>
<literal name="icmp_ln581_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="54">
<![CDATA[
:0  %trunc_ln602_1 = trunc i54 %select_ln570_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln602_1"/></StgValue>
</operation>

<operation id="365" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
<literal name="icmp_ln582_1" val="0"/>
<literal name="icmp_ln581_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_74 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %select_ln581_1, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="366" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
<literal name="icmp_ln582_1" val="0"/>
<literal name="icmp_ln581_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln603_1 = icmp eq i9 %tmp_74, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_1"/></StgValue>
</operation>

<operation id="367" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
<literal name="icmp_ln582_1" val="0"/>
<literal name="icmp_ln581_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln603_1, label %18, label %ap_fixed_base.exit.0.1.i.i

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="368" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
<literal name="icmp_ln582_1" val="0"/>
<literal name="icmp_ln581_1" val="0"/>
<literal name="icmp_ln603_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %shl_ln604_1 = shl i8 %trunc_ln602_1, %trunc_ln581_1

]]></Node>
<StgValue><ssdm name="shl_ln604_1"/></StgValue>
</operation>

<operation id="369" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
<literal name="icmp_ln582_1" val="0"/>
<literal name="icmp_ln581_1" val="0"/>
<literal name="icmp_ln603_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit.0.1.i.i

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="370" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
<literal name="icmp_ln582_1" val="0"/>
<literal name="icmp_ln581_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %icmp_ln585_1 = icmp ult i12 %select_ln581_1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_1"/></StgValue>
</operation>

<operation id="371" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
<literal name="icmp_ln582_1" val="0"/>
<literal name="icmp_ln581_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln585_1, label %13, label %16

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="372" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
<literal name="icmp_ln582_1" val="0"/>
<literal name="icmp_ln581_1" val="1"/>
<literal name="icmp_ln585_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32">
<![CDATA[
:0  %bitcast_ln696_3 = bitcast float %input_image_addr_1_r to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_3"/></StgValue>
</operation>

<operation id="373" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
<literal name="icmp_ln582_1" val="0"/>
<literal name="icmp_ln581_1" val="1"/>
<literal name="icmp_ln585_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="374" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
<literal name="icmp_ln582_1" val="0"/>
<literal name="icmp_ln581_1" val="1"/>
<literal name="icmp_ln585_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2  %select_ln588_1 = select i1 %tmp_75, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln588_1"/></StgValue>
</operation>

<operation id="375" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
<literal name="icmp_ln582_1" val="0"/>
<literal name="icmp_ln581_1" val="1"/>
<literal name="icmp_ln585_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit.0.1.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="376" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
<literal name="icmp_ln582_1" val="0"/>
<literal name="icmp_ln581_1" val="1"/>
<literal name="icmp_ln585_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="54" op_0_bw="32">
<![CDATA[
:0  %zext_ln586_1 = zext i32 %sext_ln581_1 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_1"/></StgValue>
</operation>

<operation id="377" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
<literal name="icmp_ln582_1" val="0"/>
<literal name="icmp_ln581_1" val="1"/>
<literal name="icmp_ln585_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %ashr_ln586_1 = ashr i54 %select_ln570_1, %zext_ln586_1

]]></Node>
<StgValue><ssdm name="ashr_ln586_1"/></StgValue>
</operation>

<operation id="378" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
<literal name="icmp_ln582_1" val="0"/>
<literal name="icmp_ln581_1" val="1"/>
<literal name="icmp_ln585_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="54">
<![CDATA[
:2  %trunc_ln586_1 = trunc i54 %ashr_ln586_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln586_1"/></StgValue>
</operation>

<operation id="379" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
<literal name="icmp_ln582_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="54">
<![CDATA[
:0  %trunc_ln583_1 = trunc i54 %select_ln570_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln583_1"/></StgValue>
</operation>

<operation id="380" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
<literal name="icmp_ln582_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit.0.1.i.i

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="381" st_id="40" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="32">
<![CDATA[
:2  %d_assign_0_2_i_i = fpext float %input_image_addr_2_r to double

]]></Node>
<StgValue><ssdm name="d_assign_0_2_i_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="382" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_1" val="0"/>
<literal name="icmp_ln582_1" val="0"/>
<literal name="icmp_ln581_1" val="1"/>
<literal name="icmp_ln585_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit.0.1.i.i

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="383" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0">
<![CDATA[
ap_fixed_base.exit.0.1.i.i:0  %p_0127_0_0_1_i_i = phi i8 [ 0, %ap_fixed_base.exit.0.0.i.i ], [ %trunc_ln583_1, %11 ], [ %select_ln588_1, %16 ], [ %trunc_ln586_1, %13 ], [ %shl_ln604_1, %18 ], [ 0, %17 ], [ 0, %ap_fixed_base.exit.0.1.critedge.i.i ]

]]></Node>
<StgValue><ssdm name="p_0127_0_0_1_i_i"/></StgValue>
</operation>

<operation id="384" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8">
<![CDATA[
ap_fixed_base.exit.0.1.i.i:1  store i8 %p_0127_0_0_1_i_i, i8* %conv1_line_buffer_2_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="385" st_id="41" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="32">
<![CDATA[
:2  %d_assign_0_2_i_i = fpext float %input_image_addr_2_r to double

]]></Node>
<StgValue><ssdm name="d_assign_0_2_i_i"/></StgValue>
</operation>

<operation id="386" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64">
<![CDATA[
:3  %bitcast_ln696_4 = bitcast double %d_assign_0_2_i_i to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln696_4"/></StgValue>
</operation>

<operation id="387" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="63" op_0_bw="64">
<![CDATA[
:4  %trunc_ln557_2 = trunc i64 %bitcast_ln696_4 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln557_2"/></StgValue>
</operation>

<operation id="388" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:5  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="389" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %p_Result_0_2_i_i = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_0_2_i_i"/></StgValue>
</operation>

<operation id="390" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="11">
<![CDATA[
:7  %zext_ln461_2 = zext i11 %p_Result_0_2_i_i to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_2"/></StgValue>
</operation>

<operation id="391" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="52" op_0_bw="64">
<![CDATA[
:8  %trunc_ln565_2 = trunc i64 %bitcast_ln696_4 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_2"/></StgValue>
</operation>

<operation id="392" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:9  %tmp_65_i_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_2)

]]></Node>
<StgValue><ssdm name="tmp_65_i_i"/></StgValue>
</operation>

<operation id="393" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="54" op_0_bw="53">
<![CDATA[
:10  %zext_ln569_2 = zext i53 %tmp_65_i_i to i54

]]></Node>
<StgValue><ssdm name="zext_ln569_2"/></StgValue>
</operation>

<operation id="394" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:11  %sub_ln461_2 = sub i54 0, %zext_ln569_2

]]></Node>
<StgValue><ssdm name="sub_ln461_2"/></StgValue>
</operation>

<operation id="395" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:12  %select_ln570_2 = select i1 %tmp_76, i54 %sub_ln461_2, i54 %zext_ln569_2

]]></Node>
<StgValue><ssdm name="select_ln570_2"/></StgValue>
</operation>

<operation id="396" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:13  %icmp_ln571_2 = icmp eq i63 %trunc_ln557_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_2"/></StgValue>
</operation>

<operation id="397" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln571_2, label %conv1_pad_1_end, label %21

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="398" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %sub_ln575_2 = sub i12 1075, %zext_ln461_2

]]></Node>
<StgValue><ssdm name="sub_ln575_2"/></StgValue>
</operation>

<operation id="399" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_77 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sub_ln575_2, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="400" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln581_2 = icmp sgt i9 %tmp_77, 0

]]></Node>
<StgValue><ssdm name="icmp_ln581_2"/></StgValue>
</operation>

<operation id="401" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln581_2 = add i12 -7, %sub_ln575_2

]]></Node>
<StgValue><ssdm name="add_ln581_2"/></StgValue>
</operation>

<operation id="402" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %sub_ln581_2 = sub i12 7, %sub_ln575_2

]]></Node>
<StgValue><ssdm name="sub_ln581_2"/></StgValue>
</operation>

<operation id="403" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:5  %select_ln581_2 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2

]]></Node>
<StgValue><ssdm name="select_ln581_2"/></StgValue>
</operation>

<operation id="404" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="12">
<![CDATA[
:6  %trunc_ln581_2 = trunc i12 %select_ln581_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln581_2"/></StgValue>
</operation>

<operation id="405" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="12">
<![CDATA[
:7  %sext_ln581_2 = sext i12 %select_ln581_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_2"/></StgValue>
</operation>

<operation id="406" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %icmp_ln582_2 = icmp eq i12 %sub_ln575_2, 7

]]></Node>
<StgValue><ssdm name="icmp_ln582_2"/></StgValue>
</operation>

<operation id="407" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln582_2, label %20, label %24

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="408" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
<literal name="icmp_ln582_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln581_2, label %23, label %26

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="409" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
<literal name="icmp_ln582_2" val="0"/>
<literal name="icmp_ln581_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="54">
<![CDATA[
:0  %trunc_ln602_2 = trunc i54 %select_ln570_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln602_2"/></StgValue>
</operation>

<operation id="410" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
<literal name="icmp_ln582_2" val="0"/>
<literal name="icmp_ln581_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_78 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %select_ln581_2, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="411" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
<literal name="icmp_ln582_2" val="0"/>
<literal name="icmp_ln581_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln603_2 = icmp eq i9 %tmp_78, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_2"/></StgValue>
</operation>

<operation id="412" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
<literal name="icmp_ln582_2" val="0"/>
<literal name="icmp_ln581_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln603_2, label %27, label %conv1_pad_1_end

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="413" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
<literal name="icmp_ln582_2" val="0"/>
<literal name="icmp_ln581_2" val="0"/>
<literal name="icmp_ln603_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %shl_ln604_2 = shl i8 %trunc_ln602_2, %trunc_ln581_2

]]></Node>
<StgValue><ssdm name="shl_ln604_2"/></StgValue>
</operation>

<operation id="414" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
<literal name="icmp_ln582_2" val="0"/>
<literal name="icmp_ln581_2" val="0"/>
<literal name="icmp_ln603_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %conv1_pad_1_end

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="415" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
<literal name="icmp_ln582_2" val="0"/>
<literal name="icmp_ln581_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %icmp_ln585_2 = icmp ult i12 %select_ln581_2, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_2"/></StgValue>
</operation>

<operation id="416" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
<literal name="icmp_ln582_2" val="0"/>
<literal name="icmp_ln581_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln585_2, label %22, label %25

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="417" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
<literal name="icmp_ln582_2" val="0"/>
<literal name="icmp_ln581_2" val="1"/>
<literal name="icmp_ln585_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32">
<![CDATA[
:0  %bitcast_ln696_5 = bitcast float %input_image_addr_2_r to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_5"/></StgValue>
</operation>

<operation id="418" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
<literal name="icmp_ln582_2" val="0"/>
<literal name="icmp_ln581_2" val="1"/>
<literal name="icmp_ln585_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="419" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
<literal name="icmp_ln582_2" val="0"/>
<literal name="icmp_ln581_2" val="1"/>
<literal name="icmp_ln585_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2  %select_ln588_2 = select i1 %tmp_79, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln588_2"/></StgValue>
</operation>

<operation id="420" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
<literal name="icmp_ln582_2" val="0"/>
<literal name="icmp_ln581_2" val="1"/>
<literal name="icmp_ln585_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %conv1_pad_1_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="421" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
<literal name="icmp_ln582_2" val="0"/>
<literal name="icmp_ln581_2" val="1"/>
<literal name="icmp_ln585_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="54" op_0_bw="32">
<![CDATA[
:0  %zext_ln586_2 = zext i32 %sext_ln581_2 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_2"/></StgValue>
</operation>

<operation id="422" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
<literal name="icmp_ln582_2" val="0"/>
<literal name="icmp_ln581_2" val="1"/>
<literal name="icmp_ln585_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %ashr_ln586_2 = ashr i54 %select_ln570_2, %zext_ln586_2

]]></Node>
<StgValue><ssdm name="ashr_ln586_2"/></StgValue>
</operation>

<operation id="423" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
<literal name="icmp_ln582_2" val="0"/>
<literal name="icmp_ln581_2" val="1"/>
<literal name="icmp_ln585_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="54">
<![CDATA[
:2  %trunc_ln586_2 = trunc i54 %ashr_ln586_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln586_2"/></StgValue>
</operation>

<operation id="424" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
<literal name="icmp_ln582_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="54">
<![CDATA[
:0  %trunc_ln583_2 = trunc i54 %select_ln570_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln583_2"/></StgValue>
</operation>

<operation id="425" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
<literal name="icmp_ln582_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %conv1_pad_1_end

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="426" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="and_ln134_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
<literal name="icmp_ln582_2" val="0"/>
<literal name="icmp_ln581_2" val="1"/>
<literal name="icmp_ln585_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %conv1_pad_1_end

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="427" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0">
<![CDATA[
conv1_pad_1_end:0  %p_0127_0_0_2_i_i = phi i8 [ 0, %19 ], [ %trunc_ln583_2, %20 ], [ %select_ln588_2, %25 ], [ %trunc_ln586_2, %22 ], [ %shl_ln604_2, %27 ], [ 0, %26 ], [ 0, %ap_fixed_base.exit.0.1.i.i ]

]]></Node>
<StgValue><ssdm name="p_0127_0_0_2_i_i"/></StgValue>
</operation>

<operation id="428" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8">
<![CDATA[
conv1_pad_1_end:1  store i8 %p_0127_0_0_2_i_i, i8* %conv1_line_buffer_2_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="429" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
conv1_pad_1_end:2  %empty_222 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str33, i32 %tmp_55_i_i)

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="430" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
conv1_pad_1_end:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="431" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader348.preheader.0.i.i:0  %tmp = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %yy_reuse_0_0_i_i, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="432" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader348.preheader.0.i.i:1  %icmp_ln138 = icmp eq i7 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln138"/></StgValue>
</operation>

<operation id="433" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
.preheader348.preheader.0.i.i:2  br label %.preheader348.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="434" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader348.0.i.i:0  %xx_reuse_0_0_i_i = phi i9 [ %add_ln137, %conv1_xx_reuse_end ], [ 0, %.preheader348.preheader.0.i.i ]

]]></Node>
<StgValue><ssdm name="xx_reuse_0_0_i_i"/></StgValue>
</operation>

<operation id="435" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader348.0.i.i:1  %icmp_ln137 = icmp eq i9 %xx_reuse_0_0_i_i, -190

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="436" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader348.0.i.i:2  %empty_219 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 322, i64 322, i64 322)

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="437" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader348.0.i.i:3  %add_ln137 = add i9 %xx_reuse_0_0_i_i, 1

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="438" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader348.0.i.i:4  br i1 %icmp_ln137, label %conv1_yy_reuse_end, label %conv1_xx_reuse_begin

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="439" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv1_xx_reuse_begin:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str36) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln137"/></StgValue>
</operation>

<operation id="440" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
conv1_xx_reuse_begin:1  %tmp_61_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str36)

]]></Node>
<StgValue><ssdm name="tmp_61_i_i"/></StgValue>
</operation>

<operation id="441" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv1_xx_reuse_begin:2  br i1 %icmp_ln138, label %conv1_xx_reuse_end, label %.preheader347.preheader.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="442" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="9">
<![CDATA[
.preheader347.preheader.0.i.i:0  %zext_ln145 = zext i9 %xx_reuse_0_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="443" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader347.preheader.0.i.i:1  %conv1_line_buffer_0_6 = getelementptr [322 x i8]* %conv1_line_buffer_0_217, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_0_6"/></StgValue>
</operation>

<operation id="444" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader347.preheader.0.i.i:2  %conv1_line_buffer_0_7 = getelementptr [322 x i8]* %conv1_line_buffer_0_1, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_0_7"/></StgValue>
</operation>

<operation id="445" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader347.preheader.0.i.i:3  %conv1_line_buffer_0_8 = getelementptr [322 x i8]* %conv1_line_buffer_0_2, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_0_8"/></StgValue>
</operation>

<operation id="446" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader347.preheader.0.i.i:4  %conv1_line_buffer_1_10 = getelementptr [322 x i8]* %conv1_line_buffer_1, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_10"/></StgValue>
</operation>

<operation id="447" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader347.preheader.0.i.i:5  %conv1_line_buffer_1_11 = getelementptr [322 x i8]* %conv1_line_buffer_1_1, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_11"/></StgValue>
</operation>

<operation id="448" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader347.preheader.0.i.i:6  %conv1_line_buffer_1_12 = getelementptr [322 x i8]* %conv1_line_buffer_1_2, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_12"/></StgValue>
</operation>

<operation id="449" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader347.preheader.0.i.i:7  %conv1_line_buffer_2_10 = getelementptr [322 x i8]* %conv1_line_buffer_2, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_10"/></StgValue>
</operation>

<operation id="450" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader347.preheader.0.i.i:8  %conv1_line_buffer_2_11 = getelementptr [322 x i8]* %conv1_line_buffer_2_1, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_11"/></StgValue>
</operation>

<operation id="451" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader347.preheader.0.i.i:9  %conv1_line_buffer_2_12 = getelementptr [322 x i8]* %conv1_line_buffer_2_2, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_12"/></StgValue>
</operation>

<operation id="452" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="9">
<![CDATA[
.preheader347.preheader.0.i.i:10  %conv1_line_buffer_0_9 = load i8* %conv1_line_buffer_0_6, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_0_9"/></StgValue>
</operation>

<operation id="453" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="9">
<![CDATA[
.preheader347.preheader.0.i.i:11  %conv1_line_buffer_0_10 = load i8* %conv1_line_buffer_0_7, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_0_10"/></StgValue>
</operation>

<operation id="454" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="9">
<![CDATA[
.preheader347.preheader.0.i.i:12  %conv1_line_buffer_0_11 = load i8* %conv1_line_buffer_0_8, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_0_11"/></StgValue>
</operation>

<operation id="455" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="9">
<![CDATA[
.preheader347.preheader.0.i.i:13  %conv1_line_buffer_1_13 = load i8* %conv1_line_buffer_1_10, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_13"/></StgValue>
</operation>

<operation id="456" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="9">
<![CDATA[
.preheader347.preheader.0.i.i:14  %conv1_line_buffer_1_14 = load i8* %conv1_line_buffer_1_11, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_14"/></StgValue>
</operation>

<operation id="457" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="9">
<![CDATA[
.preheader347.preheader.0.i.i:15  %conv1_line_buffer_1_15 = load i8* %conv1_line_buffer_1_12, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_15"/></StgValue>
</operation>

<operation id="458" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="9">
<![CDATA[
.preheader347.preheader.0.i.i:16  %conv1_line_buffer_2_13 = load i8* %conv1_line_buffer_2_10, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_13"/></StgValue>
</operation>

<operation id="459" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="9">
<![CDATA[
.preheader347.preheader.0.i.i:17  %conv1_line_buffer_2_14 = load i8* %conv1_line_buffer_2_11, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_14"/></StgValue>
</operation>

<operation id="460" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="9">
<![CDATA[
.preheader347.preheader.0.i.i:18  %conv1_line_buffer_2_15 = load i8* %conv1_line_buffer_2_12, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_15"/></StgValue>
</operation>

<operation id="461" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
conv1_yy_reuse_end:0  %empty_218 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str32, i32 %tmp_i_i_221)

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="462" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
conv1_yy_reuse_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="463" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="9">
<![CDATA[
.preheader347.preheader.0.i.i:10  %conv1_line_buffer_0_9 = load i8* %conv1_line_buffer_0_6, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_0_9"/></StgValue>
</operation>

<operation id="464" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="9">
<![CDATA[
.preheader347.preheader.0.i.i:11  %conv1_line_buffer_0_10 = load i8* %conv1_line_buffer_0_7, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_0_10"/></StgValue>
</operation>

<operation id="465" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="9">
<![CDATA[
.preheader347.preheader.0.i.i:12  %conv1_line_buffer_0_11 = load i8* %conv1_line_buffer_0_8, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_0_11"/></StgValue>
</operation>

<operation id="466" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="9">
<![CDATA[
.preheader347.preheader.0.i.i:13  %conv1_line_buffer_1_13 = load i8* %conv1_line_buffer_1_10, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_13"/></StgValue>
</operation>

<operation id="467" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="9">
<![CDATA[
.preheader347.preheader.0.i.i:14  %conv1_line_buffer_1_14 = load i8* %conv1_line_buffer_1_11, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_14"/></StgValue>
</operation>

<operation id="468" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="9">
<![CDATA[
.preheader347.preheader.0.i.i:15  %conv1_line_buffer_1_15 = load i8* %conv1_line_buffer_1_12, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_1_15"/></StgValue>
</operation>

<operation id="469" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="9">
<![CDATA[
.preheader347.preheader.0.i.i:16  %conv1_line_buffer_2_13 = load i8* %conv1_line_buffer_2_10, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_13"/></StgValue>
</operation>

<operation id="470" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="9">
<![CDATA[
.preheader347.preheader.0.i.i:17  %conv1_line_buffer_2_14 = load i8* %conv1_line_buffer_2_11, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_14"/></StgValue>
</operation>

<operation id="471" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="9">
<![CDATA[
.preheader347.preheader.0.i.i:18  %conv1_line_buffer_2_15 = load i8* %conv1_line_buffer_2_12, align 1

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_2_15"/></StgValue>
</operation>

<operation id="472" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
.preheader347.preheader.0.i.i:19  br label %.preheader347.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="473" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader347.0.i.i:0  %conv1_line_buffer_0_s = phi i2 [ %add_ln139, %conv1_line_buffer_0 ], [ 0, %.preheader347.preheader.0.i.i ]

]]></Node>
<StgValue><ssdm name="conv1_line_buffer_0_s"/></StgValue>
</operation>

<operation id="474" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader347.0.i.i:1  %icmp_ln139 = icmp eq i2 %conv1_line_buffer_0_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="475" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader347.0.i.i:2  %empty_225 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="476" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader347.0.i.i:3  %add_ln139 = add i2 %conv1_line_buffer_0_s, 1

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="477" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader347.0.i.i:4  br i1 %icmp_ln139, label %.preheader346.preheader.0.i.i, label %conv1_line_buffer_0

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="478" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="2">
<![CDATA[
conv1_line_buffer_0:3  %zext_ln143 = zext i2 %conv1_line_buffer_0_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="479" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_line_buffer_0:4  %conv1_window_buffer_63 = getelementptr [3 x i8]* %conv1_window_buffer_1, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_63"/></StgValue>
</operation>

<operation id="480" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="2">
<![CDATA[
conv1_line_buffer_0:5  %conv1_window_buffer_64 = load i8* %conv1_window_buffer_63, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_64"/></StgValue>
</operation>

<operation id="481" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_line_buffer_0:8  %conv1_window_buffer_66 = getelementptr [3 x i8]* %conv1_window_buffer_2, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_66"/></StgValue>
</operation>

<operation id="482" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="2">
<![CDATA[
conv1_line_buffer_0:9  %conv1_window_buffer_67 = load i8* %conv1_window_buffer_66, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_67"/></StgValue>
</operation>

<operation id="483" st_id="46" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
conv1_line_buffer_0:11  %tmp_46_i_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %conv1_line_buffer_0_9, i8 %conv1_line_buffer_0_10, i8 %conv1_line_buffer_0_11, i2 %conv1_line_buffer_0_s)

]]></Node>
<StgValue><ssdm name="tmp_46_i_i"/></StgValue>
</operation>

<operation id="484" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="8" op_1_bw="2" op_2_bw="8">
<![CDATA[
conv1_line_buffer_0:12  store i8 %tmp_46_i_i, i8* %conv1_window_buffer_66, align 1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="485" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_line_buffer_0:13  %conv1_window_buffer_68 = getelementptr [3 x i8]* %conv1_window_buffer_4, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_68"/></StgValue>
</operation>

<operation id="486" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="2">
<![CDATA[
conv1_line_buffer_0:14  %conv1_window_buffer_69 = load i8* %conv1_window_buffer_68, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_69"/></StgValue>
</operation>

<operation id="487" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_line_buffer_0:17  %conv1_window_buffer_71 = getelementptr [3 x i8]* %conv1_window_buffer_5, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_71"/></StgValue>
</operation>

<operation id="488" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="2">
<![CDATA[
conv1_line_buffer_0:18  %conv1_window_buffer_72 = load i8* %conv1_window_buffer_71, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_72"/></StgValue>
</operation>

<operation id="489" st_id="46" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
conv1_line_buffer_0:20  %tmp_47_i_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %conv1_line_buffer_1_13, i8 %conv1_line_buffer_1_14, i8 %conv1_line_buffer_1_15, i2 %conv1_line_buffer_0_s)

]]></Node>
<StgValue><ssdm name="tmp_47_i_i"/></StgValue>
</operation>

<operation id="490" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="8" op_1_bw="2" op_2_bw="8">
<![CDATA[
conv1_line_buffer_0:21  store i8 %tmp_47_i_i, i8* %conv1_window_buffer_71, align 1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="491" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_line_buffer_0:22  %conv1_window_buffer_73 = getelementptr [3 x i8]* %conv1_window_buffer_7, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_73"/></StgValue>
</operation>

<operation id="492" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="2">
<![CDATA[
conv1_line_buffer_0:23  %conv1_window_buffer_74 = load i8* %conv1_window_buffer_73, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_74"/></StgValue>
</operation>

<operation id="493" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_line_buffer_0:26  %conv1_window_buffer_76 = getelementptr [3 x i8]* %conv1_window_buffer_8, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_76"/></StgValue>
</operation>

<operation id="494" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="2">
<![CDATA[
conv1_line_buffer_0:27  %conv1_window_buffer_77 = load i8* %conv1_window_buffer_76, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_77"/></StgValue>
</operation>

<operation id="495" st_id="46" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
conv1_line_buffer_0:29  %tmp_48_i_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %conv1_line_buffer_2_13, i8 %conv1_line_buffer_2_14, i8 %conv1_line_buffer_2_15, i2 %conv1_line_buffer_0_s)

]]></Node>
<StgValue><ssdm name="tmp_48_i_i"/></StgValue>
</operation>

<operation id="496" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="8" op_1_bw="2" op_2_bw="8">
<![CDATA[
conv1_line_buffer_0:30  store i8 %tmp_48_i_i, i8* %conv1_window_buffer_76, align 1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="497" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv1_line_buffer_0:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str37) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln139"/></StgValue>
</operation>

<operation id="498" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
conv1_line_buffer_0:1  %tmp_62_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str37)

]]></Node>
<StgValue><ssdm name="tmp_62_i_i"/></StgValue>
</operation>

<operation id="499" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
conv1_line_buffer_0:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln140"/></StgValue>
</operation>

<operation id="500" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="2">
<![CDATA[
conv1_line_buffer_0:5  %conv1_window_buffer_64 = load i8* %conv1_window_buffer_63, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_64"/></StgValue>
</operation>

<operation id="501" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_line_buffer_0:6  %conv1_window_buffer_65 = getelementptr [3 x i8]* %conv1_window_buffer_s, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_65"/></StgValue>
</operation>

<operation id="502" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="8" op_1_bw="2">
<![CDATA[
conv1_line_buffer_0:7  store i8 %conv1_window_buffer_64, i8* %conv1_window_buffer_65, align 1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="503" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="2">
<![CDATA[
conv1_line_buffer_0:9  %conv1_window_buffer_67 = load i8* %conv1_window_buffer_66, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_67"/></StgValue>
</operation>

<operation id="504" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="8" op_1_bw="2" op_2_bw="8">
<![CDATA[
conv1_line_buffer_0:10  store i8 %conv1_window_buffer_67, i8* %conv1_window_buffer_63, align 1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="505" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="2">
<![CDATA[
conv1_line_buffer_0:14  %conv1_window_buffer_69 = load i8* %conv1_window_buffer_68, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_69"/></StgValue>
</operation>

<operation id="506" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_line_buffer_0:15  %conv1_window_buffer_70 = getelementptr [3 x i8]* %conv1_window_buffer_3, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_70"/></StgValue>
</operation>

<operation id="507" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="8" op_1_bw="2">
<![CDATA[
conv1_line_buffer_0:16  store i8 %conv1_window_buffer_69, i8* %conv1_window_buffer_70, align 1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="508" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="2">
<![CDATA[
conv1_line_buffer_0:18  %conv1_window_buffer_72 = load i8* %conv1_window_buffer_71, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_72"/></StgValue>
</operation>

<operation id="509" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="8" op_1_bw="2" op_2_bw="8">
<![CDATA[
conv1_line_buffer_0:19  store i8 %conv1_window_buffer_72, i8* %conv1_window_buffer_68, align 1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="510" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="2">
<![CDATA[
conv1_line_buffer_0:23  %conv1_window_buffer_74 = load i8* %conv1_window_buffer_73, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_74"/></StgValue>
</operation>

<operation id="511" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_line_buffer_0:24  %conv1_window_buffer_75 = getelementptr [3 x i8]* %conv1_window_buffer_6, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_75"/></StgValue>
</operation>

<operation id="512" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="8" op_1_bw="2">
<![CDATA[
conv1_line_buffer_0:25  store i8 %conv1_window_buffer_74, i8* %conv1_window_buffer_75, align 1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="513" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="2">
<![CDATA[
conv1_line_buffer_0:27  %conv1_window_buffer_77 = load i8* %conv1_window_buffer_76, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_77"/></StgValue>
</operation>

<operation id="514" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="8" op_1_bw="2" op_2_bw="8">
<![CDATA[
conv1_line_buffer_0:28  store i8 %conv1_window_buffer_77, i8* %conv1_window_buffer_73, align 1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="515" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
conv1_line_buffer_0:31  %empty_226 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str37, i32 %tmp_62_i_i)

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="516" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
conv1_line_buffer_0:32  br label %.preheader347.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="517" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader346.preheader.0.i.i:0  %tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %xx_reuse_0_0_i_i, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="518" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:1  %icmp_ln150 = icmp eq i8 %tmp_67, 0

]]></Node>
<StgValue><ssdm name="icmp_ln150"/></StgValue>
</operation>

<operation id="519" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:2  %conv1_window_buffer_36 = load i8* %conv1_window_buffer_9, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_36"/></StgValue>
</operation>

<operation id="520" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:4  %conv1_window_buffer_37 = load i8* %conv1_window_buffer_10, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_37"/></StgValue>
</operation>

<operation id="521" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:6  %conv1_window_buffer_38 = load i8* %conv1_window_buffer_11, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_38"/></StgValue>
</operation>

<operation id="522" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:8  %conv1_window_buffer_39 = load i8* %conv1_window_buffer_12, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_39"/></StgValue>
</operation>

<operation id="523" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:10  %conv1_window_buffer_40 = load i8* %conv1_window_buffer_13, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_40"/></StgValue>
</operation>

<operation id="524" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:12  %conv1_window_buffer_41 = load i8* %conv1_window_buffer_14, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_41"/></StgValue>
</operation>

<operation id="525" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:14  %conv1_window_buffer_42 = load i8* %conv1_window_buffer_15, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_42"/></StgValue>
</operation>

<operation id="526" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:16  %conv1_window_buffer_43 = load i8* %conv1_window_buffer_16, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_43"/></StgValue>
</operation>

<operation id="527" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:18  %conv1_window_buffer_44 = load i8* %conv1_window_buffer_17, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_44"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="528" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:2  %conv1_window_buffer_36 = load i8* %conv1_window_buffer_9, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_36"/></StgValue>
</operation>

<operation id="529" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:4  %conv1_window_buffer_37 = load i8* %conv1_window_buffer_10, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_37"/></StgValue>
</operation>

<operation id="530" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:6  %conv1_window_buffer_38 = load i8* %conv1_window_buffer_11, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_38"/></StgValue>
</operation>

<operation id="531" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:8  %conv1_window_buffer_39 = load i8* %conv1_window_buffer_12, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_39"/></StgValue>
</operation>

<operation id="532" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:10  %conv1_window_buffer_40 = load i8* %conv1_window_buffer_13, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_40"/></StgValue>
</operation>

<operation id="533" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:12  %conv1_window_buffer_41 = load i8* %conv1_window_buffer_14, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_41"/></StgValue>
</operation>

<operation id="534" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:14  %conv1_window_buffer_42 = load i8* %conv1_window_buffer_15, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_42"/></StgValue>
</operation>

<operation id="535" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:16  %conv1_window_buffer_43 = load i8* %conv1_window_buffer_16, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_43"/></StgValue>
</operation>

<operation id="536" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:18  %conv1_window_buffer_44 = load i8* %conv1_window_buffer_17, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_44"/></StgValue>
</operation>

<operation id="537" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:20  %conv1_window_buffer_45 = load i8* %conv1_window_buffer_18, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_45"/></StgValue>
</operation>

<operation id="538" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:22  %conv1_window_buffer_46 = load i8* %conv1_window_buffer_19, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_46"/></StgValue>
</operation>

<operation id="539" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:24  %conv1_window_buffer_47 = load i8* %conv1_window_buffer_20, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_47"/></StgValue>
</operation>

<operation id="540" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:26  %conv1_window_buffer_48 = load i8* %conv1_window_buffer_21, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_48"/></StgValue>
</operation>

<operation id="541" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:28  %conv1_window_buffer_49 = load i8* %conv1_window_buffer_22, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_49"/></StgValue>
</operation>

<operation id="542" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:30  %conv1_window_buffer_50 = load i8* %conv1_window_buffer_23, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_50"/></StgValue>
</operation>

<operation id="543" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:32  %conv1_window_buffer_51 = load i8* %conv1_window_buffer_24, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_51"/></StgValue>
</operation>

<operation id="544" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:34  %conv1_window_buffer_52 = load i8* %conv1_window_buffer_25, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_52"/></StgValue>
</operation>

<operation id="545" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:36  %conv1_window_buffer_53 = load i8* %conv1_window_buffer_26, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_53"/></StgValue>
</operation>

<operation id="546" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:38  %conv1_window_buffer_54 = load i8* %conv1_window_buffer_27, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_54"/></StgValue>
</operation>

<operation id="547" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:40  %conv1_window_buffer_55 = load i8* %conv1_window_buffer_28, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_55"/></StgValue>
</operation>

<operation id="548" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:42  %conv1_window_buffer_56 = load i8* %conv1_window_buffer_29, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_56"/></StgValue>
</operation>

<operation id="549" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:44  %conv1_window_buffer_57 = load i8* %conv1_window_buffer_30, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_57"/></StgValue>
</operation>

<operation id="550" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:46  %conv1_window_buffer_58 = load i8* %conv1_window_buffer_31, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_58"/></StgValue>
</operation>

<operation id="551" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:48  %conv1_window_buffer_59 = load i8* %conv1_window_buffer_32, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_59"/></StgValue>
</operation>

<operation id="552" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:50  %conv1_window_buffer_60 = load i8* %conv1_window_buffer_33, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_60"/></StgValue>
</operation>

<operation id="553" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:52  %conv1_window_buffer_61 = load i8* %conv1_window_buffer_34, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_61"/></StgValue>
</operation>

<operation id="554" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:54  %conv1_window_buffer_62 = load i8* %conv1_window_buffer_35, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_62"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="555" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:3  %zext_ln1118 = zext i8 %conv1_window_buffer_36 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="556" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:5  %zext_ln1118_1 = zext i8 %conv1_window_buffer_37 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="557" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:7  %zext_ln1118_2 = zext i8 %conv1_window_buffer_38 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_2"/></StgValue>
</operation>

<operation id="558" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:9  %zext_ln1118_3 = zext i8 %conv1_window_buffer_39 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_3"/></StgValue>
</operation>

<operation id="559" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:11  %zext_ln1118_4 = zext i8 %conv1_window_buffer_40 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_4"/></StgValue>
</operation>

<operation id="560" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:13  %zext_ln1118_5 = zext i8 %conv1_window_buffer_41 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_5"/></StgValue>
</operation>

<operation id="561" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:15  %zext_ln1118_6 = zext i8 %conv1_window_buffer_42 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_6"/></StgValue>
</operation>

<operation id="562" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:17  %zext_ln1118_7 = zext i8 %conv1_window_buffer_43 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_7"/></StgValue>
</operation>

<operation id="563" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:19  %zext_ln1118_8 = zext i8 %conv1_window_buffer_44 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_8"/></StgValue>
</operation>

<operation id="564" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:20  %conv1_window_buffer_45 = load i8* %conv1_window_buffer_18, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_45"/></StgValue>
</operation>

<operation id="565" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:21  %zext_ln1265 = zext i8 %conv1_window_buffer_45 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1265"/></StgValue>
</operation>

<operation id="566" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:22  %conv1_window_buffer_46 = load i8* %conv1_window_buffer_19, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_46"/></StgValue>
</operation>

<operation id="567" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:23  %zext_ln1118_9 = zext i8 %conv1_window_buffer_46 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_9"/></StgValue>
</operation>

<operation id="568" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:24  %conv1_window_buffer_47 = load i8* %conv1_window_buffer_20, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_47"/></StgValue>
</operation>

<operation id="569" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:25  %zext_ln1118_10 = zext i8 %conv1_window_buffer_47 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_10"/></StgValue>
</operation>

<operation id="570" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:26  %conv1_window_buffer_48 = load i8* %conv1_window_buffer_21, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_48"/></StgValue>
</operation>

<operation id="571" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:27  %zext_ln1118_11 = zext i8 %conv1_window_buffer_48 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_11"/></StgValue>
</operation>

<operation id="572" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:28  %conv1_window_buffer_49 = load i8* %conv1_window_buffer_22, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_49"/></StgValue>
</operation>

<operation id="573" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:29  %zext_ln1118_12 = zext i8 %conv1_window_buffer_49 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_12"/></StgValue>
</operation>

<operation id="574" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:30  %conv1_window_buffer_50 = load i8* %conv1_window_buffer_23, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_50"/></StgValue>
</operation>

<operation id="575" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:31  %zext_ln1265_76 = zext i8 %conv1_window_buffer_50 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1265_76"/></StgValue>
</operation>

<operation id="576" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:32  %conv1_window_buffer_51 = load i8* %conv1_window_buffer_24, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_51"/></StgValue>
</operation>

<operation id="577" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:33  %zext_ln1265_77 = zext i8 %conv1_window_buffer_51 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1265_77"/></StgValue>
</operation>

<operation id="578" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:34  %conv1_window_buffer_52 = load i8* %conv1_window_buffer_25, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_52"/></StgValue>
</operation>

<operation id="579" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:35  %zext_ln1118_13 = zext i8 %conv1_window_buffer_52 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_13"/></StgValue>
</operation>

<operation id="580" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:36  %conv1_window_buffer_53 = load i8* %conv1_window_buffer_26, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_53"/></StgValue>
</operation>

<operation id="581" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:37  %zext_ln1118_14 = zext i8 %conv1_window_buffer_53 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_14"/></StgValue>
</operation>

<operation id="582" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:38  %conv1_window_buffer_54 = load i8* %conv1_window_buffer_27, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_54"/></StgValue>
</operation>

<operation id="583" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:39  %zext_ln1118_15 = zext i8 %conv1_window_buffer_54 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_15"/></StgValue>
</operation>

<operation id="584" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:40  %conv1_window_buffer_55 = load i8* %conv1_window_buffer_28, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_55"/></StgValue>
</operation>

<operation id="585" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:41  %zext_ln1118_16 = zext i8 %conv1_window_buffer_55 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_16"/></StgValue>
</operation>

<operation id="586" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:42  %conv1_window_buffer_56 = load i8* %conv1_window_buffer_29, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_56"/></StgValue>
</operation>

<operation id="587" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:43  %zext_ln1265_78 = zext i8 %conv1_window_buffer_56 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1265_78"/></StgValue>
</operation>

<operation id="588" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:44  %conv1_window_buffer_57 = load i8* %conv1_window_buffer_30, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_57"/></StgValue>
</operation>

<operation id="589" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:45  %zext_ln1118_17 = zext i8 %conv1_window_buffer_57 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_17"/></StgValue>
</operation>

<operation id="590" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:46  %conv1_window_buffer_58 = load i8* %conv1_window_buffer_31, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_58"/></StgValue>
</operation>

<operation id="591" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:47  %zext_ln1118_18 = zext i8 %conv1_window_buffer_58 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_18"/></StgValue>
</operation>

<operation id="592" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:48  %conv1_window_buffer_59 = load i8* %conv1_window_buffer_32, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_59"/></StgValue>
</operation>

<operation id="593" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:49  %zext_ln1118_19 = zext i8 %conv1_window_buffer_59 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_19"/></StgValue>
</operation>

<operation id="594" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:50  %conv1_window_buffer_60 = load i8* %conv1_window_buffer_33, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_60"/></StgValue>
</operation>

<operation id="595" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:51  %zext_ln1118_20 = zext i8 %conv1_window_buffer_60 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_20"/></StgValue>
</operation>

<operation id="596" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:52  %conv1_window_buffer_61 = load i8* %conv1_window_buffer_34, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_61"/></StgValue>
</operation>

<operation id="597" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:53  %zext_ln1265_79 = zext i8 %conv1_window_buffer_61 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1265_79"/></StgValue>
</operation>

<operation id="598" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="2">
<![CDATA[
.preheader346.preheader.0.i.i:54  %conv1_window_buffer_62 = load i8* %conv1_window_buffer_35, align 1

]]></Node>
<StgValue><ssdm name="conv1_window_buffer_62"/></StgValue>
</operation>

<operation id="599" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="17" op_0_bw="8">
<![CDATA[
.preheader346.preheader.0.i.i:55  %zext_ln1118_21 = zext i8 %conv1_window_buffer_62 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_21"/></StgValue>
</operation>

<operation id="600" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
.preheader346.preheader.0.i.i:56  br label %.preheader346.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="601" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader346.0.i.i:0  %ff_0_0_i_i = phi i5 [ %add_ln148, %conv1_ff_end ], [ 0, %.preheader346.preheader.0.i.i ]

]]></Node>
<StgValue><ssdm name="ff_0_0_i_i"/></StgValue>
</operation>

<operation id="602" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader346.0.i.i:1  %icmp_ln148 = icmp eq i5 %ff_0_0_i_i, -16

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="603" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader346.0.i.i:2  %empty_224 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="604" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader346.0.i.i:3  %add_ln148 = add i5 %ff_0_0_i_i, 1

]]></Node>
<StgValue><ssdm name="add_ln148"/></StgValue>
</operation>

<operation id="605" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader346.0.i.i:4  br i1 %icmp_ln148, label %conv1_xx_reuse_end.i.i.loopexit, label %conv1_ff_begin

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="606" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv1_ff_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str40) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln148"/></StgValue>
</operation>

<operation id="607" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
conv1_ff_begin:1  %tmp_64_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str40)

]]></Node>
<StgValue><ssdm name="tmp_64_i_i"/></StgValue>
</operation>

<operation id="608" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
conv1_ff_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln149"/></StgValue>
</operation>

<operation id="609" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv1_ff_begin:3  br i1 %icmp_ln150, label %conv1_ff_end, label %.preheader345.preheader.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="610" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="5">
<![CDATA[
.preheader345.preheader.0.i.i:0  %zext_ln158 = zext i5 %ff_0_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="611" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:1  %weight_conv1_V_0_0_0_1 = getelementptr [16 x i5]* @weight_conv1_V_0_0_0, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_0_0_1"/></StgValue>
</operation>

<operation id="612" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:2  %weight_conv1_V_0_0_0_2 = load i5* %weight_conv1_V_0_0_0_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_0_0_2"/></StgValue>
</operation>

<operation id="613" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:7  %weight_conv1_V_0_1_0_1 = getelementptr [16 x i5]* @weight_conv1_V_0_1_0, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_1_0_1"/></StgValue>
</operation>

<operation id="614" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:8  %weight_conv1_V_0_1_0_2 = load i5* %weight_conv1_V_0_1_0_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_1_0_2"/></StgValue>
</operation>

<operation id="615" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:17  %weight_conv1_V_0_2_0_1 = getelementptr [16 x i5]* @weight_conv1_V_0_2_0, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_2_0_1"/></StgValue>
</operation>

<operation id="616" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:18  %weight_conv1_V_0_2_0_2 = load i5* %weight_conv1_V_0_2_0_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_2_0_2"/></StgValue>
</operation>

<operation id="617" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:28  %weight_conv1_V_1_0_0_1 = getelementptr [16 x i5]* @weight_conv1_V_1_0_0, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_0_0_1"/></StgValue>
</operation>

<operation id="618" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:29  %weight_conv1_V_1_0_0_2 = load i5* %weight_conv1_V_1_0_0_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_0_0_2"/></StgValue>
</operation>

<operation id="619" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:38  %weight_conv1_V_1_1_0_1 = getelementptr [16 x i5]* @weight_conv1_V_1_1_0, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_1_0_1"/></StgValue>
</operation>

<operation id="620" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:39  %weight_conv1_V_1_1_0_2 = load i5* %weight_conv1_V_1_1_0_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_1_0_2"/></StgValue>
</operation>

<operation id="621" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:48  %weight_conv1_V_1_2_0_1 = getelementptr [16 x i5]* @weight_conv1_V_1_2_0, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_2_0_1"/></StgValue>
</operation>

<operation id="622" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:49  %weight_conv1_V_1_2_0_2 = load i5* %weight_conv1_V_1_2_0_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_2_0_2"/></StgValue>
</operation>

<operation id="623" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:58  %weight_conv1_V_2_0_0_1 = getelementptr [16 x i5]* @weight_conv1_V_2_0_0, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_0_0_1"/></StgValue>
</operation>

<operation id="624" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:59  %weight_conv1_V_2_0_0_2 = load i5* %weight_conv1_V_2_0_0_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_0_0_2"/></StgValue>
</operation>

<operation id="625" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:68  %weight_conv1_V_2_1_0_1 = getelementptr [16 x i5]* @weight_conv1_V_2_1_0, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_1_0_1"/></StgValue>
</operation>

<operation id="626" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:69  %weight_conv1_V_2_1_0_2 = load i5* %weight_conv1_V_2_1_0_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_1_0_2"/></StgValue>
</operation>

<operation id="627" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:78  %weight_conv1_V_2_2_0_1 = getelementptr [16 x i5]* @weight_conv1_V_2_2_0, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_2_0_1"/></StgValue>
</operation>

<operation id="628" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:79  %weight_conv1_V_2_2_0_2 = load i5* %weight_conv1_V_2_2_0_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_2_0_2"/></StgValue>
</operation>

<operation id="629" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
conv1_ff_end:0  %empty_227 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str40, i32 %tmp_64_i_i)

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="630" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0">
<![CDATA[
conv1_ff_end:1  br label %.preheader346.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="631" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:2  %weight_conv1_V_0_0_0_2 = load i5* %weight_conv1_V_0_0_0_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_0_0_2"/></StgValue>
</operation>

<operation id="632" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:3  %shl_ln1_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_0_0_0_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1_i_i"/></StgValue>
</operation>

<operation id="633" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:4  %sext_ln728 = sext i9 %shl_ln1_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="634" st_id="52" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:5  %mul_ln1118 = mul i17 %zext_ln1118, %sext_ln728

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="635" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="11" op_0_bw="11" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:6  %trunc_ln10_i_i = call i11 @_ssdm_op_PartSelect.i11.i17.i32.i32(i17 %mul_ln1118, i32 6, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln10_i_i"/></StgValue>
</operation>

<operation id="636" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:8  %weight_conv1_V_0_1_0_2 = load i5* %weight_conv1_V_0_1_0_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_1_0_2"/></StgValue>
</operation>

<operation id="637" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:9  %shl_ln728_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_0_1_0_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_i_i"/></StgValue>
</operation>

<operation id="638" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:10  %sext_ln728_302 = sext i9 %shl_ln728_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_302"/></StgValue>
</operation>

<operation id="639" st_id="52" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:11  %mul_ln1118_1 = mul i17 %zext_ln1118_1, %sext_ln728_302

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="640" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:12  %tmp_74_i_i = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln10_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_74_i_i"/></StgValue>
</operation>

<operation id="641" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="14" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:13  %sext_ln703 = sext i13 %tmp_74_i_i to i14

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="642" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:14  %tmp_71 = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_1, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="643" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="14" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:15  %sext_ln1192 = sext i13 %tmp_71 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="644" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader345.preheader.0.i.i:16  %add_ln1192 = add i14 %sext_ln1192, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="645" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:18  %weight_conv1_V_0_2_0_2 = load i5* %weight_conv1_V_0_2_0_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_2_0_2"/></StgValue>
</operation>

<operation id="646" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:19  %shl_ln728_435_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_0_2_0_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_435_i_i"/></StgValue>
</operation>

<operation id="647" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:20  %sext_ln728_303 = sext i9 %shl_ln728_435_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_303"/></StgValue>
</operation>

<operation id="648" st_id="52" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:21  %mul_ln1118_2 = mul i17 %zext_ln1118_2, %sext_ln728_303

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="649" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:22  %trunc_ln708_1_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_2, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1_i_i"/></StgValue>
</operation>

<operation id="650" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:23  %tmp_72 = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %add_ln1192, i32 2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="651" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:24  %tmp_73 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_72, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="652" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="18" op_0_bw="14">
<![CDATA[
.preheader345.preheader.0.i.i:25  %sext_ln728_304 = sext i14 %tmp_73 to i18

]]></Node>
<StgValue><ssdm name="sext_ln728_304"/></StgValue>
</operation>

<operation id="653" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="18" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:26  %sext_ln703_634 = sext i13 %trunc_ln708_1_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_634"/></StgValue>
</operation>

<operation id="654" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:27  %add_ln1192_1 = add i18 %sext_ln703_634, %sext_ln728_304

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="655" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:29  %weight_conv1_V_1_0_0_2 = load i5* %weight_conv1_V_1_0_0_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_0_0_2"/></StgValue>
</operation>

<operation id="656" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:30  %shl_ln728_437_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_1_0_0_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_437_i_i"/></StgValue>
</operation>

<operation id="657" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:31  %sext_ln728_305 = sext i9 %shl_ln728_437_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_305"/></StgValue>
</operation>

<operation id="658" st_id="52" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:32  %mul_ln1118_3 = mul i17 %zext_ln1118_3, %sext_ln728_305

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="659" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:33  %trunc_ln708_2_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_3, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2_i_i"/></StgValue>
</operation>

<operation id="660" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:34  %tmp_76_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_1, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_76_i_i"/></StgValue>
</operation>

<operation id="661" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:35  %shl_ln728_438_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_76_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_438_i_i"/></StgValue>
</operation>

<operation id="662" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="18" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:36  %sext_ln703_635 = sext i13 %trunc_ln708_2_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_635"/></StgValue>
</operation>

<operation id="663" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:37  %add_ln1192_2 = add i18 %sext_ln703_635, %shl_ln728_438_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="664" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:39  %weight_conv1_V_1_1_0_2 = load i5* %weight_conv1_V_1_1_0_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_1_0_2"/></StgValue>
</operation>

<operation id="665" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:40  %shl_ln728_439_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_1_1_0_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_439_i_i"/></StgValue>
</operation>

<operation id="666" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:41  %sext_ln728_306 = sext i9 %shl_ln728_439_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_306"/></StgValue>
</operation>

<operation id="667" st_id="52" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:42  %mul_ln1118_4 = mul i17 %zext_ln1118_4, %sext_ln728_306

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="668" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:43  %trunc_ln708_3_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_4, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3_i_i"/></StgValue>
</operation>

<operation id="669" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:44  %tmp_77_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_2, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_77_i_i"/></StgValue>
</operation>

<operation id="670" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:45  %shl_ln728_440_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_77_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_440_i_i"/></StgValue>
</operation>

<operation id="671" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="18" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:46  %sext_ln703_636 = sext i13 %trunc_ln708_3_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_636"/></StgValue>
</operation>

<operation id="672" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:47  %add_ln1192_3 = add i18 %sext_ln703_636, %shl_ln728_440_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="673" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:49  %weight_conv1_V_1_2_0_2 = load i5* %weight_conv1_V_1_2_0_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_2_0_2"/></StgValue>
</operation>

<operation id="674" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:50  %shl_ln728_441_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_1_2_0_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_441_i_i"/></StgValue>
</operation>

<operation id="675" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:51  %sext_ln728_307 = sext i9 %shl_ln728_441_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_307"/></StgValue>
</operation>

<operation id="676" st_id="52" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:52  %mul_ln1118_5 = mul i17 %zext_ln1118_5, %sext_ln728_307

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="677" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:53  %trunc_ln708_4_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_5, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4_i_i"/></StgValue>
</operation>

<operation id="678" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:54  %tmp_78_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_3, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_78_i_i"/></StgValue>
</operation>

<operation id="679" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:55  %shl_ln728_442_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_78_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_442_i_i"/></StgValue>
</operation>

<operation id="680" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="18" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:56  %sext_ln703_637 = sext i13 %trunc_ln708_4_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_637"/></StgValue>
</operation>

<operation id="681" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:57  %add_ln1192_4 = add i18 %sext_ln703_637, %shl_ln728_442_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="682" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:59  %weight_conv1_V_2_0_0_2 = load i5* %weight_conv1_V_2_0_0_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_0_0_2"/></StgValue>
</operation>

<operation id="683" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:60  %shl_ln728_443_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_2_0_0_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_443_i_i"/></StgValue>
</operation>

<operation id="684" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:61  %sext_ln728_308 = sext i9 %shl_ln728_443_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_308"/></StgValue>
</operation>

<operation id="685" st_id="52" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:62  %mul_ln1118_6 = mul i17 %zext_ln1118_6, %sext_ln728_308

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="686" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:63  %trunc_ln708_5_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_6, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5_i_i"/></StgValue>
</operation>

<operation id="687" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:64  %tmp_79_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_4, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_79_i_i"/></StgValue>
</operation>

<operation id="688" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:69  %weight_conv1_V_2_1_0_2 = load i5* %weight_conv1_V_2_1_0_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_1_0_2"/></StgValue>
</operation>

<operation id="689" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:70  %shl_ln728_445_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_2_1_0_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_445_i_i"/></StgValue>
</operation>

<operation id="690" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:71  %sext_ln728_309 = sext i9 %shl_ln728_445_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_309"/></StgValue>
</operation>

<operation id="691" st_id="52" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:72  %mul_ln1118_7 = mul i17 %zext_ln1118_7, %sext_ln728_309

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="692" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:73  %trunc_ln708_6_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_7, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6_i_i"/></StgValue>
</operation>

<operation id="693" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:79  %weight_conv1_V_2_2_0_2 = load i5* %weight_conv1_V_2_2_0_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_2_0_2"/></StgValue>
</operation>

<operation id="694" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:88  %weight_conv1_V_0_0_1_1 = getelementptr [16 x i4]* @weight_conv1_V_0_0_1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_0_1_1"/></StgValue>
</operation>

<operation id="695" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="4" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:89  %weight_conv1_V_0_0_1_2 = load i4* %weight_conv1_V_0_0_1_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_0_1_2"/></StgValue>
</operation>

<operation id="696" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:98  %weight_conv1_V_0_1_1_1 = getelementptr [16 x i5]* @weight_conv1_V_0_1_1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_1_1_1"/></StgValue>
</operation>

<operation id="697" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:99  %weight_conv1_V_0_1_1_2 = load i5* %weight_conv1_V_0_1_1_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_1_1_2"/></StgValue>
</operation>

<operation id="698" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:108  %weight_conv1_V_0_2_1_1 = getelementptr [16 x i5]* @weight_conv1_V_0_2_1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_2_1_1"/></StgValue>
</operation>

<operation id="699" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:109  %weight_conv1_V_0_2_1_2 = load i5* %weight_conv1_V_0_2_1_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_2_1_2"/></StgValue>
</operation>

<operation id="700" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:118  %weight_conv1_V_1_0_1_1 = getelementptr [16 x i5]* @weight_conv1_V_1_0_1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_0_1_1"/></StgValue>
</operation>

<operation id="701" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:119  %weight_conv1_V_1_0_1_2 = load i5* %weight_conv1_V_1_0_1_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_0_1_2"/></StgValue>
</operation>

<operation id="702" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:128  %weight_conv1_V_1_1_1_1 = getelementptr [16 x i5]* @weight_conv1_V_1_1_1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_1_1_1"/></StgValue>
</operation>

<operation id="703" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:129  %weight_conv1_V_1_1_1_2 = load i5* %weight_conv1_V_1_1_1_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_1_1_2"/></StgValue>
</operation>

<operation id="704" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:138  %weight_conv1_V_1_2_1_1 = getelementptr [16 x i4]* @weight_conv1_V_1_2_1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_2_1_1"/></StgValue>
</operation>

<operation id="705" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="4" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:139  %weight_conv1_V_1_2_1_2 = load i4* %weight_conv1_V_1_2_1_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_2_1_2"/></StgValue>
</operation>

<operation id="706" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:148  %weight_conv1_V_2_0_1_1 = getelementptr [16 x i4]* @weight_conv1_V_2_0_1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_0_1_1"/></StgValue>
</operation>

<operation id="707" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="4" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:149  %weight_conv1_V_2_0_1_2 = load i4* %weight_conv1_V_2_0_1_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_0_1_2"/></StgValue>
</operation>

<operation id="708" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:158  %weight_conv1_V_2_1_1_1 = getelementptr [16 x i5]* @weight_conv1_V_2_1_1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_1_1_1"/></StgValue>
</operation>

<operation id="709" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:159  %weight_conv1_V_2_1_1_2 = load i5* %weight_conv1_V_2_1_1_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_1_1_2"/></StgValue>
</operation>

<operation id="710" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:168  %weight_conv1_V_2_2_1_1 = getelementptr [16 x i5]* @weight_conv1_V_2_2_1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_2_1_1"/></StgValue>
</operation>

<operation id="711" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:169  %weight_conv1_V_2_2_1_2 = load i5* %weight_conv1_V_2_2_1_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_2_1_2"/></StgValue>
</operation>

<operation id="712" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:178  %weight_conv1_V_0_0_2_1 = getelementptr [16 x i5]* @weight_conv1_V_0_0_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_0_2_1"/></StgValue>
</operation>

<operation id="713" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:179  %weight_conv1_V_0_0_2_2 = load i5* %weight_conv1_V_0_0_2_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_0_2_2"/></StgValue>
</operation>

<operation id="714" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:188  %weight_conv1_V_0_1_2_1 = getelementptr [16 x i5]* @weight_conv1_V_0_1_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_1_2_1"/></StgValue>
</operation>

<operation id="715" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:189  %weight_conv1_V_0_1_2_2 = load i5* %weight_conv1_V_0_1_2_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_1_2_2"/></StgValue>
</operation>

<operation id="716" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:198  %weight_conv1_V_0_2_2_1 = getelementptr [16 x i4]* @weight_conv1_V_0_2_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_2_2_1"/></StgValue>
</operation>

<operation id="717" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="4" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:199  %weight_conv1_V_0_2_2_2 = load i4* %weight_conv1_V_0_2_2_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_2_2_2"/></StgValue>
</operation>

<operation id="718" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:208  %weight_conv1_V_1_0_2_1 = getelementptr [16 x i5]* @weight_conv1_V_1_0_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_0_2_1"/></StgValue>
</operation>

<operation id="719" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:209  %weight_conv1_V_1_0_2_2 = load i5* %weight_conv1_V_1_0_2_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_0_2_2"/></StgValue>
</operation>

<operation id="720" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:218  %weight_conv1_V_1_1_2_1 = getelementptr [16 x i5]* @weight_conv1_V_1_1_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_1_2_1"/></StgValue>
</operation>

<operation id="721" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:219  %weight_conv1_V_1_1_2_2 = load i5* %weight_conv1_V_1_1_2_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_1_2_2"/></StgValue>
</operation>

<operation id="722" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:228  %weight_conv1_V_1_2_2_1 = getelementptr [16 x i5]* @weight_conv1_V_1_2_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_2_2_1"/></StgValue>
</operation>

<operation id="723" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:229  %weight_conv1_V_1_2_2_2 = load i5* %weight_conv1_V_1_2_2_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_2_2_2"/></StgValue>
</operation>

<operation id="724" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:238  %weight_conv1_V_2_0_2_1 = getelementptr [16 x i5]* @weight_conv1_V_2_0_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_0_2_1"/></StgValue>
</operation>

<operation id="725" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:239  %weight_conv1_V_2_0_2_2 = load i5* %weight_conv1_V_2_0_2_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_0_2_2"/></StgValue>
</operation>

<operation id="726" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:248  %weight_conv1_V_2_1_2_1 = getelementptr [16 x i4]* @weight_conv1_V_2_1_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_1_2_1"/></StgValue>
</operation>

<operation id="727" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="4" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:249  %weight_conv1_V_2_1_2_2 = load i4* %weight_conv1_V_2_1_2_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_1_2_2"/></StgValue>
</operation>

<operation id="728" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader345.preheader.0.i.i:258  %weight_conv1_V_2_2_2_1 = getelementptr [16 x i5]* @weight_conv1_V_2_2_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_2_2_1"/></StgValue>
</operation>

<operation id="729" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:259  %weight_conv1_V_2_2_2_2 = load i5* %weight_conv1_V_2_2_2_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_2_2_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="730" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:65  %shl_ln728_444_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_79_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_444_i_i"/></StgValue>
</operation>

<operation id="731" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="18" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:66  %sext_ln703_638 = sext i13 %trunc_ln708_5_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_638"/></StgValue>
</operation>

<operation id="732" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:67  %add_ln1192_5 = add i18 %sext_ln703_638, %shl_ln728_444_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="733" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:74  %tmp_80_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_5, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_80_i_i"/></StgValue>
</operation>

<operation id="734" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:75  %shl_ln728_446_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_80_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_446_i_i"/></StgValue>
</operation>

<operation id="735" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="18" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:76  %sext_ln703_639 = sext i13 %trunc_ln708_6_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_639"/></StgValue>
</operation>

<operation id="736" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:77  %add_ln1192_6 = add i18 %sext_ln703_639, %shl_ln728_446_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="737" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:80  %shl_ln728_447_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_2_2_0_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_447_i_i"/></StgValue>
</operation>

<operation id="738" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:81  %sext_ln728_310 = sext i9 %shl_ln728_447_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_310"/></StgValue>
</operation>

<operation id="739" st_id="53" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:82  %mul_ln1118_8 = mul i17 %zext_ln1118_8, %sext_ln728_310

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="740" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:83  %trunc_ln708_7_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_8, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7_i_i"/></StgValue>
</operation>

<operation id="741" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:84  %tmp_81_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_6, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_81_i_i"/></StgValue>
</operation>

<operation id="742" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:85  %shl_ln728_448_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_81_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_448_i_i"/></StgValue>
</operation>

<operation id="743" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="18" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:86  %sext_ln703_640 = sext i13 %trunc_ln708_7_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_640"/></StgValue>
</operation>

<operation id="744" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:87  %add_ln1192_7 = add i18 %sext_ln703_640, %shl_ln728_448_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="745" st_id="53" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="4" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:89  %weight_conv1_V_0_0_1_2 = load i4* %weight_conv1_V_0_0_1_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_0_1_2"/></StgValue>
</operation>

<operation id="746" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:90  %shl_ln728_449_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %weight_conv1_V_0_0_1_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_449_i_i"/></StgValue>
</operation>

<operation id="747" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="8">
<![CDATA[
.preheader345.preheader.0.i.i:91  %sext_ln1118 = sext i8 %shl_ln728_449_i_i to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="748" st_id="53" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader345.preheader.0.i.i:92  %mul_ln1118_9 = mul i16 %sext_ln1118, %zext_ln1265

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="749" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:93  %trunc_ln708_8_i_i = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %mul_ln1118_9, i32 4, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8_i_i"/></StgValue>
</operation>

<operation id="750" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:94  %tmp_82_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_7, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_82_i_i"/></StgValue>
</operation>

<operation id="751" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:95  %shl_ln728_450_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_82_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_450_i_i"/></StgValue>
</operation>

<operation id="752" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="18" op_0_bw="12">
<![CDATA[
.preheader345.preheader.0.i.i:96  %sext_ln703_641 = sext i12 %trunc_ln708_8_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_641"/></StgValue>
</operation>

<operation id="753" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:97  %add_ln1192_8 = add i18 %sext_ln703_641, %shl_ln728_450_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="754" st_id="53" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:99  %weight_conv1_V_0_1_1_2 = load i5* %weight_conv1_V_0_1_1_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_1_1_2"/></StgValue>
</operation>

<operation id="755" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:100  %shl_ln728_451_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_0_1_1_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_451_i_i"/></StgValue>
</operation>

<operation id="756" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:101  %sext_ln728_311 = sext i9 %shl_ln728_451_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_311"/></StgValue>
</operation>

<operation id="757" st_id="53" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:102  %mul_ln1118_10 = mul i17 %zext_ln1118_9, %sext_ln728_311

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="758" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:103  %trunc_ln708_9_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_10, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9_i_i"/></StgValue>
</operation>

<operation id="759" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:104  %tmp_83_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_8, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_83_i_i"/></StgValue>
</operation>

<operation id="760" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:105  %shl_ln728_452_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_83_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_452_i_i"/></StgValue>
</operation>

<operation id="761" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="18" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:106  %sext_ln703_642 = sext i13 %trunc_ln708_9_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_642"/></StgValue>
</operation>

<operation id="762" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:107  %add_ln1192_9 = add i18 %sext_ln703_642, %shl_ln728_452_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="763" st_id="53" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:109  %weight_conv1_V_0_2_1_2 = load i5* %weight_conv1_V_0_2_1_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_2_1_2"/></StgValue>
</operation>

<operation id="764" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:110  %shl_ln728_453_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_0_2_1_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_453_i_i"/></StgValue>
</operation>

<operation id="765" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:111  %sext_ln728_312 = sext i9 %shl_ln728_453_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_312"/></StgValue>
</operation>

<operation id="766" st_id="53" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:112  %mul_ln1118_11 = mul i17 %zext_ln1118_10, %sext_ln728_312

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="767" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:113  %trunc_ln708_10_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_11, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10_i_i"/></StgValue>
</operation>

<operation id="768" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:114  %tmp_84_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_9, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_84_i_i"/></StgValue>
</operation>

<operation id="769" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:115  %shl_ln728_454_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_84_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_454_i_i"/></StgValue>
</operation>

<operation id="770" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="18" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:116  %sext_ln703_643 = sext i13 %trunc_ln708_10_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_643"/></StgValue>
</operation>

<operation id="771" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:117  %add_ln1192_10 = add i18 %sext_ln703_643, %shl_ln728_454_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="772" st_id="53" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:119  %weight_conv1_V_1_0_1_2 = load i5* %weight_conv1_V_1_0_1_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_0_1_2"/></StgValue>
</operation>

<operation id="773" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:120  %shl_ln728_455_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_1_0_1_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_455_i_i"/></StgValue>
</operation>

<operation id="774" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:121  %sext_ln728_313 = sext i9 %shl_ln728_455_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_313"/></StgValue>
</operation>

<operation id="775" st_id="53" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:122  %mul_ln1118_12 = mul i17 %zext_ln1118_11, %sext_ln728_313

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="776" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:123  %trunc_ln708_11_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_12, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11_i_i"/></StgValue>
</operation>

<operation id="777" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:124  %tmp_85_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_10, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_85_i_i"/></StgValue>
</operation>

<operation id="778" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:125  %shl_ln728_456_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_85_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_456_i_i"/></StgValue>
</operation>

<operation id="779" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="18" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:126  %sext_ln703_644 = sext i13 %trunc_ln708_11_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_644"/></StgValue>
</operation>

<operation id="780" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:127  %add_ln1192_11 = add i18 %sext_ln703_644, %shl_ln728_456_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="781" st_id="53" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:129  %weight_conv1_V_1_1_1_2 = load i5* %weight_conv1_V_1_1_1_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_1_1_2"/></StgValue>
</operation>

<operation id="782" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:130  %shl_ln728_457_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_1_1_1_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_457_i_i"/></StgValue>
</operation>

<operation id="783" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:131  %sext_ln728_314 = sext i9 %shl_ln728_457_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_314"/></StgValue>
</operation>

<operation id="784" st_id="53" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:132  %mul_ln1118_13 = mul i17 %zext_ln1118_12, %sext_ln728_314

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="785" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:133  %trunc_ln708_12_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_13, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12_i_i"/></StgValue>
</operation>

<operation id="786" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:134  %tmp_86_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_11, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_86_i_i"/></StgValue>
</operation>

<operation id="787" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:135  %shl_ln728_458_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_86_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_458_i_i"/></StgValue>
</operation>

<operation id="788" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="18" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:136  %sext_ln703_645 = sext i13 %trunc_ln708_12_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_645"/></StgValue>
</operation>

<operation id="789" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:137  %add_ln1192_12 = add i18 %sext_ln703_645, %shl_ln728_458_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="790" st_id="53" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="4" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:139  %weight_conv1_V_1_2_1_2 = load i4* %weight_conv1_V_1_2_1_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_2_1_2"/></StgValue>
</operation>

<operation id="791" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:140  %shl_ln728_459_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %weight_conv1_V_1_2_1_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_459_i_i"/></StgValue>
</operation>

<operation id="792" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="8">
<![CDATA[
.preheader345.preheader.0.i.i:141  %sext_ln1118_1 = sext i8 %shl_ln728_459_i_i to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="793" st_id="53" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader345.preheader.0.i.i:142  %mul_ln1118_14 = mul i16 %sext_ln1118_1, %zext_ln1265_76

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="794" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:143  %trunc_ln708_13_i_i = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %mul_ln1118_14, i32 4, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13_i_i"/></StgValue>
</operation>

<operation id="795" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:144  %tmp_87_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_12, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_87_i_i"/></StgValue>
</operation>

<operation id="796" st_id="53" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="4" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:149  %weight_conv1_V_2_0_1_2 = load i4* %weight_conv1_V_2_0_1_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_0_1_2"/></StgValue>
</operation>

<operation id="797" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:150  %shl_ln728_461_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %weight_conv1_V_2_0_1_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_461_i_i"/></StgValue>
</operation>

<operation id="798" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="8">
<![CDATA[
.preheader345.preheader.0.i.i:151  %sext_ln1118_2 = sext i8 %shl_ln728_461_i_i to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="799" st_id="53" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader345.preheader.0.i.i:152  %mul_ln1118_15 = mul i16 %sext_ln1118_2, %zext_ln1265_77

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="800" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:153  %trunc_ln708_14_i_i = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %mul_ln1118_15, i32 4, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14_i_i"/></StgValue>
</operation>

<operation id="801" st_id="53" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:159  %weight_conv1_V_2_1_1_2 = load i5* %weight_conv1_V_2_1_1_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_1_1_2"/></StgValue>
</operation>

<operation id="802" st_id="53" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:169  %weight_conv1_V_2_2_1_2 = load i5* %weight_conv1_V_2_2_1_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_2_1_2"/></StgValue>
</operation>

<operation id="803" st_id="53" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:179  %weight_conv1_V_0_0_2_2 = load i5* %weight_conv1_V_0_0_2_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_0_2_2"/></StgValue>
</operation>

<operation id="804" st_id="53" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:189  %weight_conv1_V_0_1_2_2 = load i5* %weight_conv1_V_0_1_2_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_1_2_2"/></StgValue>
</operation>

<operation id="805" st_id="53" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="4" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:199  %weight_conv1_V_0_2_2_2 = load i4* %weight_conv1_V_0_2_2_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_0_2_2_2"/></StgValue>
</operation>

<operation id="806" st_id="53" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:209  %weight_conv1_V_1_0_2_2 = load i5* %weight_conv1_V_1_0_2_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_0_2_2"/></StgValue>
</operation>

<operation id="807" st_id="53" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:219  %weight_conv1_V_1_1_2_2 = load i5* %weight_conv1_V_1_1_2_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_1_2_2"/></StgValue>
</operation>

<operation id="808" st_id="53" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:229  %weight_conv1_V_1_2_2_2 = load i5* %weight_conv1_V_1_2_2_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_1_2_2_2"/></StgValue>
</operation>

<operation id="809" st_id="53" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:239  %weight_conv1_V_2_0_2_2 = load i5* %weight_conv1_V_2_0_2_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_0_2_2"/></StgValue>
</operation>

<operation id="810" st_id="53" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="4" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:249  %weight_conv1_V_2_1_2_2 = load i4* %weight_conv1_V_2_1_2_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_1_2_2"/></StgValue>
</operation>

<operation id="811" st_id="53" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="5" op_0_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:259  %weight_conv1_V_2_2_2_2 = load i5* %weight_conv1_V_2_2_2_1, align 1

]]></Node>
<StgValue><ssdm name="weight_conv1_V_2_2_2_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="812" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:145  %shl_ln728_460_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_87_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_460_i_i"/></StgValue>
</operation>

<operation id="813" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="18" op_0_bw="12">
<![CDATA[
.preheader345.preheader.0.i.i:146  %sext_ln703_646 = sext i12 %trunc_ln708_13_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_646"/></StgValue>
</operation>

<operation id="814" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:147  %add_ln1192_13 = add i18 %sext_ln703_646, %shl_ln728_460_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="815" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:154  %tmp_88_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_13, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_88_i_i"/></StgValue>
</operation>

<operation id="816" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:155  %shl_ln728_462_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_88_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_462_i_i"/></StgValue>
</operation>

<operation id="817" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="18" op_0_bw="12">
<![CDATA[
.preheader345.preheader.0.i.i:156  %sext_ln703_647 = sext i12 %trunc_ln708_14_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_647"/></StgValue>
</operation>

<operation id="818" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:157  %add_ln1192_14 = add i18 %sext_ln703_647, %shl_ln728_462_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="819" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:160  %shl_ln728_463_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_2_1_1_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_463_i_i"/></StgValue>
</operation>

<operation id="820" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:161  %sext_ln728_315 = sext i9 %shl_ln728_463_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_315"/></StgValue>
</operation>

<operation id="821" st_id="54" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:162  %mul_ln1118_16 = mul i17 %zext_ln1118_13, %sext_ln728_315

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="822" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:163  %trunc_ln708_15_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_16, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15_i_i"/></StgValue>
</operation>

<operation id="823" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:164  %tmp_89_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_14, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_89_i_i"/></StgValue>
</operation>

<operation id="824" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:165  %shl_ln728_464_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_89_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_464_i_i"/></StgValue>
</operation>

<operation id="825" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="18" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:166  %sext_ln703_648 = sext i13 %trunc_ln708_15_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_648"/></StgValue>
</operation>

<operation id="826" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:167  %add_ln1192_15 = add i18 %sext_ln703_648, %shl_ln728_464_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="827" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:170  %shl_ln728_465_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_2_2_1_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_465_i_i"/></StgValue>
</operation>

<operation id="828" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:171  %sext_ln728_316 = sext i9 %shl_ln728_465_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_316"/></StgValue>
</operation>

<operation id="829" st_id="54" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:172  %mul_ln1118_17 = mul i17 %zext_ln1118_14, %sext_ln728_316

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="830" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:173  %trunc_ln708_16_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_17, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16_i_i"/></StgValue>
</operation>

<operation id="831" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:174  %tmp_90_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_15, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_90_i_i"/></StgValue>
</operation>

<operation id="832" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:175  %shl_ln728_466_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_90_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_466_i_i"/></StgValue>
</operation>

<operation id="833" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="18" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:176  %sext_ln703_649 = sext i13 %trunc_ln708_16_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_649"/></StgValue>
</operation>

<operation id="834" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:177  %add_ln1192_16 = add i18 %sext_ln703_649, %shl_ln728_466_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="835" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:180  %shl_ln728_467_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_0_0_2_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_467_i_i"/></StgValue>
</operation>

<operation id="836" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:181  %sext_ln728_317 = sext i9 %shl_ln728_467_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_317"/></StgValue>
</operation>

<operation id="837" st_id="54" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:182  %mul_ln1118_18 = mul i17 %zext_ln1118_15, %sext_ln728_317

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="838" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:183  %trunc_ln708_17_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_18, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17_i_i"/></StgValue>
</operation>

<operation id="839" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:184  %tmp_91_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_16, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_91_i_i"/></StgValue>
</operation>

<operation id="840" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:185  %shl_ln728_468_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_91_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_468_i_i"/></StgValue>
</operation>

<operation id="841" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="18" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:186  %sext_ln703_650 = sext i13 %trunc_ln708_17_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_650"/></StgValue>
</operation>

<operation id="842" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:187  %add_ln1192_17 = add i18 %sext_ln703_650, %shl_ln728_468_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="843" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:190  %shl_ln728_469_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_0_1_2_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_469_i_i"/></StgValue>
</operation>

<operation id="844" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:191  %sext_ln728_318 = sext i9 %shl_ln728_469_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_318"/></StgValue>
</operation>

<operation id="845" st_id="54" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:192  %mul_ln1118_19 = mul i17 %zext_ln1118_16, %sext_ln728_318

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="846" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:193  %trunc_ln708_18_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_19, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18_i_i"/></StgValue>
</operation>

<operation id="847" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:194  %tmp_92_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_17, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_92_i_i"/></StgValue>
</operation>

<operation id="848" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:195  %shl_ln728_470_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_92_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_470_i_i"/></StgValue>
</operation>

<operation id="849" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="18" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:196  %sext_ln703_651 = sext i13 %trunc_ln708_18_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_651"/></StgValue>
</operation>

<operation id="850" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:197  %add_ln1192_18 = add i18 %sext_ln703_651, %shl_ln728_470_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="851" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:200  %shl_ln728_471_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %weight_conv1_V_0_2_2_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_471_i_i"/></StgValue>
</operation>

<operation id="852" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="8">
<![CDATA[
.preheader345.preheader.0.i.i:201  %sext_ln1118_3 = sext i8 %shl_ln728_471_i_i to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="853" st_id="54" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader345.preheader.0.i.i:202  %mul_ln1118_20 = mul i16 %sext_ln1118_3, %zext_ln1265_78

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="854" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:203  %trunc_ln708_19_i_i = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %mul_ln1118_20, i32 4, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19_i_i"/></StgValue>
</operation>

<operation id="855" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:204  %tmp_93_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_18, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_93_i_i"/></StgValue>
</operation>

<operation id="856" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:205  %shl_ln728_472_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_93_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_472_i_i"/></StgValue>
</operation>

<operation id="857" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="18" op_0_bw="12">
<![CDATA[
.preheader345.preheader.0.i.i:206  %sext_ln703_652 = sext i12 %trunc_ln708_19_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_652"/></StgValue>
</operation>

<operation id="858" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:207  %add_ln1192_19 = add i18 %sext_ln703_652, %shl_ln728_472_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="859" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:210  %shl_ln728_473_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_1_0_2_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_473_i_i"/></StgValue>
</operation>

<operation id="860" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:211  %sext_ln728_319 = sext i9 %shl_ln728_473_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_319"/></StgValue>
</operation>

<operation id="861" st_id="54" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:212  %mul_ln1118_21 = mul i17 %zext_ln1118_17, %sext_ln728_319

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="862" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:213  %trunc_ln708_20_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_21, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20_i_i"/></StgValue>
</operation>

<operation id="863" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:214  %tmp_94_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_19, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_94_i_i"/></StgValue>
</operation>

<operation id="864" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:215  %shl_ln728_474_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_94_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_474_i_i"/></StgValue>
</operation>

<operation id="865" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="18" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:216  %sext_ln703_653 = sext i13 %trunc_ln708_20_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_653"/></StgValue>
</operation>

<operation id="866" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:217  %add_ln1192_20 = add i18 %sext_ln703_653, %shl_ln728_474_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="867" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:220  %shl_ln728_475_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_1_1_2_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_475_i_i"/></StgValue>
</operation>

<operation id="868" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:221  %sext_ln728_320 = sext i9 %shl_ln728_475_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_320"/></StgValue>
</operation>

<operation id="869" st_id="54" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:222  %mul_ln1118_22 = mul i17 %zext_ln1118_18, %sext_ln728_320

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="870" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:223  %trunc_ln708_21_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_22, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21_i_i"/></StgValue>
</operation>

<operation id="871" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:224  %tmp_95_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_20, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_95_i_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="872" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:225  %shl_ln728_476_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_95_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_476_i_i"/></StgValue>
</operation>

<operation id="873" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="18" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:226  %sext_ln703_654 = sext i13 %trunc_ln708_21_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_654"/></StgValue>
</operation>

<operation id="874" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:227  %add_ln1192_21 = add i18 %sext_ln703_654, %shl_ln728_476_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="875" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:230  %shl_ln728_477_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_1_2_2_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_477_i_i"/></StgValue>
</operation>

<operation id="876" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:231  %sext_ln728_321 = sext i9 %shl_ln728_477_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_321"/></StgValue>
</operation>

<operation id="877" st_id="55" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:232  %mul_ln1118_23 = mul i17 %zext_ln1118_19, %sext_ln728_321

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="878" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:233  %trunc_ln708_22_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_23, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22_i_i"/></StgValue>
</operation>

<operation id="879" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:234  %tmp_96_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_21, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_96_i_i"/></StgValue>
</operation>

<operation id="880" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:235  %shl_ln728_478_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_96_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_478_i_i"/></StgValue>
</operation>

<operation id="881" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="18" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:236  %sext_ln703_655 = sext i13 %trunc_ln708_22_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_655"/></StgValue>
</operation>

<operation id="882" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:237  %add_ln1192_22 = add i18 %sext_ln703_655, %shl_ln728_478_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="883" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:240  %shl_ln728_479_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_2_0_2_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_479_i_i"/></StgValue>
</operation>

<operation id="884" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:241  %sext_ln728_322 = sext i9 %shl_ln728_479_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_322"/></StgValue>
</operation>

<operation id="885" st_id="55" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:242  %mul_ln1118_24 = mul i17 %zext_ln1118_20, %sext_ln728_322

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="886" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:243  %trunc_ln708_23_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_24, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_23_i_i"/></StgValue>
</operation>

<operation id="887" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:244  %tmp_97_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_22, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_97_i_i"/></StgValue>
</operation>

<operation id="888" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:245  %shl_ln728_480_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_97_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_480_i_i"/></StgValue>
</operation>

<operation id="889" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="18" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:246  %sext_ln703_656 = sext i13 %trunc_ln708_23_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_656"/></StgValue>
</operation>

<operation id="890" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:247  %add_ln1192_23 = add i18 %sext_ln703_656, %shl_ln728_480_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="891" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:250  %shl_ln728_481_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %weight_conv1_V_2_1_2_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_481_i_i"/></StgValue>
</operation>

<operation id="892" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="8">
<![CDATA[
.preheader345.preheader.0.i.i:251  %sext_ln1118_4 = sext i8 %shl_ln728_481_i_i to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="893" st_id="55" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader345.preheader.0.i.i:252  %mul_ln1118_25 = mul i16 %sext_ln1118_4, %zext_ln1265_79

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="894" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:253  %trunc_ln708_24_i_i = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %mul_ln1118_25, i32 4, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_24_i_i"/></StgValue>
</operation>

<operation id="895" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:254  %tmp_98_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_23, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_98_i_i"/></StgValue>
</operation>

<operation id="896" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:255  %shl_ln728_482_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_98_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_482_i_i"/></StgValue>
</operation>

<operation id="897" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="18" op_0_bw="12">
<![CDATA[
.preheader345.preheader.0.i.i:256  %sext_ln703_657 = sext i12 %trunc_ln708_24_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_657"/></StgValue>
</operation>

<operation id="898" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:257  %add_ln1192_24 = add i18 %sext_ln703_657, %shl_ln728_482_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="899" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader345.preheader.0.i.i:260  %shl_ln728_483_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_2_2_2_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_483_i_i"/></StgValue>
</operation>

<operation id="900" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="17" op_0_bw="9">
<![CDATA[
.preheader345.preheader.0.i.i:261  %sext_ln728_323 = sext i9 %shl_ln728_483_i_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_323"/></StgValue>
</operation>

<operation id="901" st_id="55" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader345.preheader.0.i.i:262  %mul_ln1118_26 = mul i17 %zext_ln1118_21, %sext_ln728_323

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="902" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:263  %trunc_ln708_25_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_26, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_25_i_i"/></StgValue>
</operation>

<operation id="903" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:264  %tmp_99_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_24, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_99_i_i"/></StgValue>
</operation>

<operation id="904" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader345.preheader.0.i.i:265  %shl_ln728_484_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_99_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_484_i_i"/></StgValue>
</operation>

<operation id="905" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="18" op_0_bw="13">
<![CDATA[
.preheader345.preheader.0.i.i:266  %sext_ln703_658 = sext i13 %trunc_ln708_25_i_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_658"/></StgValue>
</operation>

<operation id="906" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader345.preheader.0.i.i:267  %add_ln1192_25 = add i18 %sext_ln703_658, %shl_ln728_484_i_i

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="907" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader345.preheader.0.i.i:268  %tmp_V = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_25, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="908" st_id="55" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader345.preheader.0.i.i:269  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %conv1_pipe_1_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln164"/></StgValue>
</operation>

<operation id="909" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0">
<![CDATA[
.preheader345.preheader.0.i.i:270  br label %conv1_ff_end

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="910" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
conv1_xx_reuse_end.i.i.loopexit:0  br label %conv1_xx_reuse_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="911" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
conv1_xx_reuse_end:0  %empty_223 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str36, i32 %tmp_61_i_i)

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="912" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0">
<![CDATA[
conv1_xx_reuse_end:1  br label %.preheader348.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
