Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov  7 10:47:07 2024
| Host         : LAPTOP-7364E6GV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    66 |
|    Minimum number of control sets                        |    66 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    66 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    26 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             130 |           45 |
| No           | No                    | Yes                    |              48 |           18 |
| No           | Yes                   | No                     |              84 |           29 |
| Yes          | No                    | No                     |             621 |          107 |
| Yes          | No                    | Yes                    |              41 |            9 |
| Yes          | Yes                   | No                     |             192 |           50 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                           |                                                                      Enable Signal                                                                     |                                                         Set/Reset Signal                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/den_o_reg_1                                                            | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                    |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                |                                                                                                                                                        | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                     |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                2 |              2 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                |                                                                                                                                                        | system_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1_n_0                                                                     |                2 |              2 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                |                                                                                                                                                        | system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg_n_0_[0]                                      |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                |                                                                                                                                                        | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aresetn_d_reg[0]                       |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                              | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_mmu/inst/decerr_slave_inst/E[0]                                                                                          | system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                         |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_mmu/inst/decerr_slave_inst/PS8_i[0]                                                                                      | system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                         |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                          |                                                                                                                                  |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                              | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]         |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                |                                                                                                                                                        | system_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar[0]_i_1_n_0                                                 |                2 |              3 |         1.50 |
|  system_i/clk_wiz_0/inst/clk_out2                                |                                                                                                                                                        | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                  |                2 |              3 |         1.50 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_mmu/inst/decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_2_n_0                                              | system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                         |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                |                                                                                                                                                        | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                  |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                |                                                                                                                                                        | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1] |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                |                                                                                                                                                        | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[0] |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                |                                                                                                                                                        | system_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int                                                                                     |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/FSM_onehot_state[3]_i_1_n_0                                            | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                    |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0          | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/PS8_i_0[0]                                                                       | system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                         |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                      | system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                         |                3 |              6 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/proc_sys_reset_2/U0/SEQ/seq_cnt_en                                                                                                            | system_i/proc_sys_reset_2/U0/SEQ/seq_clr                                                                                         |                1 |              6 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg[0]                                                                 | system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                         |                1 |              6 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                |                                                                                                                                                        | system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                         |                5 |              7 |         1.40 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                          | system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                         |                2 |              8 |         4.00 |
|  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/eos_out |                                                                                                                                                        | system_i/temp2pwm_0/inst/p_1_in                                                                                                  |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                   | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]         |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                     | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                4 |              8 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0] |                                                                                                                                  |                5 |              9 |         1.80 |
|  system_i/divider_0/inst/clk_out                                 |                                                                                                                                                        | system_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                               |                4 |              9 |         2.25 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0] |                                                                                                                                  |                4 |              9 |         2.25 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                             |                                                                                                                                  |                3 |              9 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                 |                                                                                                                                  |                5 |              9 |         1.80 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/E[0]                                                                          | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                    |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                                |                                                                                                                                                        | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                           |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg[15]_i_1_n_0                                                          | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                    |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                |                                                                                                                                                        | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                5 |             16 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg[15]_i_1_n_0                                                          | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                    |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.s_axi_rvalid_i                                                               | system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                         |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                     | system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                         |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                       |                                                                                                                                  |                4 |             17 |         4.25 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                        |                                                                                                                                  |                5 |             18 |         3.60 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                               |                                                                                                                                  |                5 |             18 |         3.60 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                       | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                    |                3 |             19 |         6.33 |
|  system_i/clk_wiz_0/inst/clk_out2                                |                                                                                                                                                        | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                    |                8 |             21 |         2.62 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                             |                                                                                                                                  |               11 |             22 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]               |                                                                                                                                  |                7 |             22 |         3.14 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]                  |                                                                                                                                  |                2 |             24 |        12.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                              | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                           |                8 |             31 |         3.88 |
|  system_i/clk_wiz_0/inst/clk_out2                                |                                                                                                                                                        | system_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                               |               10 |             31 |         3.10 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                     | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0                                 |                9 |             33 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                          |                                                                                                                                  |                5 |             34 |         6.80 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                    |                                                                                                                                  |               11 |             35 |         3.18 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                        |                                                                                                                                  |               14 |             51 |         3.64 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                               |                                                                                                                                  |               15 |             51 |         3.40 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                 |                                                                                                                                  |               18 |             61 |         3.39 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                             |                                                                                                                                  |               19 |             61 |         3.21 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                             |                                                                                                                                  |               18 |             61 |         3.39 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0] |                                                                                                                                  |               19 |             61 |         3.21 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_inv_0                                                              |                                                                                                                                  |               23 |             62 |         2.70 |
|  system_i/clk_wiz_0/inst/clk_out2                                | system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0                                                              |                                                                                                                                  |               21 |             62 |         2.95 |
|  system_i/clk_wiz_0/inst/clk_out2                                |                                                                                                                                                        |                                                                                                                                  |               45 |            131 |         2.91 |
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


