<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#setting" style=" font-size: 16px;">Design Settings</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#timing report" style=" font-size: 14px;">Timing Report</a></li>
<li><a href="#performance" style=" font-size: 14px;">Performance Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
<li><a href="#message" style=" font-size: 16px;">Message</a></li>
<li><a href="#summary" style=" font-size: 16px;">Summary</a></li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\top_seq2.v<br>
D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\btn_deb.v<br>
D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\div_clk.v<br>
D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\key_cnt.v<br>
D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\seq_control.v<br>
D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\pll\pll.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Verision</td>
<td>GowinSynthesis V1.9.5Beta</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed May 13 11:20:45 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="setting">Design Settings</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module:</td>
<td>top_seq2</td>
</tr>
<tr>
<td class="label">Part Number:</td>
<td>GW1N-UV4LQ144C6/I5</td>
</tr>
</table><br/>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>I/OPORT Usage:</b></td>
<td>17</td>
</tr>
<tr>
<td class="label"><b>I/OBUF Usage:</b></td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>REG Usage:</b></td>
<td>64</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>17</td>
</tr>
<tr>
<td class="label"><b>LUT Usage:</b></td>
<td>75</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>48</td>
</tr>
<tr>
<td class="label"><b>ALU Usage:</b></td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>36</td>
</tr>
<tr>
<td class="label"><b>INV Usage:</b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>CLOCK Usage:</b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>1</td>
</tr>
</table><br/>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
Target Device: GW1N-4-LQFP144
<table class="summary_table">
<tr>
<td class="label">CFU Logics</td>
<td>118(82 LUTs, 36 ALUs) / 4608</td>
<td>3%</td>
</tr>
<tr>
<td class="label">Registers</td>
<td>64 / 3756</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAMs</td>
<td>0 / 10</td>
<td>0%</td>
</tr>
<tr>
<td class="label">DSP Macros</td>
<td>0 / (4*2)</td>
<td>0%</td>
</tr>
</table><br/><br/>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock</th>
<th>Type</th>
<th>Frequency</th>
<th>Period</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>pll/pll_inst/CLKIN.default_clk</td>
<td>Base</td>
<td>12.0 MHz</td>
<td>83.333</td>
<td>0.000</td>
<td>41.667</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>12.0 MHz</td>
<td>83.333</td>
<td>0.000</td>
<td>41.667</td>
<td> </td>
<td>pll/pll_inst/CLKIN.default_clk</td>
<td> </td>
</tr>
<tr>
<td>pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>6.0 MHz</td>
<td>166.667</td>
<td>0.000</td>
<td>83.333</td>
<td> </td>
<td>pll/pll_inst/CLKIN.default_clk</td>
<td> </td>
</tr>
<tr>
<td>pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>4.0 MHz</td>
<td>250.000</td>
<td>0.000</td>
<td>125.000</td>
<td> </td>
<td>pll/pll_inst/CLKIN.default_clk</td>
<td> </td>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Base</td>
<td>100.0 MHz</td>
<td>10.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
</table><br/>
<h2><a name="timing report">Timing Report:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Top View:</td>
<td>top_seq2</td>
</tr>
<tr>
<td class="label">Requested Frequency:</td>
<td>4.0 MHz</td>
</tr>
<tr>
<td class="label">Paths Requested:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Constraint File(ignored):</td>
<td></td>
</tr>
</table>
<b>All time values displayed in nanoseconds(ns).</b><br/><br/>
<h2><a name="performance">Performance Summary:</a></h2>
Worst Slack in Design:&nbsp78.043<br/>
<table class="summary_table">
<tr>
<th>Start Clock</th>
<th>Slack</th>
<th>Requested Frequency</th>
<th>Estimated Frequency</th>
<th>Requested Period</th>
<th>Estimated Period</th>
<th>Clock Type</th>
</tr>
<tr>
<td>pll/pll_inst/CLKIN.default_clk</td>
<td>78.043</td>
<td>12.0 MHz</td>
<td>189.0 MHz</td>
<td>83.333</td>
<td>5.291</td>
<td>Base</td>
</tr>
</table><br/>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<b>Path information for path number&nbsp</b>1&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>83.333</td>
</tr>
<tr>
<td class="label">    Slack(critical):</td>
<td>78.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>5.993</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>84.036</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>pll/pll_inst</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>div_clk/flag_ins1044</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>pll/pll_inst/CLKIN.default_clk[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>pll/pll_inst/CLKIN.default_clk[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>\pll/pll_inst </td>
<td>PLL</td>
<td>CLKIN</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>\pll/pll_inst </td>
<td>PLL</td>
<td>CLKOUT</td>
<td>Out</td>
<td>0.582</td>
<td>0.582</td>
<td>-</td>
</tr>
<tr>
<td>pll_clkout</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>50</td>
</tr>
<tr>
<td>\div_clk/cnt_1_ins979 </td>
<td>DFFR</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.946</td>
<td>-</td>
</tr>
<tr>
<td>\div_clk/cnt_1_ins979 </td>
<td>DFFR</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.404</td>
<td>-</td>
</tr>
<tr>
<td>div_clk_cnt[1]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\div_clk/n11_ins1325 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>1.884</td>
<td>-</td>
</tr>
<tr>
<td>\div_clk/n11_ins1325 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>2.983</td>
<td>-</td>
</tr>
<tr>
<td>div_clk_n11</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\div_clk/n46_ins1276 </td>
<td>LUT4</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>3.463</td>
<td>-</td>
</tr>
<tr>
<td>\div_clk/n46_ins1276 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.626</td>
<td>4.089</td>
<td>-</td>
</tr>
<tr>
<td>div_clk_n46</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\div_clk/flag_ins1282 </td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>4.569</td>
<td>-</td>
</tr>
<tr>
<td>\div_clk/flag_ins1282 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.061</td>
<td>5.630</td>
<td>-</td>
</tr>
<tr>
<td>div_clk_flag</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\div_clk/flag_ins1044 </td>
<td>DFFE</td>
<td>CE</td>
<td>In</td>
<td>-</td>
<td>5.993</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>5.993<br/>
<b>Logic Delay: </b>3.827(63.9%)<br/>
<b>Route Delay: </b>2.166(36.1%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>2&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>83.333</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>78.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>5.930</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>84.036</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>pll/pll_inst</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_btn_deb/btn_out_1_ins950</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>pll/pll_inst/CLKIN.default_clk[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>pll/pll_inst/CLKIN.default_clk[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>\pll/pll_inst </td>
<td>PLL</td>
<td>CLKIN</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>\pll/pll_inst </td>
<td>PLL</td>
<td>CLKOUT</td>
<td>Out</td>
<td>0.582</td>
<td>0.582</td>
<td>-</td>
</tr>
<tr>
<td>pll_clkout</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>50</td>
</tr>
<tr>
<td>\u_btn_deb/time_cnt_15_ins932 </td>
<td>DFF</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.946</td>
<td>-</td>
</tr>
<tr>
<td>\u_btn_deb/time_cnt_15_ins932 </td>
<td>DFF</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.404</td>
<td>-</td>
</tr>
<tr>
<td>u_btn_deb_time_cnt[15]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1337 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>1.884</td>
<td>-</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1337 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>2.983</td>
<td>-</td>
</tr>
<tr>
<td>u_btn_deb_n43</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1320 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>3.463</td>
<td>-</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1320 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>4.285</td>
<td>-</td>
</tr>
<tr>
<td>u_btn_deb_n43_9</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1266 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>4.765</td>
<td>-</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1266 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.802</td>
<td>5.567</td>
<td>-</td>
</tr>
<tr>
<td>u_btn_deb_n43_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>\u_btn_deb/btn_out_1_ins950 </td>
<td>DFFE</td>
<td>CE</td>
<td>In</td>
<td>-</td>
<td>5.930</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>5.930<br/>
<b>Logic Delay: </b>3.764(63.5%)<br/>
<b>Route Delay: </b>2.166(36.5%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>3&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>83.333</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>78.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>5.930</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>84.036</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>pll/pll_inst</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_btn_deb/btn_out_0_ins951</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>pll/pll_inst/CLKIN.default_clk[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>pll/pll_inst/CLKIN.default_clk[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>\pll/pll_inst </td>
<td>PLL</td>
<td>CLKIN</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>\pll/pll_inst </td>
<td>PLL</td>
<td>CLKOUT</td>
<td>Out</td>
<td>0.582</td>
<td>0.582</td>
<td>-</td>
</tr>
<tr>
<td>pll_clkout</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>50</td>
</tr>
<tr>
<td>\u_btn_deb/time_cnt_15_ins932 </td>
<td>DFF</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.946</td>
<td>-</td>
</tr>
<tr>
<td>\u_btn_deb/time_cnt_15_ins932 </td>
<td>DFF</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.404</td>
<td>-</td>
</tr>
<tr>
<td>u_btn_deb_time_cnt[15]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1337 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>1.884</td>
<td>-</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1337 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>2.983</td>
<td>-</td>
</tr>
<tr>
<td>u_btn_deb_n43</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1320 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>3.463</td>
<td>-</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1320 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>4.285</td>
<td>-</td>
</tr>
<tr>
<td>u_btn_deb_n43_9</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1266 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>4.765</td>
<td>-</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1266 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.802</td>
<td>5.567</td>
<td>-</td>
</tr>
<tr>
<td>u_btn_deb_n43_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>\u_btn_deb/btn_out_0_ins951 </td>
<td>DFFE</td>
<td>CE</td>
<td>In</td>
<td>-</td>
<td>5.930</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>5.930<br/>
<b>Logic Delay: </b>3.764(63.5%)<br/>
<b>Route Delay: </b>2.166(36.5%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>4&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>83.333</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>78.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>5.930</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>84.036</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>pll/pll_inst</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_btn_deb/btn_out_2_ins949</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>pll/pll_inst/CLKIN.default_clk[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>pll/pll_inst/CLKIN.default_clk[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>\pll/pll_inst </td>
<td>PLL</td>
<td>CLKIN</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>\pll/pll_inst </td>
<td>PLL</td>
<td>CLKOUT</td>
<td>Out</td>
<td>0.582</td>
<td>0.582</td>
<td>-</td>
</tr>
<tr>
<td>pll_clkout</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>50</td>
</tr>
<tr>
<td>\u_btn_deb/time_cnt_15_ins932 </td>
<td>DFF</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.946</td>
<td>-</td>
</tr>
<tr>
<td>\u_btn_deb/time_cnt_15_ins932 </td>
<td>DFF</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.404</td>
<td>-</td>
</tr>
<tr>
<td>u_btn_deb_time_cnt[15]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1337 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>1.884</td>
<td>-</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1337 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>2.983</td>
<td>-</td>
</tr>
<tr>
<td>u_btn_deb_n43</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1320 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>3.463</td>
<td>-</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1320 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>4.285</td>
<td>-</td>
</tr>
<tr>
<td>u_btn_deb_n43_9</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1266 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>4.765</td>
<td>-</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1266 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.802</td>
<td>5.567</td>
<td>-</td>
</tr>
<tr>
<td>u_btn_deb_n43_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>\u_btn_deb/btn_out_2_ins949 </td>
<td>DFFE</td>
<td>CE</td>
<td>In</td>
<td>-</td>
<td>5.930</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>5.930<br/>
<b>Logic Delay: </b>3.764(63.5%)<br/>
<b>Route Delay: </b>2.166(36.5%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>5&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>83.333</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>78.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>5.930</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>84.036</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>pll/pll_inst</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_btn_deb/btn_out_3_ins948</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>pll/pll_inst/CLKIN.default_clk[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>pll/pll_inst/CLKIN.default_clk[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>\pll/pll_inst </td>
<td>PLL</td>
<td>CLKIN</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>\pll/pll_inst </td>
<td>PLL</td>
<td>CLKOUT</td>
<td>Out</td>
<td>0.582</td>
<td>0.582</td>
<td>-</td>
</tr>
<tr>
<td>pll_clkout</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>50</td>
</tr>
<tr>
<td>\u_btn_deb/time_cnt_15_ins932 </td>
<td>DFF</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.946</td>
<td>-</td>
</tr>
<tr>
<td>\u_btn_deb/time_cnt_15_ins932 </td>
<td>DFF</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.404</td>
<td>-</td>
</tr>
<tr>
<td>u_btn_deb_time_cnt[15]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1337 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>1.884</td>
<td>-</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1337 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>2.983</td>
<td>-</td>
</tr>
<tr>
<td>u_btn_deb_n43</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1320 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>3.463</td>
<td>-</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1320 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>4.285</td>
<td>-</td>
</tr>
<tr>
<td>u_btn_deb_n43_9</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1266 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>4.765</td>
<td>-</td>
</tr>
<tr>
<td>\u_btn_deb/n43_ins1266 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.802</td>
<td>5.567</td>
<td>-</td>
</tr>
<tr>
<td>u_btn_deb_n43_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>\u_btn_deb/btn_out_3_ins948 </td>
<td>DFFE</td>
<td>CE</td>
<td>In</td>
<td>-</td>
<td>5.930</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>5.930<br/>
<b>Logic Delay: </b>3.764(63.5%)<br/>
<b>Route Delay: </b>2.166(36.5%)<br/>
<br/><br/>
<h1><a name="message">Message</a></h1>
<big>Info    (EXT0100) : Run analyzation & elaboration</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\top_seq2.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\btn_deb.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\div_clk.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\key_cnt.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\seq_control.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\pll\pll.v'</big><br/>
<big>Warning (EXT2435) : Port 'rstn_key' is not connected on this instance(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\top_seq2.v:61)</big><br/>
<big>Warning (EXT2435) : Port 'rstn_key' is not connected on this instance(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\top_seq2.v:69)</big><br/>
<big>Warning (EXT2435) : Port 'rstn_key' is not connected on this instance(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\top_seq2.v:77)</big><br/>
<big>Warning (EXT2435) : Port 'rstn_key' is not connected on this instance(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\top_seq2.v:85)</big><br/>
<big>Info    (EXT1018) : Compiling module 'top_seq2'(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\top_seq2.v:24)</big><br/>
<big>Info    (EXT1018) : Compiling module 'pll'(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\pll\pll.v:8)</big><br/>
<big>Info    (EXT1018) : Compiling module 'btn_deb(BT_WIDTH=4'b0100)'(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\btn_deb.v:23)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\btn_deb.v:37)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\btn_deb.v:43)</big><br/>
<big>Info    (EXT1018) : Compiling module 'key_cnt'(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\key_cnt.v:29)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\key_cnt.v:40)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\key_cnt.v:46)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\key_cnt.v:48)</big><br/>
<big>Info    (EXT1018) : Compiling module 'div_clk'(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\div_clk.v:21)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\div_clk.v:31)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\div_clk.v:33)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\div_clk.v:40)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\div_clk.v:42)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\top_seq2.v:104)</big><br/>
<big>Info    (EXT1018) : Compiling module 'seq_control'(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\seq_control.v:21)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\top_seq2.v:152)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\top_seq2.v:154)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\top_seq2.v:156)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\top_seq2.v:158)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\top_seq2.v:165)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\top_seq2.v:167)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\top_seq2.v:169)</big><br/>
<big>Warning (EXT2371) : Delay control is not supported for synthesis(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\top_seq2.v:171)</big><br/>
<big>Warning (EXT3013) : Input port 'rstn_key' is not connected on this instance(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\top_seq2.v:61)</big><br/>
<big>Warning (EXT3013) : Input port 'rstn_key' is not connected on this instance(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\top_seq2.v:69)</big><br/>
<big>Warning (EXT3013) : Input port 'rstn_key' is not connected on this instance(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\top_seq2.v:77)</big><br/>
<big>Warning (EXT3013) : Input port 'rstn_key' is not connected on this instance(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\top_seq2.v:85)</big><br/>
<big>Info    (EXT0101) : Current top module is "top_seq2"</big><br/>
<big>Warning (EXT0206) : Instance "pll_inst" 's parameter "DEVICE" value invalid(D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\src\pll\pll.v:39)</big><br/>
<big>Info    (CVT0001) : Run conversion</big><br/>
<big>Info    (DIO0001) : Run device independent optimization</big><br/>
<big>Info    (DIO0006) : Register and gate optimizing before inferencing</big><br/>
<big>Info    (DSP0001) : DSP inferencing</big><br/>
<big>Info    (RAM0001) : RAM inferencing</big><br/>
<big>Info    (ATO0001) : Adder tree reduction</big><br/>
<big>Info    (ATO0002) : Rebuild ALU instances from adder tree nodes</big><br/>
<big>Info    (DIO0001) : Run device independent optimization</big><br/>
<big>Info    (DIO0007) : Register and gate optimizing before mapping</big><br/>
<big>Info    (MAP0001) : Run tech-mapping</big><br/>
<big>Info    (MAP0003) : Run logic optimization</big><br/>
<big>Info    (DIO0001) : Run device independent optimization</big><br/>
<big>Info    (SYN0009) : Write post-map netlist to file: D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\impl\gwsynthesis\SEG_2.vg</big><br/>
<br/>
<h1><a name="summary">Summary</a></h1>
<table class="summary_table">
<tr>
<td class="label"><b>Total Warnings:</b></td> 
<td>27</td>
</tr>
<tr>
<td class="label"><b>Total Informations:</b></td> 
<td>27</td>
</tr>
</table><br/>
<b>Synthesis completed successfully!</b><br/>
Process took 0h:0m:1s realtime, 0h:0m:1s cputime
<br/>
Memory peak: 86.6MB
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
