// Seed: 570109265
module module_0 ();
  wire id_1;
endmodule
macromodule module_1;
  assign id_1 = -1'b0;
  assign id_2 = 1;
  assign id_1 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    output tri0 id_1,
    output logic id_2,
    input wire id_3,
    input wire id_4,
    input wor id_5,
    output tri0 id_6,
    output uwire id_7,
    output wire void id_8,
    input tri id_9,
    output supply1 id_10,
    input uwire id_11,
    output tri id_12,
    input uwire id_13,
    input wand id_14,
    input wand id_15,
    input tri id_16,
    input tri id_17,
    output tri id_18,
    input logic id_19,
    output wor id_20,
    input uwire id_21,
    input supply0 id_22,
    id_27,
    id_28,
    output wire id_23,
    input tri id_24,
    output supply1 id_25
);
  wire id_29, id_30, id_31;
  always id_2 <= id_19;
  assign id_6  = 1'd0;
  assign id_23 = 1'h0;
  xor primCall (
      id_1,
      id_11,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_19,
      id_21,
      id_22,
      id_24,
      id_27,
      id_28,
      id_29,
      id_3,
      id_30,
      id_31,
      id_4,
      id_5,
      id_9
  );
  module_0 modCall_1 ();
  wire id_32, id_33;
  always id_2 = id_28;
endmodule
