
GccBoardProject1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002a4c  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00082a4c  00082a4c  0000aa4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000005a4  20070000  00082a54  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000f4  200705a8  00083000  000105a8  2**3
                  ALLOC
  4 .stack        00002004  2007069c  000830f4  000105a8  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000105a4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000105cd  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000cb17  00000000  00000000  00010628  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000205d  00000000  00000000  0001d13f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000037b5  00000000  00000000  0001f19c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000898  00000000  00000000  00022951  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000007a8  00000000  00000000  000231e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00005bcc  00000000  00000000  00023991  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000cc3c  00000000  00000000  0002955d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000617af  00000000  00000000  00036199  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000156c  00000000  00000000  00097948  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	200726a0 	.word	0x200726a0
   80004:	00080b89 	.word	0x00080b89
   80008:	00080b85 	.word	0x00080b85
   8000c:	00080b85 	.word	0x00080b85
   80010:	00080b85 	.word	0x00080b85
   80014:	00080b85 	.word	0x00080b85
   80018:	00080b85 	.word	0x00080b85
	...
   8002c:	00080b85 	.word	0x00080b85
   80030:	00080b85 	.word	0x00080b85
   80034:	00000000 	.word	0x00000000
   80038:	00080b85 	.word	0x00080b85
   8003c:	00080b85 	.word	0x00080b85
   80040:	00080b85 	.word	0x00080b85
   80044:	00080b85 	.word	0x00080b85
   80048:	00080b85 	.word	0x00080b85
   8004c:	00080b85 	.word	0x00080b85
   80050:	00080b85 	.word	0x00080b85
   80054:	00080b85 	.word	0x00080b85
   80058:	00080b85 	.word	0x00080b85
   8005c:	00080b85 	.word	0x00080b85
   80060:	00080b85 	.word	0x00080b85
   80064:	00080b85 	.word	0x00080b85
   80068:	00000000 	.word	0x00000000
   8006c:	000809d1 	.word	0x000809d1
   80070:	000809e5 	.word	0x000809e5
   80074:	000809f9 	.word	0x000809f9
   80078:	00080a0d 	.word	0x00080a0d
	...
   80084:	00080b85 	.word	0x00080b85
   80088:	00080f09 	.word	0x00080f09
   8008c:	00080b85 	.word	0x00080b85
   80090:	00080b85 	.word	0x00080b85
   80094:	00080b85 	.word	0x00080b85
   80098:	00080b85 	.word	0x00080b85
   8009c:	00080b85 	.word	0x00080b85
   800a0:	00080b85 	.word	0x00080b85
   800a4:	00000000 	.word	0x00000000
   800a8:	00080b85 	.word	0x00080b85
   800ac:	00080b85 	.word	0x00080b85
   800b0:	00080b85 	.word	0x00080b85
   800b4:	00080b85 	.word	0x00080b85
   800b8:	00080b85 	.word	0x00080b85
   800bc:	00080b85 	.word	0x00080b85
   800c0:	00080b85 	.word	0x00080b85
   800c4:	00080b85 	.word	0x00080b85
   800c8:	00080b85 	.word	0x00080b85
   800cc:	00080b85 	.word	0x00080b85
   800d0:	00080b85 	.word	0x00080b85
   800d4:	00080b85 	.word	0x00080b85
   800d8:	00080b85 	.word	0x00080b85
   800dc:	00080b85 	.word	0x00080b85
   800e0:	00080b85 	.word	0x00080b85
   800e4:	00080b85 	.word	0x00080b85
   800e8:	00080b85 	.word	0x00080b85
   800ec:	00080b85 	.word	0x00080b85
   800f0:	00080b85 	.word	0x00080b85

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200705a8 	.word	0x200705a8
   80110:	00000000 	.word	0x00000000
   80114:	00082a54 	.word	0x00082a54

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00082a54 	.word	0x00082a54
   8013c:	200705ac 	.word	0x200705ac
   80140:	00082a54 	.word	0x00082a54
   80144:	00000000 	.word	0x00000000

00080148 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
   80148:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
   8014a:	010b      	lsls	r3, r1, #4
   8014c:	4293      	cmp	r3, r2
   8014e:	d90d      	bls.n	8016c <usart_set_async_baudrate+0x24>
   80150:	e01a      	b.n	80188 <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
   80152:	6841      	ldr	r1, [r0, #4]
   80154:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
   80158:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
   8015a:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   8015e:	6203      	str	r3, [r0, #32]

	return 0;
   80160:	2000      	movs	r0, #0
   80162:	e020      	b.n	801a6 <usart_set_async_baudrate+0x5e>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
   80164:	2001      	movs	r0, #1
   80166:	e01e      	b.n	801a6 <usart_set_async_baudrate+0x5e>
   80168:	2001      	movs	r0, #1
   8016a:	e01c      	b.n	801a6 <usart_set_async_baudrate+0x5e>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   8016c:	00d2      	lsls	r2, r2, #3
   8016e:	eb02 0253 	add.w	r2, r2, r3, lsr #1
   80172:	fbb2 f3f3 	udiv	r3, r2, r3
	cd = cd_fp >> 3;
   80176:	08da      	lsrs	r2, r3, #3
	fp = cd_fp & 0x07;
   80178:	f003 0307 	and.w	r3, r3, #7
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   8017c:	1e54      	subs	r4, r2, #1
   8017e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
   80182:	428c      	cmp	r4, r1
   80184:	d9e9      	bls.n	8015a <usart_set_async_baudrate+0x12>
   80186:	e7ed      	b.n	80164 <usart_set_async_baudrate+0x1c>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   80188:	00c9      	lsls	r1, r1, #3
   8018a:	00d3      	lsls	r3, r2, #3
   8018c:	eb03 0351 	add.w	r3, r3, r1, lsr #1
   80190:	fbb3 f3f1 	udiv	r3, r3, r1
	cd = cd_fp >> 3;
   80194:	08da      	lsrs	r2, r3, #3
	fp = cd_fp & 0x07;
   80196:	f003 0307 	and.w	r3, r3, #7
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   8019a:	1e54      	subs	r4, r2, #1
   8019c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
   801a0:	428c      	cmp	r4, r1
   801a2:	d9d6      	bls.n	80152 <usart_set_async_baudrate+0xa>
   801a4:	e7e0      	b.n	80168 <usart_set_async_baudrate+0x20>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
   801a6:	f85d 4b04 	ldr.w	r4, [sp], #4
   801aa:	4770      	bx	lr

000801ac <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
   801ac:	4b08      	ldr	r3, [pc, #32]	; (801d0 <usart_reset+0x24>)
   801ae:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
   801b2:	2300      	movs	r3, #0
   801b4:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
   801b6:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
   801b8:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
   801ba:	2388      	movs	r3, #136	; 0x88
   801bc:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
   801be:	2324      	movs	r3, #36	; 0x24
   801c0:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
   801c2:	f44f 7380 	mov.w	r3, #256	; 0x100
   801c6:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
   801c8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
   801cc:	6003      	str	r3, [r0, #0]
   801ce:	4770      	bx	lr
   801d0:	55534100 	.word	0x55534100

000801d4 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
   801d4:	b570      	push	{r4, r5, r6, lr}
   801d6:	4605      	mov	r5, r0
   801d8:	460c      	mov	r4, r1
   801da:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
   801dc:	4b0f      	ldr	r3, [pc, #60]	; (8021c <usart_init_rs232+0x48>)
   801de:	4798      	blx	r3

	ul_reg_val = 0;
   801e0:	2100      	movs	r1, #0
   801e2:	4b0f      	ldr	r3, [pc, #60]	; (80220 <usart_init_rs232+0x4c>)
   801e4:	6019      	str	r1, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
   801e6:	b19c      	cbz	r4, 80210 <usart_init_rs232+0x3c>
   801e8:	4628      	mov	r0, r5
   801ea:	6821      	ldr	r1, [r4, #0]
   801ec:	4632      	mov	r2, r6
   801ee:	4b0d      	ldr	r3, [pc, #52]	; (80224 <usart_init_rs232+0x50>)
   801f0:	4798      	blx	r3
   801f2:	4603      	mov	r3, r0
   801f4:	b970      	cbnz	r0, 80214 <usart_init_rs232+0x40>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   801f6:	68a1      	ldr	r1, [r4, #8]
   801f8:	6862      	ldr	r2, [r4, #4]
   801fa:	430a      	orrs	r2, r1
   801fc:	6921      	ldr	r1, [r4, #16]
   801fe:	430a      	orrs	r2, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
   80200:	68e0      	ldr	r0, [r4, #12]
   80202:	4302      	orrs	r2, r0
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   80204:	4906      	ldr	r1, [pc, #24]	; (80220 <usart_init_rs232+0x4c>)
   80206:	600a      	str	r2, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
   80208:	6869      	ldr	r1, [r5, #4]
   8020a:	430a      	orrs	r2, r1
   8020c:	606a      	str	r2, [r5, #4]

	return 0;
   8020e:	e002      	b.n	80216 <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
   80210:	2301      	movs	r3, #1
   80212:	e000      	b.n	80216 <usart_init_rs232+0x42>
   80214:	2301      	movs	r3, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
   80216:	4618      	mov	r0, r3
   80218:	bd70      	pop	{r4, r5, r6, pc}
   8021a:	bf00      	nop
   8021c:	000801ad 	.word	0x000801ad
   80220:	200705c4 	.word	0x200705c4
   80224:	00080149 	.word	0x00080149

00080228 <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
   80228:	2340      	movs	r3, #64	; 0x40
   8022a:	6003      	str	r3, [r0, #0]
   8022c:	4770      	bx	lr
   8022e:	bf00      	nop

00080230 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
   80230:	2310      	movs	r3, #16
   80232:	6003      	str	r3, [r0, #0]
   80234:	4770      	bx	lr
   80236:	bf00      	nop

00080238 <usart_enable_interrupt>:
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
	p_usart->US_IER = ul_sources;
   80238:	6081      	str	r1, [r0, #8]
   8023a:	4770      	bx	lr

0008023c <reglerahjul3>:


}

//simpel P-reglering
void reglerahjul3(int ek){
   8023c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80240:	4680      	mov	r8, r0
	counterA = 0; //Nollställer räknarna
   80242:	2300      	movs	r3, #0
   80244:	4a12      	ldr	r2, [pc, #72]	; (80290 <reglerahjul3+0x54>)
   80246:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80248:	4a12      	ldr	r2, [pc, #72]	; (80294 <reglerahjul3+0x58>)
   8024a:	6013      	str	r3, [r2, #0]
	bSL = bSL+(ek*kP);
   8024c:	4e12      	ldr	r6, [pc, #72]	; (80298 <reglerahjul3+0x5c>)
   8024e:	4f13      	ldr	r7, [pc, #76]	; (8029c <reglerahjul3+0x60>)
   80250:	8830      	ldrh	r0, [r6, #0]
   80252:	47b8      	blx	r7
   80254:	4604      	mov	r4, r0
   80256:	460d      	mov	r5, r1
   80258:	4640      	mov	r0, r8
   8025a:	47b8      	blx	r7
   8025c:	4b10      	ldr	r3, [pc, #64]	; (802a0 <reglerahjul3+0x64>)
   8025e:	e9d3 2300 	ldrd	r2, r3, [r3]
   80262:	4f10      	ldr	r7, [pc, #64]	; (802a4 <reglerahjul3+0x68>)
   80264:	47b8      	blx	r7
   80266:	4602      	mov	r2, r0
   80268:	460b      	mov	r3, r1
   8026a:	4620      	mov	r0, r4
   8026c:	4629      	mov	r1, r5
   8026e:	4c0e      	ldr	r4, [pc, #56]	; (802a8 <reglerahjul3+0x6c>)
   80270:	47a0      	blx	r4
   80272:	4b0e      	ldr	r3, [pc, #56]	; (802ac <reglerahjul3+0x70>)
   80274:	4798      	blx	r3
   80276:	8030      	strh	r0, [r6, #0]
	pulse(bS);
   80278:	4b0d      	ldr	r3, [pc, #52]	; (802b0 <reglerahjul3+0x74>)
   8027a:	8818      	ldrh	r0, [r3, #0]
   8027c:	4c0d      	ldr	r4, [pc, #52]	; (802b4 <reglerahjul3+0x78>)
   8027e:	47a0      	blx	r4
	delay_us(motorSwitch);
   80280:	f641 10c8 	movw	r0, #6600	; 0x19c8
   80284:	4b0c      	ldr	r3, [pc, #48]	; (802b8 <reglerahjul3+0x7c>)
   80286:	4798      	blx	r3
	pulse(bSL);
   80288:	8830      	ldrh	r0, [r6, #0]
   8028a:	47a0      	blx	r4
   8028c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80290:	200705d0 	.word	0x200705d0
   80294:	200705d4 	.word	0x200705d4
   80298:	20070138 	.word	0x20070138
   8029c:	00081c11 	.word	0x00081c11
   802a0:	20070140 	.word	0x20070140
   802a4:	00081cdd 	.word	0x00081cdd
   802a8:	00081979 	.word	0x00081979
   802ac:	00082261 	.word	0x00082261
   802b0:	20070148 	.word	0x20070148
   802b4:	00080d59 	.word	0x00080d59
   802b8:	20070001 	.word	0x20070001

000802bc <calcMidPos>:
	/*	This part is used if 2 sets of coordinates are given
		mid_x = (x1_pos+x2_pos)/2;
		mid_y = (y1_pos+y2_pos)/2;
	*/
	//Use this part if only 1 set of coordinates are given.
	mid_x = x1_pos;
   802bc:	4b04      	ldr	r3, [pc, #16]	; (802d0 <calcMidPos+0x14>)
   802be:	881a      	ldrh	r2, [r3, #0]
   802c0:	4b04      	ldr	r3, [pc, #16]	; (802d4 <calcMidPos+0x18>)
   802c2:	801a      	strh	r2, [r3, #0]
	mid_y = y1_pos;
   802c4:	4b04      	ldr	r3, [pc, #16]	; (802d8 <calcMidPos+0x1c>)
   802c6:	881a      	ldrh	r2, [r3, #0]
   802c8:	4b04      	ldr	r3, [pc, #16]	; (802dc <calcMidPos+0x20>)
   802ca:	801a      	strh	r2, [r3, #0]
   802cc:	4770      	bx	lr
   802ce:	bf00      	nop
   802d0:	200705ce 	.word	0x200705ce
   802d4:	200705ca 	.word	0x200705ca
   802d8:	200705c8 	.word	0x200705c8
   802dc:	200705cc 	.word	0x200705cc

000802e0 <angleToPos>:
	Calculate the angle from the platform to the given position/object.
	Returns a negative number if the angle is closer clockwise than anti-clockwise
*/
int angleToPos(){
	//Sets the current angle into a temp variable
	platformAngle = currentAngle;
   802e0:	4b14      	ldr	r3, [pc, #80]	; (80334 <angleToPos+0x54>)
   802e2:	681a      	ldr	r2, [r3, #0]
   802e4:	4b14      	ldr	r3, [pc, #80]	; (80338 <angleToPos+0x58>)
   802e6:	601a      	str	r2, [r3, #0]
	//Transforms the angle to the objective to a usable value(0-360)
	objectAngle = 180 - angle;
   802e8:	4b14      	ldr	r3, [pc, #80]	; (8033c <angleToPos+0x5c>)
   802ea:	681b      	ldr	r3, [r3, #0]
   802ec:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
   802f0:	4913      	ldr	r1, [pc, #76]	; (80340 <angleToPos+0x60>)
   802f2:	600b      	str	r3, [r1, #0]
	
	//Calculates the angle-difference between the platform and the objective
	angleVal = abs(((abs(platformAngle-360) + objectAngle)%360) - 360);
   802f4:	f5a2 71b4 	sub.w	r1, r2, #360	; 0x168
   802f8:	2900      	cmp	r1, #0
   802fa:	bfb8      	it	lt
   802fc:	4249      	neglt	r1, r1
   802fe:	4419      	add	r1, r3
   80300:	4a10      	ldr	r2, [pc, #64]	; (80344 <angleToPos+0x64>)
   80302:	fb81 2302 	smull	r2, r3, r1, r2
   80306:	18ca      	adds	r2, r1, r3
   80308:	17cb      	asrs	r3, r1, #31
   8030a:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   8030e:	f44f 72b4 	mov.w	r2, #360	; 0x168
   80312:	fb02 1113 	mls	r1, r2, r3, r1
   80316:	f5a1 71b4 	sub.w	r1, r1, #360	; 0x168
   8031a:	2900      	cmp	r1, #0
   8031c:	bfb8      	it	lt
   8031e:	4249      	neglt	r1, r1
	
	//If the angle-difference is greater than 180, make it negative
	(angleVal > 180) ? (angleVal -= 360) : (0);
   80320:	29b4      	cmp	r1, #180	; 0xb4
   80322:	bfc8      	it	gt
   80324:	f5a1 71b4 	subgt.w	r1, r1, #360	; 0x168
   80328:	4b07      	ldr	r3, [pc, #28]	; (80348 <angleToPos+0x68>)
   8032a:	6019      	str	r1, [r3, #0]
	
	return angleVal;
}
   8032c:	4b06      	ldr	r3, [pc, #24]	; (80348 <angleToPos+0x68>)
   8032e:	6818      	ldr	r0, [r3, #0]
   80330:	4770      	bx	lr
   80332:	bf00      	nop
   80334:	2007014c 	.word	0x2007014c
   80338:	20070684 	.word	0x20070684
   8033c:	20070660 	.word	0x20070660
   80340:	20070678 	.word	0x20070678
   80344:	b60b60b7 	.word	0xb60b60b7
   80348:	20070688 	.word	0x20070688
   8034c:	00000000 	.word	0x00000000

00080350 <valuesCalc>:

/*
	Calculates the difference in X/Y between the platform and a given position
	Also calculates the angle to the object from the platform
*/
void valuesCalc(uint8_t obj){
   80350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80352:	4604      	mov	r4, r0
	//Calculates the position of the platform
	calcMidPos();
   80354:	4b1a      	ldr	r3, [pc, #104]	; (803c0 <valuesCalc+0x70>)
   80356:	4798      	blx	r3
	
	//Calculates the X/Y difference
	deltaX = objects[obj].x_pos - mid_x;
   80358:	4b1a      	ldr	r3, [pc, #104]	; (803c4 <valuesCalc+0x74>)
   8035a:	f833 7034 	ldrh.w	r7, [r3, r4, lsl #3]
   8035e:	4a1a      	ldr	r2, [pc, #104]	; (803c8 <valuesCalc+0x78>)
   80360:	8812      	ldrh	r2, [r2, #0]
   80362:	1abf      	subs	r7, r7, r2
   80364:	4a19      	ldr	r2, [pc, #100]	; (803cc <valuesCalc+0x7c>)
   80366:	6017      	str	r7, [r2, #0]
	deltaY = objects[obj].y_pos - mid_y;
   80368:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
   8036c:	8860      	ldrh	r0, [r4, #2]
   8036e:	4b18      	ldr	r3, [pc, #96]	; (803d0 <valuesCalc+0x80>)
   80370:	881b      	ldrh	r3, [r3, #0]
   80372:	1ac0      	subs	r0, r0, r3
   80374:	4b17      	ldr	r3, [pc, #92]	; (803d4 <valuesCalc+0x84>)
   80376:	6018      	str	r0, [r3, #0]
	
	//Calculates the angle between the platform and object in radians
	angleRad = atan2(deltaY,deltaX);
   80378:	4e17      	ldr	r6, [pc, #92]	; (803d8 <valuesCalc+0x88>)
   8037a:	47b0      	blx	r6
   8037c:	4604      	mov	r4, r0
   8037e:	460d      	mov	r5, r1
   80380:	4638      	mov	r0, r7
   80382:	47b0      	blx	r6
   80384:	4602      	mov	r2, r0
   80386:	460b      	mov	r3, r1
   80388:	4620      	mov	r0, r4
   8038a:	4629      	mov	r1, r5
   8038c:	4c13      	ldr	r4, [pc, #76]	; (803dc <valuesCalc+0x8c>)
   8038e:	47a0      	blx	r4
   80390:	4b13      	ldr	r3, [pc, #76]	; (803e0 <valuesCalc+0x90>)
   80392:	e9c3 0100 	strd	r0, r1, [r3]
	
	//Converts the angle from radians to degrees
	angle = (angleRad*180)/PI;
   80396:	2200      	movs	r2, #0
   80398:	4b12      	ldr	r3, [pc, #72]	; (803e4 <valuesCalc+0x94>)
   8039a:	4c13      	ldr	r4, [pc, #76]	; (803e8 <valuesCalc+0x98>)
   8039c:	47a0      	blx	r4
   8039e:	a306      	add	r3, pc, #24	; (adr r3, 803b8 <valuesCalc+0x68>)
   803a0:	e9d3 2300 	ldrd	r2, r3, [r3]
   803a4:	4c11      	ldr	r4, [pc, #68]	; (803ec <valuesCalc+0x9c>)
   803a6:	47a0      	blx	r4
   803a8:	4b11      	ldr	r3, [pc, #68]	; (803f0 <valuesCalc+0xa0>)
   803aa:	4798      	blx	r3
   803ac:	4b11      	ldr	r3, [pc, #68]	; (803f4 <valuesCalc+0xa4>)
   803ae:	6018      	str	r0, [r3, #0]
   803b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   803b2:	bf00      	nop
   803b4:	f3af 8000 	nop.w
   803b8:	fc8b007a 	.word	0xfc8b007a
   803bc:	400921fa 	.word	0x400921fa
   803c0:	000802bd 	.word	0x000802bd
   803c4:	20070150 	.word	0x20070150
   803c8:	200705ca 	.word	0x200705ca
   803cc:	2007067c 	.word	0x2007067c
   803d0:	200705cc 	.word	0x200705cc
   803d4:	20070650 	.word	0x20070650
   803d8:	00081c11 	.word	0x00081c11
   803dc:	0008119d 	.word	0x0008119d
   803e0:	20070670 	.word	0x20070670
   803e4:	40668000 	.word	0x40668000
   803e8:	00081cdd 	.word	0x00081cdd
   803ec:	00081f31 	.word	0x00081f31
   803f0:	00082211 	.word	0x00082211
   803f4:	20070660 	.word	0x20070660

000803f8 <distanceToPosition>:
}

/*
	Calculates the distance from the platform to a given object
*/
double distanceToPosition(uint8_t obj){
   803f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	//Call that calculates angle of the object and X/Y differences
	valuesCalc(obj);
   803fc:	4b14      	ldr	r3, [pc, #80]	; (80450 <distanceToPosition+0x58>)
   803fe:	4798      	blx	r3
	//Calculates the hypotenuse 
	distanceLeft = sqrt(pow(deltaX,2)+pow(deltaY,2));
   80400:	4e14      	ldr	r6, [pc, #80]	; (80454 <distanceToPosition+0x5c>)
   80402:	4b15      	ldr	r3, [pc, #84]	; (80458 <distanceToPosition+0x60>)
   80404:	6818      	ldr	r0, [r3, #0]
   80406:	47b0      	blx	r6
   80408:	4604      	mov	r4, r0
   8040a:	460d      	mov	r5, r1
   8040c:	4b13      	ldr	r3, [pc, #76]	; (8045c <distanceToPosition+0x64>)
   8040e:	6818      	ldr	r0, [r3, #0]
   80410:	47b0      	blx	r6
   80412:	4680      	mov	r8, r0
   80414:	4689      	mov	r9, r1
   80416:	f8df a050 	ldr.w	sl, [pc, #80]	; 80468 <distanceToPosition+0x70>
   8041a:	f8df b050 	ldr.w	fp, [pc, #80]	; 8046c <distanceToPosition+0x74>
   8041e:	4640      	mov	r0, r8
   80420:	4649      	mov	r1, r9
   80422:	4642      	mov	r2, r8
   80424:	464b      	mov	r3, r9
   80426:	47d0      	blx	sl
   80428:	4606      	mov	r6, r0
   8042a:	460f      	mov	r7, r1
   8042c:	4620      	mov	r0, r4
   8042e:	4629      	mov	r1, r5
   80430:	4622      	mov	r2, r4
   80432:	462b      	mov	r3, r5
   80434:	47d0      	blx	sl
   80436:	4602      	mov	r2, r0
   80438:	460b      	mov	r3, r1
   8043a:	4630      	mov	r0, r6
   8043c:	4639      	mov	r1, r7
   8043e:	47d8      	blx	fp
   80440:	4b07      	ldr	r3, [pc, #28]	; (80460 <distanceToPosition+0x68>)
   80442:	4798      	blx	r3
   80444:	4b07      	ldr	r3, [pc, #28]	; (80464 <distanceToPosition+0x6c>)
   80446:	e9c3 0100 	strd	r0, r1, [r3]
	//Returns the distance/hypotenuse
	return distanceLeft;
}
   8044a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8044e:	bf00      	nop
   80450:	00080351 	.word	0x00080351
   80454:	00081c11 	.word	0x00081c11
   80458:	2007067c 	.word	0x2007067c
   8045c:	20070650 	.word	0x20070650
   80460:	000811a1 	.word	0x000811a1
   80464:	20070658 	.word	0x20070658
   80468:	00081cdd 	.word	0x00081cdd
   8046c:	00081979 	.word	0x00081979

00080470 <updateAngle>:
/*
	Updates the angle of the platform to what it should be according
	to calculated values.
*/
void updateAngle(){
	currentAngle = ((currentAngle - angleVal)+360)%360;
   80470:	4809      	ldr	r0, [pc, #36]	; (80498 <updateAngle+0x28>)
   80472:	6803      	ldr	r3, [r0, #0]
   80474:	4a09      	ldr	r2, [pc, #36]	; (8049c <updateAngle+0x2c>)
   80476:	6811      	ldr	r1, [r2, #0]
   80478:	1a59      	subs	r1, r3, r1
   8047a:	f501 71b4 	add.w	r1, r1, #360	; 0x168
   8047e:	4a08      	ldr	r2, [pc, #32]	; (804a0 <updateAngle+0x30>)
   80480:	fb81 2302 	smull	r2, r3, r1, r2
   80484:	18ca      	adds	r2, r1, r3
   80486:	17cb      	asrs	r3, r1, #31
   80488:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   8048c:	f44f 72b4 	mov.w	r2, #360	; 0x168
   80490:	fb02 1113 	mls	r1, r2, r3, r1
   80494:	6001      	str	r1, [r0, #0]
   80496:	4770      	bx	lr
   80498:	2007014c 	.word	0x2007014c
   8049c:	20070688 	.word	0x20070688
   804a0:	b60b60b7 	.word	0xb60b60b7

000804a4 <rotationChooser>:
}

/*
	Choose the direction of the rotation depending on the value of input
*/
void rotationChooser(int degreesToPos){
   804a4:	b508      	push	{r3, lr}
	//If the value is negative rotate right, else left
	if (degreesToPos<0){
   804a6:	2800      	cmp	r0, #0
   804a8:	da07      	bge.n	804ba <rotationChooser+0x16>
		//Makes the value into a positive value
		degreesToPos = abs(degreesToPos);
		//Rotates the platform clockwise by the input value
		rotateRightByDegrees(degreesToPos);
   804aa:	2800      	cmp	r0, #0
   804ac:	bfb8      	it	lt
   804ae:	4240      	neglt	r0, r0
   804b0:	4b04      	ldr	r3, [pc, #16]	; (804c4 <rotationChooser+0x20>)
   804b2:	4798      	blx	r3
		//Update the angle
		updateAngle();
   804b4:	4b04      	ldr	r3, [pc, #16]	; (804c8 <rotationChooser+0x24>)
   804b6:	4798      	blx	r3
   804b8:	bd08      	pop	{r3, pc}
		} else{
		//Rotates the platform anti-clockwise by the input value
		rotateLeftByDegrees(degreesToPos);
   804ba:	4b04      	ldr	r3, [pc, #16]	; (804cc <rotationChooser+0x28>)
   804bc:	4798      	blx	r3
		//Update the angle
		updateAngle();
   804be:	4b02      	ldr	r3, [pc, #8]	; (804c8 <rotationChooser+0x24>)
   804c0:	4798      	blx	r3
   804c2:	bd08      	pop	{r3, pc}
   804c4:	00080dd9 	.word	0x00080dd9
   804c8:	00080471 	.word	0x00080471
   804cc:	00080e71 	.word	0x00080e71

000804d0 <angleCheck>:
	Checks if the angle that the platform actually travels in is the same as the believed one.
	If they differ to much, the platform will stop and recalibrate to fix this.
	
	Still not tested! 
*/
void angleCheck(){
   804d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//Saves the last position
	last_x = mid_x;
   804d2:	4e25      	ldr	r6, [pc, #148]	; (80568 <angleCheck+0x98>)
   804d4:	4f25      	ldr	r7, [pc, #148]	; (8056c <angleCheck+0x9c>)
   804d6:	883b      	ldrh	r3, [r7, #0]
   804d8:	8033      	strh	r3, [r6, #0]
	last_y = mid_y;
   804da:	4c25      	ldr	r4, [pc, #148]	; (80570 <angleCheck+0xa0>)
   804dc:	4d25      	ldr	r5, [pc, #148]	; (80574 <angleCheck+0xa4>)
   804de:	882b      	ldrh	r3, [r5, #0]
   804e0:	8023      	strh	r3, [r4, #0]
	
	//Calculates the new position of the platform
	calcMidPos();
   804e2:	4b25      	ldr	r3, [pc, #148]	; (80578 <angleCheck+0xa8>)
   804e4:	4798      	blx	r3
	
	//Calculates the X/Y-difference of the platform and the object
	deltaX = mid_x - last_x;
   804e6:	883f      	ldrh	r7, [r7, #0]
   804e8:	8833      	ldrh	r3, [r6, #0]
   804ea:	1aff      	subs	r7, r7, r3
   804ec:	4b23      	ldr	r3, [pc, #140]	; (8057c <angleCheck+0xac>)
   804ee:	601f      	str	r7, [r3, #0]
	deltaY = mid_y - last_y;
   804f0:	8828      	ldrh	r0, [r5, #0]
   804f2:	8823      	ldrh	r3, [r4, #0]
   804f4:	1ac0      	subs	r0, r0, r3
   804f6:	4b22      	ldr	r3, [pc, #136]	; (80580 <angleCheck+0xb0>)
   804f8:	6018      	str	r0, [r3, #0]
	
	//Calculates the angle to the object from the platform
	angleRad = atan2(deltaY,deltaX);
   804fa:	4e22      	ldr	r6, [pc, #136]	; (80584 <angleCheck+0xb4>)
   804fc:	47b0      	blx	r6
   804fe:	4604      	mov	r4, r0
   80500:	460d      	mov	r5, r1
   80502:	4638      	mov	r0, r7
   80504:	47b0      	blx	r6
   80506:	4602      	mov	r2, r0
   80508:	460b      	mov	r3, r1
   8050a:	4620      	mov	r0, r4
   8050c:	4629      	mov	r1, r5
   8050e:	4c1e      	ldr	r4, [pc, #120]	; (80588 <angleCheck+0xb8>)
   80510:	47a0      	blx	r4
   80512:	4b1e      	ldr	r3, [pc, #120]	; (8058c <angleCheck+0xbc>)
   80514:	e9c3 0100 	strd	r0, r1, [r3]
	angleTemp = (angleRad*180)/PI;
   80518:	2200      	movs	r2, #0
   8051a:	4b1d      	ldr	r3, [pc, #116]	; (80590 <angleCheck+0xc0>)
   8051c:	4c1d      	ldr	r4, [pc, #116]	; (80594 <angleCheck+0xc4>)
   8051e:	47a0      	blx	r4
   80520:	a30f      	add	r3, pc, #60	; (adr r3, 80560 <angleCheck+0x90>)
   80522:	e9d3 2300 	ldrd	r2, r3, [r3]
   80526:	4c1c      	ldr	r4, [pc, #112]	; (80598 <angleCheck+0xc8>)
   80528:	47a0      	blx	r4
   8052a:	4b1c      	ldr	r3, [pc, #112]	; (8059c <angleCheck+0xcc>)
   8052c:	4798      	blx	r3
	angleTemp = 180 - angleTemp;
   8052e:	f1c0 00b4 	rsb	r0, r0, #180	; 0xb4
   80532:	4b1b      	ldr	r3, [pc, #108]	; (805a0 <angleCheck+0xd0>)
   80534:	6018      	str	r0, [r3, #0]
	
	//If the angle-difference of the current travel-angle and the angle to the object is bigger than 4
	//then fix the positioning so that the angle is equal.
	if (abs(angleTemp-currentAngle)>4)
   80536:	4b1b      	ldr	r3, [pc, #108]	; (805a4 <angleCheck+0xd4>)
   80538:	681b      	ldr	r3, [r3, #0]
   8053a:	1ac0      	subs	r0, r0, r3
   8053c:	2800      	cmp	r0, #0
   8053e:	bfb8      	it	lt
   80540:	4240      	neglt	r0, r0
   80542:	2804      	cmp	r0, #4
   80544:	dd09      	ble.n	8055a <angleCheck+0x8a>
	{
		//Stops the movement
		stop();
   80546:	4b18      	ldr	r3, [pc, #96]	; (805a8 <angleCheck+0xd8>)
   80548:	4798      	blx	r3
		//Sets currentAngle to the actual angle of the platform
		currentAngle = angleTemp;
   8054a:	4b15      	ldr	r3, [pc, #84]	; (805a0 <angleCheck+0xd0>)
   8054c:	681a      	ldr	r2, [r3, #0]
   8054e:	4b15      	ldr	r3, [pc, #84]	; (805a4 <angleCheck+0xd4>)
   80550:	601a      	str	r2, [r3, #0]
		
		//Rotates the platform the needed amount in the correct direction.
		rotationChooser(angleToPos());
   80552:	4b16      	ldr	r3, [pc, #88]	; (805ac <angleCheck+0xdc>)
   80554:	4798      	blx	r3
   80556:	4b16      	ldr	r3, [pc, #88]	; (805b0 <angleCheck+0xe0>)
   80558:	4798      	blx	r3
   8055a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8055c:	f3af 8000 	nop.w
   80560:	fc8b007a 	.word	0xfc8b007a
   80564:	400921fa 	.word	0x400921fa
   80568:	2007066c 	.word	0x2007066c
   8056c:	200705ca 	.word	0x200705ca
   80570:	20070654 	.word	0x20070654
   80574:	200705cc 	.word	0x200705cc
   80578:	000802bd 	.word	0x000802bd
   8057c:	2007067c 	.word	0x2007067c
   80580:	20070650 	.word	0x20070650
   80584:	00081c11 	.word	0x00081c11
   80588:	0008119d 	.word	0x0008119d
   8058c:	20070670 	.word	0x20070670
   80590:	40668000 	.word	0x40668000
   80594:	00081cdd 	.word	0x00081cdd
   80598:	00081f31 	.word	0x00081f31
   8059c:	00082211 	.word	0x00082211
   805a0:	20070680 	.word	0x20070680
   805a4:	2007014c 	.word	0x2007014c
   805a8:	00080da9 	.word	0x00080da9
   805ac:	000802e1 	.word	0x000802e1
   805b0:	000804a5 	.word	0x000804a5
   805b4:	f3af 8000 	nop.w

000805b8 <pulseCounter_handlerA>:
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   805b8:	4b04      	ldr	r3, [pc, #16]	; (805cc <pulseCounter_handlerA+0x14>)
   805ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 int totA = 0;
 int totB = 0;
 

void pulseCounter_handlerA(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(A))
   805bc:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
   805c0:	d003      	beq.n	805ca <pulseCounter_handlerA+0x12>
	{
		counterA++;
   805c2:	4b03      	ldr	r3, [pc, #12]	; (805d0 <pulseCounter_handlerA+0x18>)
   805c4:	681a      	ldr	r2, [r3, #0]
   805c6:	3201      	adds	r2, #1
   805c8:	601a      	str	r2, [r3, #0]
   805ca:	4770      	bx	lr
   805cc:	400e1200 	.word	0x400e1200
   805d0:	200705d0 	.word	0x200705d0

000805d4 <pulseCounter_handlerB>:
   805d4:	4b04      	ldr	r3, [pc, #16]	; (805e8 <pulseCounter_handlerB+0x14>)
   805d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	}

}

void pulseCounter_handlerB(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(B))
   805d8:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   805dc:	d003      	beq.n	805e6 <pulseCounter_handlerB+0x12>
	{
		counterB++;
   805de:	4b03      	ldr	r3, [pc, #12]	; (805ec <pulseCounter_handlerB+0x18>)
   805e0:	681a      	ldr	r2, [r3, #0]
   805e2:	3201      	adds	r2, #1
   805e4:	601a      	str	r2, [r3, #0]
   805e6:	4770      	bx	lr
   805e8:	400e1200 	.word	0x400e1200
   805ec:	200705d4 	.word	0x200705d4

000805f0 <pulseCounter_configA>:
	}
	
}

void pulseCounter_configA(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   805f0:	b570      	push	{r4, r5, r6, lr}
   805f2:	b082      	sub	sp, #8
   805f4:	4606      	mov	r6, r0
   805f6:	460d      	mov	r5, r1
   805f8:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   805fa:	2000      	movs	r0, #0
   805fc:	4b0d      	ldr	r3, [pc, #52]	; (80634 <pulseCounter_configA+0x44>)
   805fe:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   80600:	4630      	mov	r0, r6
   80602:	4b0d      	ldr	r3, [pc, #52]	; (80638 <pulseCounter_configA+0x48>)
   80604:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   80606:	4628      	mov	r0, r5
   80608:	4621      	mov	r1, r4
   8060a:	2201      	movs	r2, #1
   8060c:	4b0b      	ldr	r3, [pc, #44]	; (8063c <pulseCounter_configA+0x4c>)
   8060e:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerA);
   80610:	4b0b      	ldr	r3, [pc, #44]	; (80640 <pulseCounter_configA+0x50>)
   80612:	9300      	str	r3, [sp, #0]
   80614:	4628      	mov	r0, r5
   80616:	4631      	mov	r1, r6
   80618:	4622      	mov	r2, r4
   8061a:	2340      	movs	r3, #64	; 0x40
   8061c:	4e09      	ldr	r6, [pc, #36]	; (80644 <pulseCounter_configA+0x54>)
   8061e:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   80620:	4628      	mov	r0, r5
   80622:	4621      	mov	r1, r4
   80624:	4b08      	ldr	r3, [pc, #32]	; (80648 <pulseCounter_configA+0x58>)
   80626:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   80628:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   8062c:	4b07      	ldr	r3, [pc, #28]	; (8064c <pulseCounter_configA+0x5c>)
   8062e:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
}
   80630:	b002      	add	sp, #8
   80632:	bd70      	pop	{r4, r5, r6, pc}
   80634:	00080b61 	.word	0x00080b61
   80638:	00080b09 	.word	0x00080b09
   8063c:	000807cd 	.word	0x000807cd
   80640:	000805b9 	.word	0x000805b9
   80644:	00080995 	.word	0x00080995
   80648:	00080859 	.word	0x00080859
   8064c:	e000e100 	.word	0xe000e100

00080650 <pulseCounter_configB>:

void pulseCounter_configB(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   80650:	b570      	push	{r4, r5, r6, lr}
   80652:	b082      	sub	sp, #8
   80654:	4606      	mov	r6, r0
   80656:	460d      	mov	r5, r1
   80658:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   8065a:	2000      	movs	r0, #0
   8065c:	4b0d      	ldr	r3, [pc, #52]	; (80694 <pulseCounter_configB+0x44>)
   8065e:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   80660:	4630      	mov	r0, r6
   80662:	4b0d      	ldr	r3, [pc, #52]	; (80698 <pulseCounter_configB+0x48>)
   80664:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   80666:	4628      	mov	r0, r5
   80668:	4621      	mov	r1, r4
   8066a:	2201      	movs	r2, #1
   8066c:	4b0b      	ldr	r3, [pc, #44]	; (8069c <pulseCounter_configB+0x4c>)
   8066e:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerB);
   80670:	4b0b      	ldr	r3, [pc, #44]	; (806a0 <pulseCounter_configB+0x50>)
   80672:	9300      	str	r3, [sp, #0]
   80674:	4628      	mov	r0, r5
   80676:	4631      	mov	r1, r6
   80678:	4622      	mov	r2, r4
   8067a:	2340      	movs	r3, #64	; 0x40
   8067c:	4e09      	ldr	r6, [pc, #36]	; (806a4 <pulseCounter_configB+0x54>)
   8067e:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   80680:	4628      	mov	r0, r5
   80682:	4621      	mov	r1, r4
   80684:	4b08      	ldr	r3, [pc, #32]	; (806a8 <pulseCounter_configB+0x58>)
   80686:	4798      	blx	r3
   80688:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   8068c:	4b07      	ldr	r3, [pc, #28]	; (806ac <pulseCounter_configB+0x5c>)
   8068e:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
   80690:	b002      	add	sp, #8
   80692:	bd70      	pop	{r4, r5, r6, pc}
   80694:	00080b61 	.word	0x00080b61
   80698:	00080b09 	.word	0x00080b09
   8069c:	000807cd 	.word	0x000807cd
   806a0:	000805d5 	.word	0x000805d5
   806a4:	00080995 	.word	0x00080995
   806a8:	00080859 	.word	0x00080859
   806ac:	e000e100 	.word	0xe000e100

000806b0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   806b0:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   806b2:	480e      	ldr	r0, [pc, #56]	; (806ec <sysclk_init+0x3c>)
   806b4:	4b0e      	ldr	r3, [pc, #56]	; (806f0 <sysclk_init+0x40>)
   806b6:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   806b8:	2000      	movs	r0, #0
   806ba:	213e      	movs	r1, #62	; 0x3e
   806bc:	4b0d      	ldr	r3, [pc, #52]	; (806f4 <sysclk_init+0x44>)
   806be:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   806c0:	4c0d      	ldr	r4, [pc, #52]	; (806f8 <sysclk_init+0x48>)
   806c2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   806c4:	2800      	cmp	r0, #0
   806c6:	d0fc      	beq.n	806c2 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   806c8:	4b0c      	ldr	r3, [pc, #48]	; (806fc <sysclk_init+0x4c>)
   806ca:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   806cc:	4a0c      	ldr	r2, [pc, #48]	; (80700 <sysclk_init+0x50>)
   806ce:	4b0d      	ldr	r3, [pc, #52]	; (80704 <sysclk_init+0x54>)
   806d0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   806d2:	4c0d      	ldr	r4, [pc, #52]	; (80708 <sysclk_init+0x58>)
   806d4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   806d6:	2800      	cmp	r0, #0
   806d8:	d0fc      	beq.n	806d4 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   806da:	2010      	movs	r0, #16
   806dc:	4b0b      	ldr	r3, [pc, #44]	; (8070c <sysclk_init+0x5c>)
   806de:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   806e0:	4b0b      	ldr	r3, [pc, #44]	; (80710 <sysclk_init+0x60>)
   806e2:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   806e4:	4801      	ldr	r0, [pc, #4]	; (806ec <sysclk_init+0x3c>)
   806e6:	4b02      	ldr	r3, [pc, #8]	; (806f0 <sysclk_init+0x40>)
   806e8:	4798      	blx	r3
   806ea:	bd10      	pop	{r4, pc}
   806ec:	0501bd00 	.word	0x0501bd00
   806f0:	200700b1 	.word	0x200700b1
   806f4:	00080a85 	.word	0x00080a85
   806f8:	00080ad9 	.word	0x00080ad9
   806fc:	00080ae9 	.word	0x00080ae9
   80700:	200d3f01 	.word	0x200d3f01
   80704:	400e0600 	.word	0x400e0600
   80708:	00080af9 	.word	0x00080af9
   8070c:	00080a21 	.word	0x00080a21
   80710:	00080c39 	.word	0x00080c39

00080714 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80714:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80716:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8071a:	4b16      	ldr	r3, [pc, #88]	; (80774 <board_init+0x60>)
   8071c:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   8071e:	200b      	movs	r0, #11
   80720:	4c15      	ldr	r4, [pc, #84]	; (80778 <board_init+0x64>)
   80722:	47a0      	blx	r4
   80724:	200c      	movs	r0, #12
   80726:	47a0      	blx	r4
   80728:	200d      	movs	r0, #13
   8072a:	47a0      	blx	r4
   8072c:	200e      	movs	r0, #14
   8072e:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80730:	203b      	movs	r0, #59	; 0x3b
   80732:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80736:	4c11      	ldr	r4, [pc, #68]	; (8077c <board_init+0x68>)
   80738:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8073a:	2055      	movs	r0, #85	; 0x55
   8073c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80740:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80742:	2056      	movs	r0, #86	; 0x56
   80744:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80748:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8074a:	2068      	movs	r0, #104	; 0x68
   8074c:	490c      	ldr	r1, [pc, #48]	; (80780 <board_init+0x6c>)
   8074e:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80750:	205c      	movs	r0, #92	; 0x5c
   80752:	490c      	ldr	r1, [pc, #48]	; (80784 <board_init+0x70>)
   80754:	47a0      	blx	r4
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
   80756:	4b0c      	ldr	r3, [pc, #48]	; (80788 <board_init+0x74>)
   80758:	f44f 5240 	mov.w	r2, #12288	; 0x3000
   8075c:	661a      	str	r2, [r3, #96]	; 0x60
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   8075e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   80760:	625a      	str	r2, [r3, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   80762:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   80766:	6f19      	ldr	r1, [r3, #112]	; 0x70
   80768:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
   8076c:	6719      	str	r1, [r3, #112]	; 0x70
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   8076e:	605a      	str	r2, [r3, #4]
   80770:	bd10      	pop	{r4, pc}
   80772:	bf00      	nop
   80774:	400e1a50 	.word	0x400e1a50
   80778:	00080b09 	.word	0x00080b09
   8077c:	00080869 	.word	0x00080869
   80780:	28000079 	.word	0x28000079
   80784:	28000001 	.word	0x28000001
   80788:	400e0e00 	.word	0x400e0e00

0008078c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   8078c:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   8078e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80792:	d016      	beq.n	807c2 <pio_set_peripheral+0x36>
   80794:	d804      	bhi.n	807a0 <pio_set_peripheral+0x14>
   80796:	b1c1      	cbz	r1, 807ca <pio_set_peripheral+0x3e>
   80798:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   8079c:	d00a      	beq.n	807b4 <pio_set_peripheral+0x28>
   8079e:	e013      	b.n	807c8 <pio_set_peripheral+0x3c>
   807a0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   807a4:	d011      	beq.n	807ca <pio_set_peripheral+0x3e>
   807a6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   807aa:	d00e      	beq.n	807ca <pio_set_peripheral+0x3e>
   807ac:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   807b0:	d10a      	bne.n	807c8 <pio_set_peripheral+0x3c>
   807b2:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   807b4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   807b6:	6f01      	ldr	r1, [r0, #112]	; 0x70
   807b8:	400b      	ands	r3, r1
   807ba:	ea23 0302 	bic.w	r3, r3, r2
   807be:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   807c0:	e002      	b.n	807c8 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   807c2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   807c4:	4313      	orrs	r3, r2
   807c6:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   807c8:	6042      	str	r2, [r0, #4]
   807ca:	4770      	bx	lr

000807cc <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   807cc:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   807ce:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   807d2:	bf14      	ite	ne
   807d4:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   807d6:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   807d8:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   807dc:	bf14      	ite	ne
   807de:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   807e0:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   807e2:	f012 0f02 	tst.w	r2, #2
   807e6:	d002      	beq.n	807ee <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   807e8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   807ec:	e004      	b.n	807f8 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   807ee:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   807f2:	bf18      	it	ne
   807f4:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   807f8:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   807fa:	6001      	str	r1, [r0, #0]
   807fc:	4770      	bx	lr
   807fe:	bf00      	nop

00080800 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80800:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80802:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80804:	9c01      	ldr	r4, [sp, #4]
   80806:	b10c      	cbz	r4, 8080c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80808:	6641      	str	r1, [r0, #100]	; 0x64
   8080a:	e000      	b.n	8080e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8080c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   8080e:	b10b      	cbz	r3, 80814 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80810:	6501      	str	r1, [r0, #80]	; 0x50
   80812:	e000      	b.n	80816 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80814:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80816:	b10a      	cbz	r2, 8081c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80818:	6301      	str	r1, [r0, #48]	; 0x30
   8081a:	e000      	b.n	8081e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   8081c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   8081e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80820:	6001      	str	r1, [r0, #0]
}
   80822:	f85d 4b04 	ldr.w	r4, [sp], #4
   80826:	4770      	bx	lr

00080828 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   80828:	f012 0f10 	tst.w	r2, #16
   8082c:	d010      	beq.n	80850 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   8082e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   80832:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   80836:	bf14      	ite	ne
   80838:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   8083c:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   80840:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   80844:	bf14      	ite	ne
   80846:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   8084a:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   8084e:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   80850:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   80854:	4770      	bx	lr
   80856:	bf00      	nop

00080858 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
   80858:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   8085a:	6401      	str	r1, [r0, #64]	; 0x40
   8085c:	4770      	bx	lr
   8085e:	bf00      	nop

00080860 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80860:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80862:	4770      	bx	lr

00080864 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80864:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80866:	4770      	bx	lr

00080868 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80868:	b570      	push	{r4, r5, r6, lr}
   8086a:	b082      	sub	sp, #8
   8086c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8086e:	0944      	lsrs	r4, r0, #5
   80870:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   80874:	f204 7407 	addw	r4, r4, #1799	; 0x707
   80878:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8087a:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   8087e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80882:	d030      	beq.n	808e6 <pio_configure_pin+0x7e>
   80884:	d806      	bhi.n	80894 <pio_configure_pin+0x2c>
   80886:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8088a:	d00a      	beq.n	808a2 <pio_configure_pin+0x3a>
   8088c:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80890:	d018      	beq.n	808c4 <pio_configure_pin+0x5c>
   80892:	e049      	b.n	80928 <pio_configure_pin+0xc0>
   80894:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80898:	d030      	beq.n	808fc <pio_configure_pin+0x94>
   8089a:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8089e:	d02d      	beq.n	808fc <pio_configure_pin+0x94>
   808a0:	e042      	b.n	80928 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   808a2:	f000 001f 	and.w	r0, r0, #31
   808a6:	2401      	movs	r4, #1
   808a8:	4084      	lsls	r4, r0
   808aa:	4630      	mov	r0, r6
   808ac:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   808b0:	4622      	mov	r2, r4
   808b2:	4b1f      	ldr	r3, [pc, #124]	; (80930 <pio_configure_pin+0xc8>)
   808b4:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   808b6:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   808ba:	bf14      	ite	ne
   808bc:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   808be:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   808c0:	2001      	movs	r0, #1
   808c2:	e032      	b.n	8092a <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   808c4:	f000 001f 	and.w	r0, r0, #31
   808c8:	2401      	movs	r4, #1
   808ca:	4084      	lsls	r4, r0
   808cc:	4630      	mov	r0, r6
   808ce:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   808d2:	4622      	mov	r2, r4
   808d4:	4b16      	ldr	r3, [pc, #88]	; (80930 <pio_configure_pin+0xc8>)
   808d6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   808d8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   808dc:	bf14      	ite	ne
   808de:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   808e0:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   808e2:	2001      	movs	r0, #1
   808e4:	e021      	b.n	8092a <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   808e6:	f000 011f 	and.w	r1, r0, #31
   808ea:	2401      	movs	r4, #1
   808ec:	4630      	mov	r0, r6
   808ee:	fa04 f101 	lsl.w	r1, r4, r1
   808f2:	462a      	mov	r2, r5
   808f4:	4b0f      	ldr	r3, [pc, #60]	; (80934 <pio_configure_pin+0xcc>)
   808f6:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   808f8:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   808fa:	e016      	b.n	8092a <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   808fc:	f000 011f 	and.w	r1, r0, #31
   80900:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80902:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80906:	ea05 0304 	and.w	r3, r5, r4
   8090a:	9300      	str	r3, [sp, #0]
   8090c:	4630      	mov	r0, r6
   8090e:	fa04 f101 	lsl.w	r1, r4, r1
   80912:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80916:	bf14      	ite	ne
   80918:	2200      	movne	r2, #0
   8091a:	2201      	moveq	r2, #1
   8091c:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80920:	4d05      	ldr	r5, [pc, #20]	; (80938 <pio_configure_pin+0xd0>)
   80922:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   80924:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80926:	e000      	b.n	8092a <pio_configure_pin+0xc2>

	default:
		return 0;
   80928:	2000      	movs	r0, #0
	}

	return 1;
}
   8092a:	b002      	add	sp, #8
   8092c:	bd70      	pop	{r4, r5, r6, pc}
   8092e:	bf00      	nop
   80930:	0008078d 	.word	0x0008078d
   80934:	000807cd 	.word	0x000807cd
   80938:	00080801 	.word	0x00080801

0008093c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   8093c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80940:	4604      	mov	r4, r0
   80942:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80944:	4b10      	ldr	r3, [pc, #64]	; (80988 <pio_handler_process+0x4c>)
   80946:	4798      	blx	r3
   80948:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   8094a:	4620      	mov	r0, r4
   8094c:	4b0f      	ldr	r3, [pc, #60]	; (8098c <pio_handler_process+0x50>)
   8094e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80950:	4005      	ands	r5, r0
   80952:	d017      	beq.n	80984 <pio_handler_process+0x48>
   80954:	4f0e      	ldr	r7, [pc, #56]	; (80990 <pio_handler_process+0x54>)
   80956:	f107 040c 	add.w	r4, r7, #12
   8095a:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   8095c:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80960:	42b3      	cmp	r3, r6
   80962:	d10a      	bne.n	8097a <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80964:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80968:	4229      	tst	r1, r5
   8096a:	d006      	beq.n	8097a <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   8096c:	6823      	ldr	r3, [r4, #0]
   8096e:	4630      	mov	r0, r6
   80970:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80972:	f854 3c08 	ldr.w	r3, [r4, #-8]
   80976:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   8097a:	42bc      	cmp	r4, r7
   8097c:	d002      	beq.n	80984 <pio_handler_process+0x48>
   8097e:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80980:	2d00      	cmp	r5, #0
   80982:	d1eb      	bne.n	8095c <pio_handler_process+0x20>
   80984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80988:	00080861 	.word	0x00080861
   8098c:	00080865 	.word	0x00080865
   80990:	200705dc 	.word	0x200705dc

00080994 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   80994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   80996:	4c0b      	ldr	r4, [pc, #44]	; (809c4 <pio_handler_set+0x30>)
   80998:	6824      	ldr	r4, [r4, #0]
   8099a:	2c06      	cmp	r4, #6
   8099c:	d810      	bhi.n	809c0 <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
   8099e:	4f0a      	ldr	r7, [pc, #40]	; (809c8 <pio_handler_set+0x34>)
   809a0:	0126      	lsls	r6, r4, #4
   809a2:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   809a4:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   809a6:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   809a8:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   809aa:	9906      	ldr	r1, [sp, #24]
   809ac:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   809ae:	3401      	adds	r4, #1
   809b0:	4904      	ldr	r1, [pc, #16]	; (809c4 <pio_handler_set+0x30>)
   809b2:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   809b4:	4611      	mov	r1, r2
   809b6:	461a      	mov	r2, r3
   809b8:	4b04      	ldr	r3, [pc, #16]	; (809cc <pio_handler_set+0x38>)
   809ba:	4798      	blx	r3

	return 0;
   809bc:	2000      	movs	r0, #0
   809be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   809c0:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   809c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   809c4:	200705d8 	.word	0x200705d8
   809c8:	200705dc 	.word	0x200705dc
   809cc:	00080829 	.word	0x00080829

000809d0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   809d0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   809d2:	4802      	ldr	r0, [pc, #8]	; (809dc <PIOA_Handler+0xc>)
   809d4:	210b      	movs	r1, #11
   809d6:	4b02      	ldr	r3, [pc, #8]	; (809e0 <PIOA_Handler+0x10>)
   809d8:	4798      	blx	r3
   809da:	bd08      	pop	{r3, pc}
   809dc:	400e0e00 	.word	0x400e0e00
   809e0:	0008093d 	.word	0x0008093d

000809e4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   809e4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   809e6:	4802      	ldr	r0, [pc, #8]	; (809f0 <PIOB_Handler+0xc>)
   809e8:	210c      	movs	r1, #12
   809ea:	4b02      	ldr	r3, [pc, #8]	; (809f4 <PIOB_Handler+0x10>)
   809ec:	4798      	blx	r3
   809ee:	bd08      	pop	{r3, pc}
   809f0:	400e1000 	.word	0x400e1000
   809f4:	0008093d 	.word	0x0008093d

000809f8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   809f8:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   809fa:	4802      	ldr	r0, [pc, #8]	; (80a04 <PIOC_Handler+0xc>)
   809fc:	210d      	movs	r1, #13
   809fe:	4b02      	ldr	r3, [pc, #8]	; (80a08 <PIOC_Handler+0x10>)
   80a00:	4798      	blx	r3
   80a02:	bd08      	pop	{r3, pc}
   80a04:	400e1200 	.word	0x400e1200
   80a08:	0008093d 	.word	0x0008093d

00080a0c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80a0c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80a0e:	4802      	ldr	r0, [pc, #8]	; (80a18 <PIOD_Handler+0xc>)
   80a10:	210e      	movs	r1, #14
   80a12:	4b02      	ldr	r3, [pc, #8]	; (80a1c <PIOD_Handler+0x10>)
   80a14:	4798      	blx	r3
   80a16:	bd08      	pop	{r3, pc}
   80a18:	400e1400 	.word	0x400e1400
   80a1c:	0008093d 	.word	0x0008093d

00080a20 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80a20:	4b17      	ldr	r3, [pc, #92]	; (80a80 <pmc_switch_mck_to_pllack+0x60>)
   80a22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80a24:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   80a28:	4310      	orrs	r0, r2
   80a2a:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80a2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80a2e:	f013 0f08 	tst.w	r3, #8
   80a32:	d109      	bne.n	80a48 <pmc_switch_mck_to_pllack+0x28>
   80a34:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80a38:	4911      	ldr	r1, [pc, #68]	; (80a80 <pmc_switch_mck_to_pllack+0x60>)
   80a3a:	e001      	b.n	80a40 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80a3c:	3b01      	subs	r3, #1
   80a3e:	d019      	beq.n	80a74 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80a40:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80a42:	f012 0f08 	tst.w	r2, #8
   80a46:	d0f9      	beq.n	80a3c <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80a48:	4b0d      	ldr	r3, [pc, #52]	; (80a80 <pmc_switch_mck_to_pllack+0x60>)
   80a4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80a4c:	f022 0203 	bic.w	r2, r2, #3
   80a50:	f042 0202 	orr.w	r2, r2, #2
   80a54:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80a56:	6e98      	ldr	r0, [r3, #104]	; 0x68
   80a58:	f010 0008 	ands.w	r0, r0, #8
   80a5c:	d10c      	bne.n	80a78 <pmc_switch_mck_to_pllack+0x58>
   80a5e:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80a62:	4907      	ldr	r1, [pc, #28]	; (80a80 <pmc_switch_mck_to_pllack+0x60>)
   80a64:	e001      	b.n	80a6a <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80a66:	3b01      	subs	r3, #1
   80a68:	d008      	beq.n	80a7c <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80a6a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80a6c:	f012 0f08 	tst.w	r2, #8
   80a70:	d0f9      	beq.n	80a66 <pmc_switch_mck_to_pllack+0x46>
   80a72:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80a74:	2001      	movs	r0, #1
   80a76:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80a78:	2000      	movs	r0, #0
   80a7a:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80a7c:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80a7e:	4770      	bx	lr
   80a80:	400e0600 	.word	0x400e0600

00080a84 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80a84:	b138      	cbz	r0, 80a96 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80a86:	4911      	ldr	r1, [pc, #68]	; (80acc <pmc_switch_mainck_to_xtal+0x48>)
   80a88:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80a8a:	4a11      	ldr	r2, [pc, #68]	; (80ad0 <pmc_switch_mainck_to_xtal+0x4c>)
   80a8c:	401a      	ands	r2, r3
   80a8e:	4b11      	ldr	r3, [pc, #68]	; (80ad4 <pmc_switch_mainck_to_xtal+0x50>)
   80a90:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80a92:	620b      	str	r3, [r1, #32]
   80a94:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80a96:	4a0d      	ldr	r2, [pc, #52]	; (80acc <pmc_switch_mainck_to_xtal+0x48>)
   80a98:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80a9a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80a9e:	f023 0303 	bic.w	r3, r3, #3
   80aa2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80aa6:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80aaa:	0209      	lsls	r1, r1, #8
   80aac:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80aae:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80ab0:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80ab2:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80ab4:	f013 0f01 	tst.w	r3, #1
   80ab8:	d0fb      	beq.n	80ab2 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80aba:	4a04      	ldr	r2, [pc, #16]	; (80acc <pmc_switch_mainck_to_xtal+0x48>)
   80abc:	6a13      	ldr	r3, [r2, #32]
   80abe:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80ac2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80ac6:	6213      	str	r3, [r2, #32]
   80ac8:	4770      	bx	lr
   80aca:	bf00      	nop
   80acc:	400e0600 	.word	0x400e0600
   80ad0:	fec8fffc 	.word	0xfec8fffc
   80ad4:	01370002 	.word	0x01370002

00080ad8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80ad8:	4b02      	ldr	r3, [pc, #8]	; (80ae4 <pmc_osc_is_ready_mainck+0xc>)
   80ada:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80adc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80ae0:	4770      	bx	lr
   80ae2:	bf00      	nop
   80ae4:	400e0600 	.word	0x400e0600

00080ae8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80ae8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80aec:	4b01      	ldr	r3, [pc, #4]	; (80af4 <pmc_disable_pllack+0xc>)
   80aee:	629a      	str	r2, [r3, #40]	; 0x28
   80af0:	4770      	bx	lr
   80af2:	bf00      	nop
   80af4:	400e0600 	.word	0x400e0600

00080af8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80af8:	4b02      	ldr	r3, [pc, #8]	; (80b04 <pmc_is_locked_pllack+0xc>)
   80afa:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80afc:	f000 0002 	and.w	r0, r0, #2
   80b00:	4770      	bx	lr
   80b02:	bf00      	nop
   80b04:	400e0600 	.word	0x400e0600

00080b08 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80b08:	282c      	cmp	r0, #44	; 0x2c
   80b0a:	d820      	bhi.n	80b4e <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   80b0c:	281f      	cmp	r0, #31
   80b0e:	d80d      	bhi.n	80b2c <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80b10:	4b12      	ldr	r3, [pc, #72]	; (80b5c <pmc_enable_periph_clk+0x54>)
   80b12:	699a      	ldr	r2, [r3, #24]
   80b14:	2301      	movs	r3, #1
   80b16:	4083      	lsls	r3, r0
   80b18:	401a      	ands	r2, r3
   80b1a:	4293      	cmp	r3, r2
   80b1c:	d019      	beq.n	80b52 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   80b1e:	2301      	movs	r3, #1
   80b20:	fa03 f000 	lsl.w	r0, r3, r0
   80b24:	4b0d      	ldr	r3, [pc, #52]	; (80b5c <pmc_enable_periph_clk+0x54>)
   80b26:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80b28:	2000      	movs	r0, #0
   80b2a:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80b2c:	4b0b      	ldr	r3, [pc, #44]	; (80b5c <pmc_enable_periph_clk+0x54>)
   80b2e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   80b32:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80b34:	2301      	movs	r3, #1
   80b36:	4083      	lsls	r3, r0
   80b38:	401a      	ands	r2, r3
   80b3a:	4293      	cmp	r3, r2
   80b3c:	d00b      	beq.n	80b56 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   80b3e:	2301      	movs	r3, #1
   80b40:	fa03 f000 	lsl.w	r0, r3, r0
   80b44:	4b05      	ldr	r3, [pc, #20]	; (80b5c <pmc_enable_periph_clk+0x54>)
   80b46:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80b4a:	2000      	movs	r0, #0
   80b4c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80b4e:	2001      	movs	r0, #1
   80b50:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80b52:	2000      	movs	r0, #0
   80b54:	4770      	bx	lr
   80b56:	2000      	movs	r0, #0
}
   80b58:	4770      	bx	lr
   80b5a:	bf00      	nop
   80b5c:	400e0600 	.word	0x400e0600

00080b60 <pmc_set_writeprotect>:
 *
 * \param ul_enable 1 to enable, 0 to disable.
 */
void pmc_set_writeprotect(uint32_t ul_enable)
{
	if (ul_enable) {
   80b60:	b120      	cbz	r0, 80b6c <pmc_set_writeprotect+0xc>
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD | PMC_WPMR_WPEN;
   80b62:	4a05      	ldr	r2, [pc, #20]	; (80b78 <pmc_set_writeprotect+0x18>)
   80b64:	4b05      	ldr	r3, [pc, #20]	; (80b7c <pmc_set_writeprotect+0x1c>)
   80b66:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   80b6a:	4770      	bx	lr
	} else {
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD;
   80b6c:	4a04      	ldr	r2, [pc, #16]	; (80b80 <pmc_set_writeprotect+0x20>)
   80b6e:	4b03      	ldr	r3, [pc, #12]	; (80b7c <pmc_set_writeprotect+0x1c>)
   80b70:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   80b74:	4770      	bx	lr
   80b76:	bf00      	nop
   80b78:	504d4301 	.word	0x504d4301
   80b7c:	400e0600 	.word	0x400e0600
   80b80:	504d4300 	.word	0x504d4300

00080b84 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80b84:	e7fe      	b.n	80b84 <Dummy_Handler>
   80b86:	bf00      	nop

00080b88 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80b88:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80b8a:	4b1e      	ldr	r3, [pc, #120]	; (80c04 <Reset_Handler+0x7c>)
   80b8c:	4a1e      	ldr	r2, [pc, #120]	; (80c08 <Reset_Handler+0x80>)
   80b8e:	429a      	cmp	r2, r3
   80b90:	d003      	beq.n	80b9a <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80b92:	4b1e      	ldr	r3, [pc, #120]	; (80c0c <Reset_Handler+0x84>)
   80b94:	4a1b      	ldr	r2, [pc, #108]	; (80c04 <Reset_Handler+0x7c>)
   80b96:	429a      	cmp	r2, r3
   80b98:	d304      	bcc.n	80ba4 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80b9a:	4b1d      	ldr	r3, [pc, #116]	; (80c10 <Reset_Handler+0x88>)
   80b9c:	4a1d      	ldr	r2, [pc, #116]	; (80c14 <Reset_Handler+0x8c>)
   80b9e:	429a      	cmp	r2, r3
   80ba0:	d30f      	bcc.n	80bc2 <Reset_Handler+0x3a>
   80ba2:	e01a      	b.n	80bda <Reset_Handler+0x52>
   80ba4:	4b1c      	ldr	r3, [pc, #112]	; (80c18 <Reset_Handler+0x90>)
   80ba6:	4c1d      	ldr	r4, [pc, #116]	; (80c1c <Reset_Handler+0x94>)
   80ba8:	1ae4      	subs	r4, r4, r3
   80baa:	f024 0403 	bic.w	r4, r4, #3
   80bae:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80bb0:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   80bb2:	4814      	ldr	r0, [pc, #80]	; (80c04 <Reset_Handler+0x7c>)
   80bb4:	4914      	ldr	r1, [pc, #80]	; (80c08 <Reset_Handler+0x80>)
   80bb6:	585a      	ldr	r2, [r3, r1]
   80bb8:	501a      	str	r2, [r3, r0]
   80bba:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80bbc:	42a3      	cmp	r3, r4
   80bbe:	d1fa      	bne.n	80bb6 <Reset_Handler+0x2e>
   80bc0:	e7eb      	b.n	80b9a <Reset_Handler+0x12>
   80bc2:	4b17      	ldr	r3, [pc, #92]	; (80c20 <Reset_Handler+0x98>)
   80bc4:	4917      	ldr	r1, [pc, #92]	; (80c24 <Reset_Handler+0x9c>)
   80bc6:	1ac9      	subs	r1, r1, r3
   80bc8:	f021 0103 	bic.w	r1, r1, #3
   80bcc:	1d1a      	adds	r2, r3, #4
   80bce:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   80bd0:	2200      	movs	r2, #0
   80bd2:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80bd6:	428b      	cmp	r3, r1
   80bd8:	d1fb      	bne.n	80bd2 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80bda:	4a13      	ldr	r2, [pc, #76]	; (80c28 <Reset_Handler+0xa0>)
   80bdc:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   80be0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80be4:	4911      	ldr	r1, [pc, #68]	; (80c2c <Reset_Handler+0xa4>)
   80be6:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80be8:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80bec:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   80bf0:	d203      	bcs.n	80bfa <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80bf2:	688a      	ldr	r2, [r1, #8]
   80bf4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80bf8:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80bfa:	4b0d      	ldr	r3, [pc, #52]	; (80c30 <Reset_Handler+0xa8>)
   80bfc:	4798      	blx	r3

	/* Branch to main function */
	main();
   80bfe:	4b0d      	ldr	r3, [pc, #52]	; (80c34 <Reset_Handler+0xac>)
   80c00:	4798      	blx	r3
   80c02:	e7fe      	b.n	80c02 <Reset_Handler+0x7a>
   80c04:	20070000 	.word	0x20070000
   80c08:	00082a54 	.word	0x00082a54
   80c0c:	200705a4 	.word	0x200705a4
   80c10:	2007069c 	.word	0x2007069c
   80c14:	200705a8 	.word	0x200705a8
   80c18:	20070004 	.word	0x20070004
   80c1c:	200705a7 	.word	0x200705a7
   80c20:	200705a4 	.word	0x200705a4
   80c24:	20070697 	.word	0x20070697
   80c28:	00080000 	.word	0x00080000
   80c2c:	e000ed00 	.word	0xe000ed00
   80c30:	0008286d 	.word	0x0008286d
   80c34:	00080ffd 	.word	0x00080ffd

00080c38 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80c38:	4b3e      	ldr	r3, [pc, #248]	; (80d34 <SystemCoreClockUpdate+0xfc>)
   80c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80c3c:	f003 0303 	and.w	r3, r3, #3
   80c40:	2b03      	cmp	r3, #3
   80c42:	d85f      	bhi.n	80d04 <SystemCoreClockUpdate+0xcc>
   80c44:	e8df f003 	tbb	[pc, r3]
   80c48:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80c4c:	4b3a      	ldr	r3, [pc, #232]	; (80d38 <SystemCoreClockUpdate+0x100>)
   80c4e:	695b      	ldr	r3, [r3, #20]
   80c50:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80c54:	bf14      	ite	ne
   80c56:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80c5a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80c5e:	4b37      	ldr	r3, [pc, #220]	; (80d3c <SystemCoreClockUpdate+0x104>)
   80c60:	601a      	str	r2, [r3, #0]
   80c62:	e04f      	b.n	80d04 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80c64:	4b33      	ldr	r3, [pc, #204]	; (80d34 <SystemCoreClockUpdate+0xfc>)
   80c66:	6a1b      	ldr	r3, [r3, #32]
   80c68:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80c6c:	d003      	beq.n	80c76 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80c6e:	4a34      	ldr	r2, [pc, #208]	; (80d40 <SystemCoreClockUpdate+0x108>)
   80c70:	4b32      	ldr	r3, [pc, #200]	; (80d3c <SystemCoreClockUpdate+0x104>)
   80c72:	601a      	str	r2, [r3, #0]
   80c74:	e046      	b.n	80d04 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80c76:	4a33      	ldr	r2, [pc, #204]	; (80d44 <SystemCoreClockUpdate+0x10c>)
   80c78:	4b30      	ldr	r3, [pc, #192]	; (80d3c <SystemCoreClockUpdate+0x104>)
   80c7a:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80c7c:	4b2d      	ldr	r3, [pc, #180]	; (80d34 <SystemCoreClockUpdate+0xfc>)
   80c7e:	6a1b      	ldr	r3, [r3, #32]
   80c80:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80c84:	2b10      	cmp	r3, #16
   80c86:	d002      	beq.n	80c8e <SystemCoreClockUpdate+0x56>
   80c88:	2b20      	cmp	r3, #32
   80c8a:	d004      	beq.n	80c96 <SystemCoreClockUpdate+0x5e>
   80c8c:	e03a      	b.n	80d04 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80c8e:	4a2e      	ldr	r2, [pc, #184]	; (80d48 <SystemCoreClockUpdate+0x110>)
   80c90:	4b2a      	ldr	r3, [pc, #168]	; (80d3c <SystemCoreClockUpdate+0x104>)
   80c92:	601a      	str	r2, [r3, #0]
				break;
   80c94:	e036      	b.n	80d04 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80c96:	4a2a      	ldr	r2, [pc, #168]	; (80d40 <SystemCoreClockUpdate+0x108>)
   80c98:	4b28      	ldr	r3, [pc, #160]	; (80d3c <SystemCoreClockUpdate+0x104>)
   80c9a:	601a      	str	r2, [r3, #0]
				break;
   80c9c:	e032      	b.n	80d04 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80c9e:	4b25      	ldr	r3, [pc, #148]	; (80d34 <SystemCoreClockUpdate+0xfc>)
   80ca0:	6a1b      	ldr	r3, [r3, #32]
   80ca2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80ca6:	d003      	beq.n	80cb0 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80ca8:	4a25      	ldr	r2, [pc, #148]	; (80d40 <SystemCoreClockUpdate+0x108>)
   80caa:	4b24      	ldr	r3, [pc, #144]	; (80d3c <SystemCoreClockUpdate+0x104>)
   80cac:	601a      	str	r2, [r3, #0]
   80cae:	e012      	b.n	80cd6 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80cb0:	4a24      	ldr	r2, [pc, #144]	; (80d44 <SystemCoreClockUpdate+0x10c>)
   80cb2:	4b22      	ldr	r3, [pc, #136]	; (80d3c <SystemCoreClockUpdate+0x104>)
   80cb4:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80cb6:	4b1f      	ldr	r3, [pc, #124]	; (80d34 <SystemCoreClockUpdate+0xfc>)
   80cb8:	6a1b      	ldr	r3, [r3, #32]
   80cba:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80cbe:	2b10      	cmp	r3, #16
   80cc0:	d002      	beq.n	80cc8 <SystemCoreClockUpdate+0x90>
   80cc2:	2b20      	cmp	r3, #32
   80cc4:	d004      	beq.n	80cd0 <SystemCoreClockUpdate+0x98>
   80cc6:	e006      	b.n	80cd6 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80cc8:	4a1f      	ldr	r2, [pc, #124]	; (80d48 <SystemCoreClockUpdate+0x110>)
   80cca:	4b1c      	ldr	r3, [pc, #112]	; (80d3c <SystemCoreClockUpdate+0x104>)
   80ccc:	601a      	str	r2, [r3, #0]
				break;
   80cce:	e002      	b.n	80cd6 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80cd0:	4a1b      	ldr	r2, [pc, #108]	; (80d40 <SystemCoreClockUpdate+0x108>)
   80cd2:	4b1a      	ldr	r3, [pc, #104]	; (80d3c <SystemCoreClockUpdate+0x104>)
   80cd4:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80cd6:	4b17      	ldr	r3, [pc, #92]	; (80d34 <SystemCoreClockUpdate+0xfc>)
   80cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80cda:	f003 0303 	and.w	r3, r3, #3
   80cde:	2b02      	cmp	r3, #2
   80ce0:	d10d      	bne.n	80cfe <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80ce2:	4b14      	ldr	r3, [pc, #80]	; (80d34 <SystemCoreClockUpdate+0xfc>)
   80ce4:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80ce6:	6a99      	ldr	r1, [r3, #40]	; 0x28
   80ce8:	4b14      	ldr	r3, [pc, #80]	; (80d3c <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80cea:	f3c0 400a 	ubfx	r0, r0, #16, #11
   80cee:	681a      	ldr	r2, [r3, #0]
   80cf0:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80cf4:	b2c9      	uxtb	r1, r1
   80cf6:	fbb2 f2f1 	udiv	r2, r2, r1
   80cfa:	601a      	str	r2, [r3, #0]
   80cfc:	e002      	b.n	80d04 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80cfe:	4a13      	ldr	r2, [pc, #76]	; (80d4c <SystemCoreClockUpdate+0x114>)
   80d00:	4b0e      	ldr	r3, [pc, #56]	; (80d3c <SystemCoreClockUpdate+0x104>)
   80d02:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80d04:	4b0b      	ldr	r3, [pc, #44]	; (80d34 <SystemCoreClockUpdate+0xfc>)
   80d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80d08:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80d0c:	2b70      	cmp	r3, #112	; 0x70
   80d0e:	d107      	bne.n	80d20 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80d10:	4b0a      	ldr	r3, [pc, #40]	; (80d3c <SystemCoreClockUpdate+0x104>)
   80d12:	681a      	ldr	r2, [r3, #0]
   80d14:	490e      	ldr	r1, [pc, #56]	; (80d50 <SystemCoreClockUpdate+0x118>)
   80d16:	fba1 0202 	umull	r0, r2, r1, r2
   80d1a:	0852      	lsrs	r2, r2, #1
   80d1c:	601a      	str	r2, [r3, #0]
   80d1e:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80d20:	4b04      	ldr	r3, [pc, #16]	; (80d34 <SystemCoreClockUpdate+0xfc>)
   80d22:	6b19      	ldr	r1, [r3, #48]	; 0x30
   80d24:	4b05      	ldr	r3, [pc, #20]	; (80d3c <SystemCoreClockUpdate+0x104>)
   80d26:	f3c1 1102 	ubfx	r1, r1, #4, #3
   80d2a:	681a      	ldr	r2, [r3, #0]
   80d2c:	40ca      	lsrs	r2, r1
   80d2e:	601a      	str	r2, [r3, #0]
   80d30:	4770      	bx	lr
   80d32:	bf00      	nop
   80d34:	400e0600 	.word	0x400e0600
   80d38:	400e1a10 	.word	0x400e1a10
   80d3c:	20070170 	.word	0x20070170
   80d40:	00b71b00 	.word	0x00b71b00
   80d44:	003d0900 	.word	0x003d0900
   80d48:	007a1200 	.word	0x007a1200
   80d4c:	0e4e1c00 	.word	0x0e4e1c00
   80d50:	aaaaaaab 	.word	0xaaaaaaab
   80d54:	00000000 	.word	0x00000000

00080d58 <pulse>:
#include <asf.h>
#include "motorFunc.h"
#include "pulseCounterHandler.h"

//Sends the pulse to the engine
void pulse(uint16_t motorSpeed){
   80d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80d5a:	4c0d      	ldr	r4, [pc, #52]	; (80d90 <pulse+0x38>)
   80d5c:	f44f 4500 	mov.w	r5, #32768	; 0x8000
   80d60:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(pin24, HIGH);
	delay_us(motorSpeed);
   80d62:	a309      	add	r3, pc, #36	; (adr r3, 80d88 <pulse+0x30>)
   80d64:	e9d3 2300 	ldrd	r2, r3, [r3]
   80d68:	490a      	ldr	r1, [pc, #40]	; (80d94 <pulse+0x3c>)
   80d6a:	4616      	mov	r6, r2
   80d6c:	461f      	mov	r7, r3
   80d6e:	fbe1 6700 	umlal	r6, r7, r1, r0
   80d72:	4630      	mov	r0, r6
   80d74:	4639      	mov	r1, r7
   80d76:	4a08      	ldr	r2, [pc, #32]	; (80d98 <pulse+0x40>)
   80d78:	2300      	movs	r3, #0
   80d7a:	4e08      	ldr	r6, [pc, #32]	; (80d9c <pulse+0x44>)
   80d7c:	47b0      	blx	r6
   80d7e:	4b08      	ldr	r3, [pc, #32]	; (80da0 <pulse+0x48>)
   80d80:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80d82:	6365      	str	r5, [r4, #52]	; 0x34
   80d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80d86:	bf00      	nop
   80d88:	00d59f7f 	.word	0x00d59f7f
   80d8c:	00000000 	.word	0x00000000
   80d90:	400e0e00 	.word	0x400e0e00
   80d94:	0501bd00 	.word	0x0501bd00
   80d98:	00d59f80 	.word	0x00d59f80
   80d9c:	000822a1 	.word	0x000822a1
   80da0:	20070001 	.word	0x20070001
   80da4:	f3af 8000 	nop.w

00080da8 <stop>:
	pulse(reverseBaseSpeed);
	delay_ms(timeOut);
}

//Stops both of the engines
void stop(){
   80da8:	b538      	push	{r3, r4, r5, lr}
	pulse(1500);
   80daa:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80dae:	4d06      	ldr	r5, [pc, #24]	; (80dc8 <stop+0x20>)
   80db0:	47a8      	blx	r5
	delay_us(motorSwitch);
   80db2:	f641 10c8 	movw	r0, #6600	; 0x19c8
   80db6:	4c05      	ldr	r4, [pc, #20]	; (80dcc <stop+0x24>)
   80db8:	47a0      	blx	r4
	pulse(1500);
   80dba:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80dbe:	47a8      	blx	r5
	delay_ms(timeOut);
   80dc0:	4803      	ldr	r0, [pc, #12]	; (80dd0 <stop+0x28>)
   80dc2:	47a0      	blx	r4
   80dc4:	bd38      	pop	{r3, r4, r5, pc}
   80dc6:	bf00      	nop
   80dc8:	00080d59 	.word	0x00080d59
   80dcc:	20070001 	.word	0x20070001
   80dd0:	0036ee80 	.word	0x0036ee80
   80dd4:	00000000 	.word	0x00000000

00080dd8 <rotateRightByDegrees>:
	delay_us(motorSwitch);
	pulse(baseSpeed);
	delay_ms(timeOut);
}

void rotateRightByDegrees(int degree){
   80dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80dda:	4604      	mov	r4, r0
	stop();
   80ddc:	4b1c      	ldr	r3, [pc, #112]	; (80e50 <rotateRightByDegrees+0x78>)
   80dde:	4798      	blx	r3
	degree=degree*1.1;
   80de0:	4620      	mov	r0, r4
   80de2:	4b1c      	ldr	r3, [pc, #112]	; (80e54 <rotateRightByDegrees+0x7c>)
   80de4:	4798      	blx	r3
   80de6:	a318      	add	r3, pc, #96	; (adr r3, 80e48 <rotateRightByDegrees+0x70>)
   80de8:	e9d3 2300 	ldrd	r2, r3, [r3]
   80dec:	4c1a      	ldr	r4, [pc, #104]	; (80e58 <rotateRightByDegrees+0x80>)
   80dee:	47a0      	blx	r4
   80df0:	4b1a      	ldr	r3, [pc, #104]	; (80e5c <rotateRightByDegrees+0x84>)
   80df2:	4798      	blx	r3
	degree=(degree/4)-1;
   80df4:	2800      	cmp	r0, #0
   80df6:	bfb8      	it	lt
   80df8:	3003      	addlt	r0, #3
   80dfa:	1084      	asrs	r4, r0, #2
   80dfc:	3c01      	subs	r4, #1
	
	pulse(reverseBaseSpeed);
   80dfe:	f44f 60a0 	mov.w	r0, #1280	; 0x500
   80e02:	4d17      	ldr	r5, [pc, #92]	; (80e60 <rotateRightByDegrees+0x88>)
   80e04:	47a8      	blx	r5
	delay_us(motorSwitch);
   80e06:	f641 10c8 	movw	r0, #6600	; 0x19c8
   80e0a:	4b16      	ldr	r3, [pc, #88]	; (80e64 <rotateRightByDegrees+0x8c>)
   80e0c:	4798      	blx	r3
	pulse(baseSpeedLeft);
   80e0e:	f240 607c 	movw	r0, #1660	; 0x67c
   80e12:	47a8      	blx	r5
	
	counterA = 0;
   80e14:	2300      	movs	r3, #0
   80e16:	4a14      	ldr	r2, [pc, #80]	; (80e68 <rotateRightByDegrees+0x90>)
   80e18:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80e1a:	4a14      	ldr	r2, [pc, #80]	; (80e6c <rotateRightByDegrees+0x94>)
   80e1c:	6013      	str	r3, [r2, #0]
	
	while((counterA<degree)){
   80e1e:	429c      	cmp	r4, r3
   80e20:	dd08      	ble.n	80e34 <rotateRightByDegrees+0x5c>
		delay_ms(1);
   80e22:	f241 7770 	movw	r7, #6000	; 0x1770
   80e26:	4e0f      	ldr	r6, [pc, #60]	; (80e64 <rotateRightByDegrees+0x8c>)
	pulse(baseSpeedLeft);
	
	counterA = 0;
	counterB = 0;
	
	while((counterA<degree)){
   80e28:	4d0f      	ldr	r5, [pc, #60]	; (80e68 <rotateRightByDegrees+0x90>)
		delay_ms(1);
   80e2a:	4638      	mov	r0, r7
   80e2c:	47b0      	blx	r6
	pulse(baseSpeedLeft);
	
	counterA = 0;
	counterB = 0;
	
	while((counterA<degree)){
   80e2e:	682b      	ldr	r3, [r5, #0]
   80e30:	429c      	cmp	r4, r3
   80e32:	dcfa      	bgt.n	80e2a <rotateRightByDegrees+0x52>
		delay_ms(1);
	}
	
	stop();
   80e34:	4b06      	ldr	r3, [pc, #24]	; (80e50 <rotateRightByDegrees+0x78>)
   80e36:	4798      	blx	r3
	counterA = 0;
   80e38:	2300      	movs	r3, #0
   80e3a:	4a0b      	ldr	r2, [pc, #44]	; (80e68 <rotateRightByDegrees+0x90>)
   80e3c:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80e3e:	4a0b      	ldr	r2, [pc, #44]	; (80e6c <rotateRightByDegrees+0x94>)
   80e40:	6013      	str	r3, [r2, #0]
   80e42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80e44:	f3af 8000 	nop.w
   80e48:	9999999a 	.word	0x9999999a
   80e4c:	3ff19999 	.word	0x3ff19999
   80e50:	00080da9 	.word	0x00080da9
   80e54:	00081c11 	.word	0x00081c11
   80e58:	00081cdd 	.word	0x00081cdd
   80e5c:	00082211 	.word	0x00082211
   80e60:	00080d59 	.word	0x00080d59
   80e64:	20070001 	.word	0x20070001
   80e68:	200705d0 	.word	0x200705d0
   80e6c:	200705d4 	.word	0x200705d4

00080e70 <rotateLeftByDegrees>:
}

void rotateLeftByDegrees(int degree){
   80e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80e72:	4604      	mov	r4, r0
	
	stop();
   80e74:	4b1c      	ldr	r3, [pc, #112]	; (80ee8 <rotateLeftByDegrees+0x78>)
   80e76:	4798      	blx	r3
	degree = degree*1.05;
   80e78:	4620      	mov	r0, r4
   80e7a:	4b1c      	ldr	r3, [pc, #112]	; (80eec <rotateLeftByDegrees+0x7c>)
   80e7c:	4798      	blx	r3
   80e7e:	a318      	add	r3, pc, #96	; (adr r3, 80ee0 <rotateLeftByDegrees+0x70>)
   80e80:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e84:	4c1a      	ldr	r4, [pc, #104]	; (80ef0 <rotateLeftByDegrees+0x80>)
   80e86:	47a0      	blx	r4
   80e88:	4b1a      	ldr	r3, [pc, #104]	; (80ef4 <rotateLeftByDegrees+0x84>)
   80e8a:	4798      	blx	r3
	degree=(degree/4)-1;
   80e8c:	2800      	cmp	r0, #0
   80e8e:	bfb8      	it	lt
   80e90:	3003      	addlt	r0, #3
   80e92:	1084      	asrs	r4, r0, #2
   80e94:	3c01      	subs	r4, #1
	
	pulse(baseSpeed);
   80e96:	f240 60a4 	movw	r0, #1700	; 0x6a4
   80e9a:	4d17      	ldr	r5, [pc, #92]	; (80ef8 <rotateLeftByDegrees+0x88>)
   80e9c:	47a8      	blx	r5
	delay_us(motorSwitch);
   80e9e:	f641 10c8 	movw	r0, #6600	; 0x19c8
   80ea2:	4b16      	ldr	r3, [pc, #88]	; (80efc <rotateLeftByDegrees+0x8c>)
   80ea4:	4798      	blx	r3
	pulse(reverseBaseSpeed);
   80ea6:	f44f 60a0 	mov.w	r0, #1280	; 0x500
   80eaa:	47a8      	blx	r5
	
	counterA = 0;
   80eac:	2300      	movs	r3, #0
   80eae:	4a14      	ldr	r2, [pc, #80]	; (80f00 <rotateLeftByDegrees+0x90>)
   80eb0:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80eb2:	4a14      	ldr	r2, [pc, #80]	; (80f04 <rotateLeftByDegrees+0x94>)
   80eb4:	6013      	str	r3, [r2, #0]
	
	while((counterA<degree)){
   80eb6:	429c      	cmp	r4, r3
   80eb8:	dd08      	ble.n	80ecc <rotateLeftByDegrees+0x5c>
		delay_ms(1);
   80eba:	f241 7770 	movw	r7, #6000	; 0x1770
   80ebe:	4e0f      	ldr	r6, [pc, #60]	; (80efc <rotateLeftByDegrees+0x8c>)
	pulse(reverseBaseSpeed);
	
	counterA = 0;
	counterB = 0;
	
	while((counterA<degree)){
   80ec0:	4d0f      	ldr	r5, [pc, #60]	; (80f00 <rotateLeftByDegrees+0x90>)
		delay_ms(1);
   80ec2:	4638      	mov	r0, r7
   80ec4:	47b0      	blx	r6
	pulse(reverseBaseSpeed);
	
	counterA = 0;
	counterB = 0;
	
	while((counterA<degree)){
   80ec6:	682b      	ldr	r3, [r5, #0]
   80ec8:	429c      	cmp	r4, r3
   80eca:	dcfa      	bgt.n	80ec2 <rotateLeftByDegrees+0x52>
		delay_ms(1);
	}
	stop();
   80ecc:	4b06      	ldr	r3, [pc, #24]	; (80ee8 <rotateLeftByDegrees+0x78>)
   80ece:	4798      	blx	r3
	counterA = 0;
   80ed0:	2300      	movs	r3, #0
   80ed2:	4a0b      	ldr	r2, [pc, #44]	; (80f00 <rotateLeftByDegrees+0x90>)
   80ed4:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80ed6:	4a0b      	ldr	r2, [pc, #44]	; (80f04 <rotateLeftByDegrees+0x94>)
   80ed8:	6013      	str	r3, [r2, #0]
   80eda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80edc:	f3af 8000 	nop.w
   80ee0:	cccccccd 	.word	0xcccccccd
   80ee4:	3ff0cccc 	.word	0x3ff0cccc
   80ee8:	00080da9 	.word	0x00080da9
   80eec:	00081c11 	.word	0x00081c11
   80ef0:	00081cdd 	.word	0x00081cdd
   80ef4:	00082211 	.word	0x00082211
   80ef8:	00080d59 	.word	0x00080d59
   80efc:	20070001 	.word	0x20070001
   80f00:	200705d0 	.word	0x200705d0
   80f04:	200705d4 	.word	0x200705d4

00080f08 <USART1_Handler>:
	usart_serial_init(CONF_UART, &uart_serial_options);
	
}

void USART1_Handler(){
	CONF_UART->US_CR |= (1 << US_CR_RSTRX);
   80f08:	4b09      	ldr	r3, [pc, #36]	; (80f30 <USART1_Handler+0x28>)
   80f0a:	681a      	ldr	r2, [r3, #0]
   80f0c:	f042 0210 	orr.w	r2, r2, #16
   80f10:	601a      	str	r2, [r3, #0]
	rx[c_counter++] = CONF_UART->US_RHR & US_RHR_RXCHR_Msk;
   80f12:	4808      	ldr	r0, [pc, #32]	; (80f34 <USART1_Handler+0x2c>)
   80f14:	7801      	ldrb	r1, [r0, #0]
   80f16:	1c4a      	adds	r2, r1, #1
   80f18:	b2d2      	uxtb	r2, r2
   80f1a:	7002      	strb	r2, [r0, #0]
   80f1c:	6998      	ldr	r0, [r3, #24]
   80f1e:	4b06      	ldr	r3, [pc, #24]	; (80f38 <USART1_Handler+0x30>)
   80f20:	5458      	strb	r0, [r3, r1]
	if (c_counter > 15)
   80f22:	2a0f      	cmp	r2, #15
   80f24:	d902      	bls.n	80f2c <USART1_Handler+0x24>
	{
		c_counter = 0;
   80f26:	2200      	movs	r2, #0
   80f28:	4b02      	ldr	r3, [pc, #8]	; (80f34 <USART1_Handler+0x2c>)
   80f2a:	701a      	strb	r2, [r3, #0]
   80f2c:	4770      	bx	lr
   80f2e:	bf00      	nop
   80f30:	4009c000 	.word	0x4009c000
   80f34:	2007064c 	.word	0x2007064c
   80f38:	2007068c 	.word	0x2007068c

00080f3c <stringToInt>:
	}
}
void stringToInt(uint16_t *p_variable, char *p_string) {
	*p_variable = (*p_string++ - '0') * 1000;
   80f3c:	780b      	ldrb	r3, [r1, #0]
   80f3e:	3b30      	subs	r3, #48	; 0x30
   80f40:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
   80f44:	eb03 0382 	add.w	r3, r3, r2, lsl #2
   80f48:	00db      	lsls	r3, r3, #3
   80f4a:	b29b      	uxth	r3, r3
   80f4c:	8003      	strh	r3, [r0, #0]
	*p_variable = *p_variable + (*p_string++ - '0') * 100;
   80f4e:	784a      	ldrb	r2, [r1, #1]
   80f50:	3a30      	subs	r2, #48	; 0x30
   80f52:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80f56:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80f5a:	eb03 0282 	add.w	r2, r3, r2, lsl #2
   80f5e:	b292      	uxth	r2, r2
   80f60:	8002      	strh	r2, [r0, #0]
	*p_variable = *p_variable + (*p_string++ - '0') * 10;
   80f62:	788b      	ldrb	r3, [r1, #2]
   80f64:	3b30      	subs	r3, #48	; 0x30
   80f66:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80f6a:	eb02 0343 	add.w	r3, r2, r3, lsl #1
   80f6e:	b29b      	uxth	r3, r3
   80f70:	8003      	strh	r3, [r0, #0]
	*p_variable = *p_variable + (*p_string - '0');
   80f72:	78ca      	ldrb	r2, [r1, #3]
   80f74:	3a30      	subs	r2, #48	; 0x30
   80f76:	4413      	add	r3, r2
   80f78:	8003      	strh	r3, [r0, #0]
   80f7a:	4770      	bx	lr

00080f7c <x_coordinate>:
}


uint16_t x_coordinate(){
   80f7c:	b500      	push	{lr}
   80f7e:	b083      	sub	sp, #12
		char str1[4];
		str1[0] = rx[0];
   80f80:	4b0c      	ldr	r3, [pc, #48]	; (80fb4 <x_coordinate+0x38>)
   80f82:	781a      	ldrb	r2, [r3, #0]
   80f84:	f88d 2004 	strb.w	r2, [sp, #4]
		str1[1] = rx[1];
   80f88:	785a      	ldrb	r2, [r3, #1]
   80f8a:	f88d 2005 	strb.w	r2, [sp, #5]
		str1[2] = rx[2];
   80f8e:	789a      	ldrb	r2, [r3, #2]
   80f90:	f88d 2006 	strb.w	r2, [sp, #6]
		str1[3] = rx[3];
   80f94:	78db      	ldrb	r3, [r3, #3]
   80f96:	f88d 3007 	strb.w	r3, [sp, #7]
		
		uint16_t x1 = 0;
   80f9a:	a802      	add	r0, sp, #8
   80f9c:	2300      	movs	r3, #0
   80f9e:	f820 3d06 	strh.w	r3, [r0, #-6]!

		stringToInt(&x1, str1);
   80fa2:	a901      	add	r1, sp, #4
   80fa4:	4b04      	ldr	r3, [pc, #16]	; (80fb8 <x_coordinate+0x3c>)
   80fa6:	4798      	blx	r3
		
		return x1;
}
   80fa8:	f8bd 0002 	ldrh.w	r0, [sp, #2]
   80fac:	b003      	add	sp, #12
   80fae:	f85d fb04 	ldr.w	pc, [sp], #4
   80fb2:	bf00      	nop
   80fb4:	2007068c 	.word	0x2007068c
   80fb8:	00080f3d 	.word	0x00080f3d

00080fbc <y_coordinate>:

uint16_t y_coordinate(){
   80fbc:	b500      	push	{lr}
   80fbe:	b083      	sub	sp, #12
			char str2[4];
			str2[0] = rx[4];
   80fc0:	4b0c      	ldr	r3, [pc, #48]	; (80ff4 <y_coordinate+0x38>)
   80fc2:	791a      	ldrb	r2, [r3, #4]
   80fc4:	f88d 2004 	strb.w	r2, [sp, #4]
			str2[1] = rx[5];
   80fc8:	795a      	ldrb	r2, [r3, #5]
   80fca:	f88d 2005 	strb.w	r2, [sp, #5]
			str2[2] = rx[6];
   80fce:	799a      	ldrb	r2, [r3, #6]
   80fd0:	f88d 2006 	strb.w	r2, [sp, #6]
			str2[3] = rx[7];
   80fd4:	79db      	ldrb	r3, [r3, #7]
   80fd6:	f88d 3007 	strb.w	r3, [sp, #7]
			
			uint16_t x2 = 0;
   80fda:	a802      	add	r0, sp, #8
   80fdc:	2300      	movs	r3, #0
   80fde:	f820 3d06 	strh.w	r3, [r0, #-6]!
			
			stringToInt(&x2, str2);
   80fe2:	a901      	add	r1, sp, #4
   80fe4:	4b04      	ldr	r3, [pc, #16]	; (80ff8 <y_coordinate+0x3c>)
   80fe6:	4798      	blx	r3
			
			return x2;
}
   80fe8:	f8bd 0002 	ldrh.w	r0, [sp, #2]
   80fec:	b003      	add	sp, #12
   80fee:	f85d fb04 	ldr.w	pc, [sp], #4
   80ff2:	bf00      	nop
   80ff4:	2007068c 	.word	0x2007068c
   80ff8:	00080f3d 	.word	0x00080f3d

00080ffc <main>:

int main (void)
{
   80ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81000:	b087      	sub	sp, #28
	sysclk_init();
   81002:	4b47      	ldr	r3, [pc, #284]	; (81120 <main+0x124>)
   81004:	4798      	blx	r3
	board_init();
   81006:	4b47      	ldr	r3, [pc, #284]	; (81124 <main+0x128>)
   81008:	4798      	blx	r3
   8100a:	4c47      	ldr	r4, [pc, #284]	; (81128 <main+0x12c>)
   8100c:	4620      	mov	r0, r4
   8100e:	4e47      	ldr	r6, [pc, #284]	; (8112c <main+0x130>)
   81010:	47b0      	blx	r6
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
   81012:	f44f 5316 	mov.w	r3, #9600	; 0x2580
   81016:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
   81018:	23c0      	movs	r3, #192	; 0xc0
   8101a:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
   8101c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81020:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
   81022:	2500      	movs	r5, #0
   81024:	9503      	str	r5, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
   81026:	9504      	str	r5, [sp, #16]
   81028:	2012      	movs	r0, #18
   8102a:	47b0      	blx	r6
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
   8102c:	4620      	mov	r0, r4
   8102e:	4669      	mov	r1, sp
   81030:	4a3f      	ldr	r2, [pc, #252]	; (81130 <main+0x134>)
   81032:	4b40      	ldr	r3, [pc, #256]	; (81134 <main+0x138>)
   81034:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
   81036:	4620      	mov	r0, r4
   81038:	4b3f      	ldr	r3, [pc, #252]	; (81138 <main+0x13c>)
   8103a:	4798      	blx	r3
		usart_enable_rx(p_usart);
   8103c:	4620      	mov	r0, r4
   8103e:	4b3f      	ldr	r3, [pc, #252]	; (8113c <main+0x140>)
   81040:	4798      	blx	r3
   81042:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   81046:	4b3e      	ldr	r3, [pc, #248]	; (81140 <main+0x144>)
   81048:	601a      	str	r2, [r3, #0]
	configure_console();
	
	//used for navigation
	NVIC_EnableIRQ((IRQn_Type) ID_USART1);
	usart_enable_interrupt(CONF_UART, UART_IER_RXRDY);
   8104a:	4620      	mov	r0, r4
   8104c:	2101      	movs	r1, #1
   8104e:	4b3d      	ldr	r3, [pc, #244]	; (81144 <main+0x148>)
   81050:	4798      	blx	r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81052:	4b3d      	ldr	r3, [pc, #244]	; (81148 <main+0x14c>)
   81054:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   81058:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8105a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   8105e:	f504 248a 	add.w	r4, r4, #282624	; 0x45000
   81062:	f504 7400 	add.w	r4, r4, #512	; 0x200
   81066:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
   8106a:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8106c:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   81070:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
   81074:	6163      	str	r3, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81076:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	ioport_set_pin_dir(pin24,IOPORT_DIR_OUTPUT);
	
	
	ioport_set_pin_dir(trig,IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(echo, IOPORT_DIR_INPUT);
	pulseCounter_configA(ID_PIOC, PIOC, PIO_PC28);
   8107a:	200d      	movs	r0, #13
   8107c:	4621      	mov	r1, r4
   8107e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81082:	4b32      	ldr	r3, [pc, #200]	; (8114c <main+0x150>)
   81084:	4798      	blx	r3
	pulseCounter_configB(ID_PIOC, PIOC, PIO_PC23);
   81086:	200d      	movs	r0, #13
   81088:	4621      	mov	r1, r4
   8108a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   8108e:	4b30      	ldr	r3, [pc, #192]	; (81150 <main+0x154>)
   81090:	4798      	blx	r3
	
	//Starts with a delay simply to reduce the chance of an error occuring when reseting the program.
	delay_ms(2000);
   81092:	4830      	ldr	r0, [pc, #192]	; (81154 <main+0x158>)
   81094:	4b30      	ldr	r3, [pc, #192]	; (81158 <main+0x15c>)
   81096:	4798      	blx	r3
   81098:	46a9      	mov	r9, r5
	uint8_t foo = 0;
	int degreesToPos;
	double tempVariabel = 0;
	while(foo<4){
		
		valuesCalc(foo);
   8109a:	f8df b0f4 	ldr.w	fp, [pc, #244]	; 81190 <main+0x194>
		degreesToPos = angleToPos();
   8109e:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 81194 <main+0x198>
			updateAngle();
		}*/
		//callForData(x_coordinate(),y_coordinate());
		x1_pos = x_coordinate();
		y1_pos = y_coordinate();
		while (distanceToPosition(foo)>30.0){
   810a2:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 81198 <main+0x19c>
   810a6:	2400      	movs	r4, #0
   810a8:	4d2c      	ldr	r5, [pc, #176]	; (8115c <main+0x160>)
   810aa:	fa5f f689 	uxtb.w	r6, r9
	uint8_t foo = 0;
	int degreesToPos;
	double tempVariabel = 0;
	while(foo<4){
		
		valuesCalc(foo);
   810ae:	4630      	mov	r0, r6
   810b0:	47d8      	blx	fp
		degreesToPos = angleToPos();
   810b2:	47d0      	blx	sl
		rotationChooser(degreesToPos);
   810b4:	4b2a      	ldr	r3, [pc, #168]	; (81160 <main+0x164>)
   810b6:	4798      	blx	r3
		} else{
			rotateLeftByDegrees(degreesToPos);
			updateAngle();
		}*/
		//callForData(x_coordinate(),y_coordinate());
		x1_pos = x_coordinate();
   810b8:	4b2a      	ldr	r3, [pc, #168]	; (81164 <main+0x168>)
   810ba:	4798      	blx	r3
   810bc:	4b2a      	ldr	r3, [pc, #168]	; (81168 <main+0x16c>)
   810be:	8018      	strh	r0, [r3, #0]
		y1_pos = y_coordinate();
   810c0:	4b2a      	ldr	r3, [pc, #168]	; (8116c <main+0x170>)
   810c2:	4798      	blx	r3
   810c4:	4b2a      	ldr	r3, [pc, #168]	; (81170 <main+0x174>)
   810c6:	8018      	strh	r0, [r3, #0]
		while (distanceToPosition(foo)>30.0){
   810c8:	4f2a      	ldr	r7, [pc, #168]	; (81174 <main+0x178>)
   810ca:	e013      	b.n	810f4 <main+0xf8>
			tempVariabel = counterA*1.355;
			reglerahjul3(ek);
			updatePos(tempVariabel);
			tempVariabel = 0;*/
			
			delay_ms(500);
   810cc:	482a      	ldr	r0, [pc, #168]	; (81178 <main+0x17c>)
   810ce:	4b22      	ldr	r3, [pc, #136]	; (81158 <main+0x15c>)
   810d0:	4798      	blx	r3
			int ek = counterA-counterB;
   810d2:	4b2a      	ldr	r3, [pc, #168]	; (8117c <main+0x180>)
   810d4:	6818      	ldr	r0, [r3, #0]
   810d6:	4b2a      	ldr	r3, [pc, #168]	; (81180 <main+0x184>)
   810d8:	681b      	ldr	r3, [r3, #0]
			reglerahjul3(ek);
   810da:	1ac0      	subs	r0, r0, r3
   810dc:	4b29      	ldr	r3, [pc, #164]	; (81184 <main+0x188>)
   810de:	4798      	blx	r3
			x1_pos = x_coordinate();
   810e0:	4b20      	ldr	r3, [pc, #128]	; (81164 <main+0x168>)
   810e2:	4798      	blx	r3
   810e4:	4b20      	ldr	r3, [pc, #128]	; (81168 <main+0x16c>)
   810e6:	8018      	strh	r0, [r3, #0]
			y1_pos = y_coordinate();
   810e8:	4b20      	ldr	r3, [pc, #128]	; (8116c <main+0x170>)
   810ea:	4798      	blx	r3
   810ec:	4b20      	ldr	r3, [pc, #128]	; (81170 <main+0x174>)
   810ee:	8018      	strh	r0, [r3, #0]
			angleCheck();
   810f0:	4b25      	ldr	r3, [pc, #148]	; (81188 <main+0x18c>)
   810f2:	4798      	blx	r3
			updateAngle();
		}*/
		//callForData(x_coordinate(),y_coordinate());
		x1_pos = x_coordinate();
		y1_pos = y_coordinate();
		while (distanceToPosition(foo)>30.0){
   810f4:	4630      	mov	r0, r6
   810f6:	47c0      	blx	r8
   810f8:	4622      	mov	r2, r4
   810fa:	462b      	mov	r3, r5
   810fc:	47b8      	blx	r7
   810fe:	2800      	cmp	r0, #0
   81100:	d1e4      	bne.n	810cc <main+0xd0>
			x1_pos = x_coordinate();
			y1_pos = y_coordinate();
			angleCheck();
			
		}
		delay_ms(8);
   81102:	f64b 3080 	movw	r0, #48000	; 0xbb80
   81106:	4b14      	ldr	r3, [pc, #80]	; (81158 <main+0x15c>)
   81108:	4798      	blx	r3
		foo++;
		stop();
   8110a:	4b20      	ldr	r3, [pc, #128]	; (8118c <main+0x190>)
   8110c:	4798      	blx	r3
   8110e:	f109 0901 	add.w	r9, r9, #1
	pulse(baseSpeedLeft);
	*/
	uint8_t foo = 0;
	int degreesToPos;
	double tempVariabel = 0;
	while(foo<4){
   81112:	f1b9 0f04 	cmp.w	r9, #4
   81116:	d1c8      	bne.n	810aa <main+0xae>
		foo++;
		stop();
	} 
	
	return 0;
}
   81118:	2000      	movs	r0, #0
   8111a:	b007      	add	sp, #28
   8111c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81120:	000806b1 	.word	0x000806b1
   81124:	00080715 	.word	0x00080715
   81128:	4009c000 	.word	0x4009c000
   8112c:	00080b09 	.word	0x00080b09
   81130:	0501bd00 	.word	0x0501bd00
   81134:	000801d5 	.word	0x000801d5
   81138:	00080229 	.word	0x00080229
   8113c:	00080231 	.word	0x00080231
   81140:	e000e100 	.word	0xe000e100
   81144:	00080239 	.word	0x00080239
   81148:	400e0e00 	.word	0x400e0e00
   8114c:	000805f1 	.word	0x000805f1
   81150:	00080651 	.word	0x00080651
   81154:	00b71b00 	.word	0x00b71b00
   81158:	20070001 	.word	0x20070001
   8115c:	403e0000 	.word	0x403e0000
   81160:	000804a5 	.word	0x000804a5
   81164:	00080f7d 	.word	0x00080f7d
   81168:	200705ce 	.word	0x200705ce
   8116c:	00080fbd 	.word	0x00080fbd
   81170:	200705c8 	.word	0x200705c8
   81174:	000821fd 	.word	0x000821fd
   81178:	002dc6c0 	.word	0x002dc6c0
   8117c:	200705d0 	.word	0x200705d0
   81180:	200705d4 	.word	0x200705d4
   81184:	0008023d 	.word	0x0008023d
   81188:	000804d1 	.word	0x000804d1
   8118c:	00080da9 	.word	0x00080da9
   81190:	00080351 	.word	0x00080351
   81194:	000802e1 	.word	0x000802e1
   81198:	000803f9 	.word	0x000803f9

0008119c <atan2>:
   8119c:	f000 b858 	b.w	81250 <__ieee754_atan2>

000811a0 <sqrt>:
   811a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   811a4:	b08a      	sub	sp, #40	; 0x28
   811a6:	4604      	mov	r4, r0
   811a8:	460d      	mov	r5, r1
   811aa:	f000 f949 	bl	81440 <__ieee754_sqrt>
   811ae:	f8df a098 	ldr.w	sl, [pc, #152]	; 81248 <sqrt+0xa8>
   811b2:	4606      	mov	r6, r0
   811b4:	f99a 3000 	ldrsb.w	r3, [sl]
   811b8:	460f      	mov	r7, r1
   811ba:	3301      	adds	r3, #1
   811bc:	d00f      	beq.n	811de <sqrt+0x3e>
   811be:	4620      	mov	r0, r4
   811c0:	4629      	mov	r1, r5
   811c2:	f000 fba9 	bl	81918 <__fpclassifyd>
   811c6:	b150      	cbz	r0, 811de <sqrt+0x3e>
   811c8:	f04f 0800 	mov.w	r8, #0
   811cc:	f04f 0900 	mov.w	r9, #0
   811d0:	4642      	mov	r2, r8
   811d2:	464b      	mov	r3, r9
   811d4:	4620      	mov	r0, r4
   811d6:	4629      	mov	r1, r5
   811d8:	f000 fff2 	bl	821c0 <__aeabi_dcmplt>
   811dc:	b920      	cbnz	r0, 811e8 <sqrt+0x48>
   811de:	4630      	mov	r0, r6
   811e0:	4639      	mov	r1, r7
   811e2:	b00a      	add	sp, #40	; 0x28
   811e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   811e8:	4916      	ldr	r1, [pc, #88]	; (81244 <sqrt+0xa4>)
   811ea:	f89a 6000 	ldrb.w	r6, [sl]
   811ee:	2201      	movs	r2, #1
   811f0:	2300      	movs	r3, #0
   811f2:	e9cd 4504 	strd	r4, r5, [sp, #16]
   811f6:	e9cd 4502 	strd	r4, r5, [sp, #8]
   811fa:	9101      	str	r1, [sp, #4]
   811fc:	9200      	str	r2, [sp, #0]
   811fe:	9308      	str	r3, [sp, #32]
   81200:	b966      	cbnz	r6, 8121c <sqrt+0x7c>
   81202:	e9cd 8906 	strd	r8, r9, [sp, #24]
   81206:	4668      	mov	r0, sp
   81208:	f000 fbae 	bl	81968 <matherr>
   8120c:	b180      	cbz	r0, 81230 <sqrt+0x90>
   8120e:	9b08      	ldr	r3, [sp, #32]
   81210:	b99b      	cbnz	r3, 8123a <sqrt+0x9a>
   81212:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   81216:	b00a      	add	sp, #40	; 0x28
   81218:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8121c:	4640      	mov	r0, r8
   8121e:	4649      	mov	r1, r9
   81220:	4642      	mov	r2, r8
   81222:	464b      	mov	r3, r9
   81224:	f000 fe84 	bl	81f30 <__aeabi_ddiv>
   81228:	2e02      	cmp	r6, #2
   8122a:	e9cd 0106 	strd	r0, r1, [sp, #24]
   8122e:	d1ea      	bne.n	81206 <sqrt+0x66>
   81230:	f001 fb16 	bl	82860 <__errno>
   81234:	2321      	movs	r3, #33	; 0x21
   81236:	6003      	str	r3, [r0, #0]
   81238:	e7e9      	b.n	8120e <sqrt+0x6e>
   8123a:	f001 fb11 	bl	82860 <__errno>
   8123e:	9b08      	ldr	r3, [sp, #32]
   81240:	6003      	str	r3, [r0, #0]
   81242:	e7e6      	b.n	81212 <sqrt+0x72>
   81244:	000829d8 	.word	0x000829d8
   81248:	20070174 	.word	0x20070174
   8124c:	00000000 	.word	0x00000000

00081250 <__ieee754_atan2>:
   81250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81254:	f1c2 0900 	rsb	r9, r2, #0
   81258:	ea49 0902 	orr.w	r9, r9, r2
   8125c:	f023 4800 	bic.w	r8, r3, #2147483648	; 0x80000000
   81260:	f8df c1d4 	ldr.w	ip, [pc, #468]	; 81438 <__ieee754_atan2+0x1e8>
   81264:	ea48 79d9 	orr.w	r9, r8, r9, lsr #31
   81268:	b082      	sub	sp, #8
   8126a:	45e1      	cmp	r9, ip
   8126c:	4614      	mov	r4, r2
   8126e:	461d      	mov	r5, r3
   81270:	e9cd 0100 	strd	r0, r1, [sp]
   81274:	460f      	mov	r7, r1
   81276:	d847      	bhi.n	81308 <__ieee754_atan2+0xb8>
   81278:	f1c0 0a00 	rsb	sl, r0, #0
   8127c:	ea4a 0a00 	orr.w	sl, sl, r0
   81280:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
   81284:	ea49 7ada 	orr.w	sl, r9, sl, lsr #31
   81288:	45e2      	cmp	sl, ip
   8128a:	d83d      	bhi.n	81308 <__ieee754_atan2+0xb8>
   8128c:	f103 4c40 	add.w	ip, r3, #3221225472	; 0xc0000000
   81290:	f50c 1c80 	add.w	ip, ip, #1048576	; 0x100000
   81294:	ea5c 0c02 	orrs.w	ip, ip, r2
   81298:	d04c      	beq.n	81334 <__ieee754_atan2+0xe4>
   8129a:	ea4f 7aa3 	mov.w	sl, r3, asr #30
   8129e:	f00a 0a02 	and.w	sl, sl, #2
   812a2:	ea4a 7ad1 	orr.w	sl, sl, r1, lsr #31
   812a6:	ea59 0100 	orrs.w	r1, r9, r0
   812aa:	d036      	beq.n	8131a <__ieee754_atan2+0xca>
   812ac:	ea58 0104 	orrs.w	r1, r8, r4
   812b0:	d03a      	beq.n	81328 <__ieee754_atan2+0xd8>
   812b2:	4961      	ldr	r1, [pc, #388]	; (81438 <__ieee754_atan2+0x1e8>)
   812b4:	4588      	cmp	r8, r1
   812b6:	d051      	beq.n	8135c <__ieee754_atan2+0x10c>
   812b8:	495f      	ldr	r1, [pc, #380]	; (81438 <__ieee754_atan2+0x1e8>)
   812ba:	4589      	cmp	r9, r1
   812bc:	d034      	beq.n	81328 <__ieee754_atan2+0xd8>
   812be:	ebc8 0809 	rsb	r8, r8, r9
   812c2:	ea4f 5828 	mov.w	r8, r8, asr #20
   812c6:	f1b8 0f3c 	cmp.w	r8, #60	; 0x3c
   812ca:	dc43      	bgt.n	81354 <__ieee754_atan2+0x104>
   812cc:	2d00      	cmp	r5, #0
   812ce:	db70      	blt.n	813b2 <__ieee754_atan2+0x162>
   812d0:	e9dd 0100 	ldrd	r0, r1, [sp]
   812d4:	f000 fe2c 	bl	81f30 <__aeabi_ddiv>
   812d8:	f000 fb1a 	bl	81910 <fabs>
   812dc:	f000 f970 	bl	815c0 <atan>
   812e0:	f1ba 0f01 	cmp.w	sl, #1
   812e4:	d062      	beq.n	813ac <__ieee754_atan2+0x15c>
   812e6:	f1ba 0f02 	cmp.w	sl, #2
   812ea:	d052      	beq.n	81392 <__ieee754_atan2+0x142>
   812ec:	f1ba 0f00 	cmp.w	sl, #0
   812f0:	d010      	beq.n	81314 <__ieee754_atan2+0xc4>
   812f2:	a33f      	add	r3, pc, #252	; (adr r3, 813f0 <__ieee754_atan2+0x1a0>)
   812f4:	e9d3 2300 	ldrd	r2, r3, [r3]
   812f8:	f000 fb3c 	bl	81974 <__aeabi_dsub>
   812fc:	a33e      	add	r3, pc, #248	; (adr r3, 813f8 <__ieee754_atan2+0x1a8>)
   812fe:	e9d3 2300 	ldrd	r2, r3, [r3]
   81302:	f000 fb37 	bl	81974 <__aeabi_dsub>
   81306:	e005      	b.n	81314 <__ieee754_atan2+0xc4>
   81308:	4610      	mov	r0, r2
   8130a:	4619      	mov	r1, r3
   8130c:	e9dd 2300 	ldrd	r2, r3, [sp]
   81310:	f000 fb32 	bl	81978 <__adddf3>
   81314:	b002      	add	sp, #8
   81316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8131a:	f1ba 0f03 	cmp.w	sl, #3
   8131e:	d8c5      	bhi.n	812ac <__ieee754_atan2+0x5c>
   81320:	e8df f00a 	tbb	[pc, sl]
   81324:	10140d0d 	.word	0x10140d0d
   81328:	2f00      	cmp	r7, #0
   8132a:	db2e      	blt.n	8138a <__ieee754_atan2+0x13a>
   8132c:	a134      	add	r1, pc, #208	; (adr r1, 81400 <__ieee754_atan2+0x1b0>)
   8132e:	e9d1 0100 	ldrd	r0, r1, [r1]
   81332:	e7ef      	b.n	81314 <__ieee754_atan2+0xc4>
   81334:	b002      	add	sp, #8
   81336:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8133a:	f000 b941 	b.w	815c0 <atan>
   8133e:	e9dd 0100 	ldrd	r0, r1, [sp]
   81342:	e7e7      	b.n	81314 <__ieee754_atan2+0xc4>
   81344:	a130      	add	r1, pc, #192	; (adr r1, 81408 <__ieee754_atan2+0x1b8>)
   81346:	e9d1 0100 	ldrd	r0, r1, [r1]
   8134a:	e7e3      	b.n	81314 <__ieee754_atan2+0xc4>
   8134c:	a12a      	add	r1, pc, #168	; (adr r1, 813f8 <__ieee754_atan2+0x1a8>)
   8134e:	e9d1 0100 	ldrd	r0, r1, [r1]
   81352:	e7df      	b.n	81314 <__ieee754_atan2+0xc4>
   81354:	a12a      	add	r1, pc, #168	; (adr r1, 81400 <__ieee754_atan2+0x1b0>)
   81356:	e9d1 0100 	ldrd	r0, r1, [r1]
   8135a:	e7c1      	b.n	812e0 <__ieee754_atan2+0x90>
   8135c:	45c1      	cmp	r9, r8
   8135e:	d02e      	beq.n	813be <__ieee754_atan2+0x16e>
   81360:	f1ba 0f03 	cmp.w	sl, #3
   81364:	d8a8      	bhi.n	812b8 <__ieee754_atan2+0x68>
   81366:	a101      	add	r1, pc, #4	; (adr r1, 8136c <__ieee754_atan2+0x11c>)
   81368:	f851 f02a 	ldr.w	pc, [r1, sl, lsl #2]
   8136c:	00081385 	.word	0x00081385
   81370:	0008137d 	.word	0x0008137d
   81374:	0008134d 	.word	0x0008134d
   81378:	00081345 	.word	0x00081345
   8137c:	2000      	movs	r0, #0
   8137e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   81382:	e7c7      	b.n	81314 <__ieee754_atan2+0xc4>
   81384:	2000      	movs	r0, #0
   81386:	2100      	movs	r1, #0
   81388:	e7c4      	b.n	81314 <__ieee754_atan2+0xc4>
   8138a:	a121      	add	r1, pc, #132	; (adr r1, 81410 <__ieee754_atan2+0x1c0>)
   8138c:	e9d1 0100 	ldrd	r0, r1, [r1]
   81390:	e7c0      	b.n	81314 <__ieee754_atan2+0xc4>
   81392:	a317      	add	r3, pc, #92	; (adr r3, 813f0 <__ieee754_atan2+0x1a0>)
   81394:	e9d3 2300 	ldrd	r2, r3, [r3]
   81398:	f000 faec 	bl	81974 <__aeabi_dsub>
   8139c:	4602      	mov	r2, r0
   8139e:	460b      	mov	r3, r1
   813a0:	a115      	add	r1, pc, #84	; (adr r1, 813f8 <__ieee754_atan2+0x1a8>)
   813a2:	e9d1 0100 	ldrd	r0, r1, [r1]
   813a6:	f000 fae5 	bl	81974 <__aeabi_dsub>
   813aa:	e7b3      	b.n	81314 <__ieee754_atan2+0xc4>
   813ac:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   813b0:	e7b0      	b.n	81314 <__ieee754_atan2+0xc4>
   813b2:	f118 0f3c 	cmn.w	r8, #60	; 0x3c
   813b6:	da8b      	bge.n	812d0 <__ieee754_atan2+0x80>
   813b8:	2000      	movs	r0, #0
   813ba:	2100      	movs	r1, #0
   813bc:	e790      	b.n	812e0 <__ieee754_atan2+0x90>
   813be:	f1ba 0f03 	cmp.w	sl, #3
   813c2:	d8b1      	bhi.n	81328 <__ieee754_atan2+0xd8>
   813c4:	e8df f00a 	tbb	[pc, sl]
   813c8:	0a0e0206 	.word	0x0a0e0206
   813cc:	a112      	add	r1, pc, #72	; (adr r1, 81418 <__ieee754_atan2+0x1c8>)
   813ce:	e9d1 0100 	ldrd	r0, r1, [r1]
   813d2:	e79f      	b.n	81314 <__ieee754_atan2+0xc4>
   813d4:	a112      	add	r1, pc, #72	; (adr r1, 81420 <__ieee754_atan2+0x1d0>)
   813d6:	e9d1 0100 	ldrd	r0, r1, [r1]
   813da:	e79b      	b.n	81314 <__ieee754_atan2+0xc4>
   813dc:	a112      	add	r1, pc, #72	; (adr r1, 81428 <__ieee754_atan2+0x1d8>)
   813de:	e9d1 0100 	ldrd	r0, r1, [r1]
   813e2:	e797      	b.n	81314 <__ieee754_atan2+0xc4>
   813e4:	a112      	add	r1, pc, #72	; (adr r1, 81430 <__ieee754_atan2+0x1e0>)
   813e6:	e9d1 0100 	ldrd	r0, r1, [r1]
   813ea:	e793      	b.n	81314 <__ieee754_atan2+0xc4>
   813ec:	f3af 8000 	nop.w
   813f0:	33145c07 	.word	0x33145c07
   813f4:	3ca1a626 	.word	0x3ca1a626
   813f8:	54442d18 	.word	0x54442d18
   813fc:	400921fb 	.word	0x400921fb
   81400:	54442d18 	.word	0x54442d18
   81404:	3ff921fb 	.word	0x3ff921fb
   81408:	54442d18 	.word	0x54442d18
   8140c:	c00921fb 	.word	0xc00921fb
   81410:	54442d18 	.word	0x54442d18
   81414:	bff921fb 	.word	0xbff921fb
   81418:	54442d18 	.word	0x54442d18
   8141c:	bfe921fb 	.word	0xbfe921fb
   81420:	54442d18 	.word	0x54442d18
   81424:	3fe921fb 	.word	0x3fe921fb
   81428:	7f3321d2 	.word	0x7f3321d2
   8142c:	c002d97c 	.word	0xc002d97c
   81430:	7f3321d2 	.word	0x7f3321d2
   81434:	4002d97c 	.word	0x4002d97c
   81438:	7ff00000 	.word	0x7ff00000
   8143c:	f3af 8000 	nop.w

00081440 <__ieee754_sqrt>:
   81440:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
   81444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   81448:	ea4f 5c1c 	mov.w	ip, ip, lsr #20
   8144c:	f8df 816c 	ldr.w	r8, [pc, #364]	; 815bc <__ieee754_sqrt+0x17c>
   81450:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
   81454:	45c4      	cmp	ip, r8
   81456:	4606      	mov	r6, r0
   81458:	460f      	mov	r7, r1
   8145a:	460b      	mov	r3, r1
   8145c:	4602      	mov	r2, r0
   8145e:	f000 808f 	beq.w	81580 <__ieee754_sqrt+0x140>
   81462:	2900      	cmp	r1, #0
   81464:	dd6f      	ble.n	81546 <__ieee754_sqrt+0x106>
   81466:	150f      	asrs	r7, r1, #20
   81468:	d078      	beq.n	8155c <__ieee754_sqrt+0x11c>
   8146a:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
   8146e:	f3c3 0313 	ubfx	r3, r3, #0, #20
   81472:	07f9      	lsls	r1, r7, #31
   81474:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81478:	d460      	bmi.n	8153c <__ieee754_sqrt+0xfc>
   8147a:	0fd1      	lsrs	r1, r2, #31
   8147c:	f04f 0c00 	mov.w	ip, #0
   81480:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   81484:	107f      	asrs	r7, r7, #1
   81486:	0052      	lsls	r2, r2, #1
   81488:	4665      	mov	r5, ip
   8148a:	2016      	movs	r0, #22
   8148c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
   81490:	186c      	adds	r4, r5, r1
   81492:	429c      	cmp	r4, r3
   81494:	ea4f 76d2 	mov.w	r6, r2, lsr #31
   81498:	ea4f 0242 	mov.w	r2, r2, lsl #1
   8149c:	dc02      	bgt.n	814a4 <__ieee754_sqrt+0x64>
   8149e:	1b1b      	subs	r3, r3, r4
   814a0:	1865      	adds	r5, r4, r1
   814a2:	448c      	add	ip, r1
   814a4:	3801      	subs	r0, #1
   814a6:	eb06 0343 	add.w	r3, r6, r3, lsl #1
   814aa:	ea4f 0151 	mov.w	r1, r1, lsr #1
   814ae:	d1ef      	bne.n	81490 <__ieee754_sqrt+0x50>
   814b0:	4680      	mov	r8, r0
   814b2:	2620      	movs	r6, #32
   814b4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   814b8:	e009      	b.n	814ce <__ieee754_sqrt+0x8e>
   814ba:	d023      	beq.n	81504 <__ieee754_sqrt+0xc4>
   814bc:	0fd4      	lsrs	r4, r2, #31
   814be:	3e01      	subs	r6, #1
   814c0:	ea4f 0151 	mov.w	r1, r1, lsr #1
   814c4:	eb04 0343 	add.w	r3, r4, r3, lsl #1
   814c8:	ea4f 0242 	mov.w	r2, r2, lsl #1
   814cc:	d01e      	beq.n	8150c <__ieee754_sqrt+0xcc>
   814ce:	42ab      	cmp	r3, r5
   814d0:	eb01 0408 	add.w	r4, r1, r8
   814d4:	ddf1      	ble.n	814ba <__ieee754_sqrt+0x7a>
   814d6:	f004 4900 	and.w	r9, r4, #2147483648	; 0x80000000
   814da:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
   814de:	eb04 0801 	add.w	r8, r4, r1
   814e2:	d009      	beq.n	814f8 <__ieee754_sqrt+0xb8>
   814e4:	46a9      	mov	r9, r5
   814e6:	1b5b      	subs	r3, r3, r5
   814e8:	4294      	cmp	r4, r2
   814ea:	bf88      	it	hi
   814ec:	f103 33ff 	addhi.w	r3, r3, #4294967295
   814f0:	1b12      	subs	r2, r2, r4
   814f2:	4408      	add	r0, r1
   814f4:	464d      	mov	r5, r9
   814f6:	e7e1      	b.n	814bc <__ieee754_sqrt+0x7c>
   814f8:	f1b8 0f00 	cmp.w	r8, #0
   814fc:	dbf2      	blt.n	814e4 <__ieee754_sqrt+0xa4>
   814fe:	f105 0901 	add.w	r9, r5, #1
   81502:	e7f0      	b.n	814e6 <__ieee754_sqrt+0xa6>
   81504:	4294      	cmp	r4, r2
   81506:	d9e6      	bls.n	814d6 <__ieee754_sqrt+0x96>
   81508:	461d      	mov	r5, r3
   8150a:	e7d7      	b.n	814bc <__ieee754_sqrt+0x7c>
   8150c:	431a      	orrs	r2, r3
   8150e:	d004      	beq.n	8151a <__ieee754_sqrt+0xda>
   81510:	1c43      	adds	r3, r0, #1
   81512:	d041      	beq.n	81598 <__ieee754_sqrt+0x158>
   81514:	f000 0301 	and.w	r3, r0, #1
   81518:	4418      	add	r0, r3
   8151a:	0846      	lsrs	r6, r0, #1
   8151c:	ea4f 036c 	mov.w	r3, ip, asr #1
   81520:	f01c 0f01 	tst.w	ip, #1
   81524:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
   81528:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   8152c:	bf18      	it	ne
   8152e:	f046 4600 	orrne.w	r6, r6, #2147483648	; 0x80000000
   81532:	eb03 5107 	add.w	r1, r3, r7, lsl #20
   81536:	4630      	mov	r0, r6
   81538:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8153c:	0fd1      	lsrs	r1, r2, #31
   8153e:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   81542:	0052      	lsls	r2, r2, #1
   81544:	e799      	b.n	8147a <__ieee754_sqrt+0x3a>
   81546:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   8154a:	4303      	orrs	r3, r0
   8154c:	d022      	beq.n	81594 <__ieee754_sqrt+0x154>
   8154e:	bb51      	cbnz	r1, 815a6 <__ieee754_sqrt+0x166>
   81550:	460f      	mov	r7, r1
   81552:	0ad3      	lsrs	r3, r2, #11
   81554:	3f15      	subs	r7, #21
   81556:	0552      	lsls	r2, r2, #21
   81558:	2b00      	cmp	r3, #0
   8155a:	d0fa      	beq.n	81552 <__ieee754_sqrt+0x112>
   8155c:	f413 1180 	ands.w	r1, r3, #1048576	; 0x100000
   81560:	d11d      	bne.n	8159e <__ieee754_sqrt+0x15e>
   81562:	005b      	lsls	r3, r3, #1
   81564:	02d8      	lsls	r0, r3, #11
   81566:	f101 0101 	add.w	r1, r1, #1
   8156a:	d5fa      	bpl.n	81562 <__ieee754_sqrt+0x122>
   8156c:	f1c1 0001 	rsb	r0, r1, #1
   81570:	f1c1 0420 	rsb	r4, r1, #32
   81574:	fa22 f404 	lsr.w	r4, r2, r4
   81578:	4407      	add	r7, r0
   8157a:	408a      	lsls	r2, r1
   8157c:	4323      	orrs	r3, r4
   8157e:	e774      	b.n	8146a <__ieee754_sqrt+0x2a>
   81580:	4602      	mov	r2, r0
   81582:	460b      	mov	r3, r1
   81584:	f000 fbaa 	bl	81cdc <__aeabi_dmul>
   81588:	4632      	mov	r2, r6
   8158a:	463b      	mov	r3, r7
   8158c:	f000 f9f4 	bl	81978 <__adddf3>
   81590:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81594:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81598:	f10c 0c01 	add.w	ip, ip, #1
   8159c:	e7be      	b.n	8151c <__ieee754_sqrt+0xdc>
   8159e:	2420      	movs	r4, #32
   815a0:	2001      	movs	r0, #1
   815a2:	2100      	movs	r1, #0
   815a4:	e7e6      	b.n	81574 <__ieee754_sqrt+0x134>
   815a6:	4602      	mov	r2, r0
   815a8:	460b      	mov	r3, r1
   815aa:	f000 f9e3 	bl	81974 <__aeabi_dsub>
   815ae:	4602      	mov	r2, r0
   815b0:	460b      	mov	r3, r1
   815b2:	f000 fcbd 	bl	81f30 <__aeabi_ddiv>
   815b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   815ba:	bf00      	nop
   815bc:	7ff00000 	.word	0x7ff00000

000815c0 <atan>:
   815c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   815c4:	4bb6      	ldr	r3, [pc, #728]	; (818a0 <atan+0x2e0>)
   815c6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   815ca:	429e      	cmp	r6, r3
   815cc:	b083      	sub	sp, #12
   815ce:	4604      	mov	r4, r0
   815d0:	460d      	mov	r5, r1
   815d2:	4689      	mov	r9, r1
   815d4:	dd0f      	ble.n	815f6 <atan+0x36>
   815d6:	49b3      	ldr	r1, [pc, #716]	; (818a4 <atan+0x2e4>)
   815d8:	428e      	cmp	r6, r1
   815da:	f300 80b3 	bgt.w	81744 <atan+0x184>
   815de:	f000 80ae 	beq.w	8173e <atan+0x17e>
   815e2:	f1b9 0f00 	cmp.w	r9, #0
   815e6:	f340 80ef 	ble.w	817c8 <atan+0x208>
   815ea:	a191      	add	r1, pc, #580	; (adr r1, 81830 <atan+0x270>)
   815ec:	e9d1 0100 	ldrd	r0, r1, [r1]
   815f0:	b003      	add	sp, #12
   815f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   815f6:	4bac      	ldr	r3, [pc, #688]	; (818a8 <atan+0x2e8>)
   815f8:	429e      	cmp	r6, r3
   815fa:	f300 80bd 	bgt.w	81778 <atan+0x1b8>
   815fe:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
   81602:	429e      	cmp	r6, r3
   81604:	f340 80a7 	ble.w	81756 <atan+0x196>
   81608:	f04f 3cff 	mov.w	ip, #4294967295
   8160c:	4622      	mov	r2, r4
   8160e:	462b      	mov	r3, r5
   81610:	4620      	mov	r0, r4
   81612:	4629      	mov	r1, r5
   81614:	f8cd c004 	str.w	ip, [sp, #4]
   81618:	f000 fb60 	bl	81cdc <__aeabi_dmul>
   8161c:	4602      	mov	r2, r0
   8161e:	460b      	mov	r3, r1
   81620:	4682      	mov	sl, r0
   81622:	468b      	mov	fp, r1
   81624:	f000 fb5a 	bl	81cdc <__aeabi_dmul>
   81628:	a383      	add	r3, pc, #524	; (adr r3, 81838 <atan+0x278>)
   8162a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8162e:	4606      	mov	r6, r0
   81630:	460f      	mov	r7, r1
   81632:	f000 fb53 	bl	81cdc <__aeabi_dmul>
   81636:	a382      	add	r3, pc, #520	; (adr r3, 81840 <atan+0x280>)
   81638:	e9d3 2300 	ldrd	r2, r3, [r3]
   8163c:	f000 f99c 	bl	81978 <__adddf3>
   81640:	4632      	mov	r2, r6
   81642:	463b      	mov	r3, r7
   81644:	f000 fb4a 	bl	81cdc <__aeabi_dmul>
   81648:	a37f      	add	r3, pc, #508	; (adr r3, 81848 <atan+0x288>)
   8164a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8164e:	f000 f993 	bl	81978 <__adddf3>
   81652:	4632      	mov	r2, r6
   81654:	463b      	mov	r3, r7
   81656:	f000 fb41 	bl	81cdc <__aeabi_dmul>
   8165a:	a37d      	add	r3, pc, #500	; (adr r3, 81850 <atan+0x290>)
   8165c:	e9d3 2300 	ldrd	r2, r3, [r3]
   81660:	f000 f98a 	bl	81978 <__adddf3>
   81664:	4632      	mov	r2, r6
   81666:	463b      	mov	r3, r7
   81668:	f000 fb38 	bl	81cdc <__aeabi_dmul>
   8166c:	a37a      	add	r3, pc, #488	; (adr r3, 81858 <atan+0x298>)
   8166e:	e9d3 2300 	ldrd	r2, r3, [r3]
   81672:	f000 f981 	bl	81978 <__adddf3>
   81676:	4632      	mov	r2, r6
   81678:	463b      	mov	r3, r7
   8167a:	f000 fb2f 	bl	81cdc <__aeabi_dmul>
   8167e:	a378      	add	r3, pc, #480	; (adr r3, 81860 <atan+0x2a0>)
   81680:	e9d3 2300 	ldrd	r2, r3, [r3]
   81684:	f000 f978 	bl	81978 <__adddf3>
   81688:	4652      	mov	r2, sl
   8168a:	465b      	mov	r3, fp
   8168c:	f000 fb26 	bl	81cdc <__aeabi_dmul>
   81690:	a375      	add	r3, pc, #468	; (adr r3, 81868 <atan+0x2a8>)
   81692:	e9d3 2300 	ldrd	r2, r3, [r3]
   81696:	4682      	mov	sl, r0
   81698:	468b      	mov	fp, r1
   8169a:	4630      	mov	r0, r6
   8169c:	4639      	mov	r1, r7
   8169e:	f000 fb1d 	bl	81cdc <__aeabi_dmul>
   816a2:	a373      	add	r3, pc, #460	; (adr r3, 81870 <atan+0x2b0>)
   816a4:	e9d3 2300 	ldrd	r2, r3, [r3]
   816a8:	f000 f964 	bl	81974 <__aeabi_dsub>
   816ac:	4632      	mov	r2, r6
   816ae:	463b      	mov	r3, r7
   816b0:	f000 fb14 	bl	81cdc <__aeabi_dmul>
   816b4:	a370      	add	r3, pc, #448	; (adr r3, 81878 <atan+0x2b8>)
   816b6:	e9d3 2300 	ldrd	r2, r3, [r3]
   816ba:	f000 f95b 	bl	81974 <__aeabi_dsub>
   816be:	4632      	mov	r2, r6
   816c0:	463b      	mov	r3, r7
   816c2:	f000 fb0b 	bl	81cdc <__aeabi_dmul>
   816c6:	a36e      	add	r3, pc, #440	; (adr r3, 81880 <atan+0x2c0>)
   816c8:	e9d3 2300 	ldrd	r2, r3, [r3]
   816cc:	f000 f952 	bl	81974 <__aeabi_dsub>
   816d0:	4632      	mov	r2, r6
   816d2:	463b      	mov	r3, r7
   816d4:	f000 fb02 	bl	81cdc <__aeabi_dmul>
   816d8:	a36b      	add	r3, pc, #428	; (adr r3, 81888 <atan+0x2c8>)
   816da:	e9d3 2300 	ldrd	r2, r3, [r3]
   816de:	f000 f949 	bl	81974 <__aeabi_dsub>
   816e2:	4632      	mov	r2, r6
   816e4:	463b      	mov	r3, r7
   816e6:	f000 faf9 	bl	81cdc <__aeabi_dmul>
   816ea:	f8dd c004 	ldr.w	ip, [sp, #4]
   816ee:	4602      	mov	r2, r0
   816f0:	f1bc 3fff 	cmp.w	ip, #4294967295
   816f4:	460b      	mov	r3, r1
   816f6:	d06b      	beq.n	817d0 <atan+0x210>
   816f8:	4650      	mov	r0, sl
   816fa:	4659      	mov	r1, fp
   816fc:	ea4f 06cc 	mov.w	r6, ip, lsl #3
   81700:	f000 f93a 	bl	81978 <__adddf3>
   81704:	4622      	mov	r2, r4
   81706:	462b      	mov	r3, r5
   81708:	f000 fae8 	bl	81cdc <__aeabi_dmul>
   8170c:	4f67      	ldr	r7, [pc, #412]	; (818ac <atan+0x2ec>)
   8170e:	4b68      	ldr	r3, [pc, #416]	; (818b0 <atan+0x2f0>)
   81710:	4437      	add	r7, r6
   81712:	441e      	add	r6, r3
   81714:	e9d6 2300 	ldrd	r2, r3, [r6]
   81718:	f000 f92c 	bl	81974 <__aeabi_dsub>
   8171c:	4622      	mov	r2, r4
   8171e:	462b      	mov	r3, r5
   81720:	f000 f928 	bl	81974 <__aeabi_dsub>
   81724:	4602      	mov	r2, r0
   81726:	460b      	mov	r3, r1
   81728:	e9d7 0100 	ldrd	r0, r1, [r7]
   8172c:	f000 f922 	bl	81974 <__aeabi_dsub>
   81730:	f1b9 0f00 	cmp.w	r9, #0
   81734:	da0c      	bge.n	81750 <atan+0x190>
   81736:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
   8173a:	4629      	mov	r1, r5
   8173c:	e008      	b.n	81750 <atan+0x190>
   8173e:	2800      	cmp	r0, #0
   81740:	f43f af4f 	beq.w	815e2 <atan+0x22>
   81744:	4620      	mov	r0, r4
   81746:	4629      	mov	r1, r5
   81748:	4622      	mov	r2, r4
   8174a:	462b      	mov	r3, r5
   8174c:	f000 f914 	bl	81978 <__adddf3>
   81750:	b003      	add	sp, #12
   81752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81756:	a34e      	add	r3, pc, #312	; (adr r3, 81890 <atan+0x2d0>)
   81758:	e9d3 2300 	ldrd	r2, r3, [r3]
   8175c:	f000 f90c 	bl	81978 <__adddf3>
   81760:	2200      	movs	r2, #0
   81762:	4b54      	ldr	r3, [pc, #336]	; (818b4 <atan+0x2f4>)
   81764:	f000 fd4a 	bl	821fc <__aeabi_dcmpgt>
   81768:	2800      	cmp	r0, #0
   8176a:	f43f af4d 	beq.w	81608 <atan+0x48>
   8176e:	4620      	mov	r0, r4
   81770:	4629      	mov	r1, r5
   81772:	b003      	add	sp, #12
   81774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81778:	f000 f8ca 	bl	81910 <fabs>
   8177c:	4b4e      	ldr	r3, [pc, #312]	; (818b8 <atan+0x2f8>)
   8177e:	4604      	mov	r4, r0
   81780:	429e      	cmp	r6, r3
   81782:	460d      	mov	r5, r1
   81784:	dc33      	bgt.n	817ee <atan+0x22e>
   81786:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
   8178a:	429e      	cmp	r6, r3
   8178c:	f300 80a5 	bgt.w	818da <atan+0x31a>
   81790:	4602      	mov	r2, r0
   81792:	460b      	mov	r3, r1
   81794:	f000 f8f0 	bl	81978 <__adddf3>
   81798:	2200      	movs	r2, #0
   8179a:	4b46      	ldr	r3, [pc, #280]	; (818b4 <atan+0x2f4>)
   8179c:	f000 f8ea 	bl	81974 <__aeabi_dsub>
   817a0:	2200      	movs	r2, #0
   817a2:	4606      	mov	r6, r0
   817a4:	460f      	mov	r7, r1
   817a6:	4620      	mov	r0, r4
   817a8:	4629      	mov	r1, r5
   817aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   817ae:	f000 f8e3 	bl	81978 <__adddf3>
   817b2:	4602      	mov	r2, r0
   817b4:	460b      	mov	r3, r1
   817b6:	4630      	mov	r0, r6
   817b8:	4639      	mov	r1, r7
   817ba:	f000 fbb9 	bl	81f30 <__aeabi_ddiv>
   817be:	f04f 0c00 	mov.w	ip, #0
   817c2:	4604      	mov	r4, r0
   817c4:	460d      	mov	r5, r1
   817c6:	e721      	b.n	8160c <atan+0x4c>
   817c8:	a133      	add	r1, pc, #204	; (adr r1, 81898 <atan+0x2d8>)
   817ca:	e9d1 0100 	ldrd	r0, r1, [r1]
   817ce:	e7bf      	b.n	81750 <atan+0x190>
   817d0:	4650      	mov	r0, sl
   817d2:	4659      	mov	r1, fp
   817d4:	f000 f8d0 	bl	81978 <__adddf3>
   817d8:	4622      	mov	r2, r4
   817da:	462b      	mov	r3, r5
   817dc:	f000 fa7e 	bl	81cdc <__aeabi_dmul>
   817e0:	4602      	mov	r2, r0
   817e2:	460b      	mov	r3, r1
   817e4:	4620      	mov	r0, r4
   817e6:	4629      	mov	r1, r5
   817e8:	f000 f8c4 	bl	81974 <__aeabi_dsub>
   817ec:	e7b0      	b.n	81750 <atan+0x190>
   817ee:	4b33      	ldr	r3, [pc, #204]	; (818bc <atan+0x2fc>)
   817f0:	429e      	cmp	r6, r3
   817f2:	dc67      	bgt.n	818c4 <atan+0x304>
   817f4:	2200      	movs	r2, #0
   817f6:	4b32      	ldr	r3, [pc, #200]	; (818c0 <atan+0x300>)
   817f8:	f000 f8bc 	bl	81974 <__aeabi_dsub>
   817fc:	2200      	movs	r2, #0
   817fe:	4606      	mov	r6, r0
   81800:	460f      	mov	r7, r1
   81802:	4620      	mov	r0, r4
   81804:	4629      	mov	r1, r5
   81806:	4b2e      	ldr	r3, [pc, #184]	; (818c0 <atan+0x300>)
   81808:	f000 fa68 	bl	81cdc <__aeabi_dmul>
   8180c:	2200      	movs	r2, #0
   8180e:	4b29      	ldr	r3, [pc, #164]	; (818b4 <atan+0x2f4>)
   81810:	f000 f8b2 	bl	81978 <__adddf3>
   81814:	4602      	mov	r2, r0
   81816:	460b      	mov	r3, r1
   81818:	4630      	mov	r0, r6
   8181a:	4639      	mov	r1, r7
   8181c:	f000 fb88 	bl	81f30 <__aeabi_ddiv>
   81820:	f04f 0c02 	mov.w	ip, #2
   81824:	4604      	mov	r4, r0
   81826:	460d      	mov	r5, r1
   81828:	e6f0      	b.n	8160c <atan+0x4c>
   8182a:	bf00      	nop
   8182c:	f3af 8000 	nop.w
   81830:	54442d18 	.word	0x54442d18
   81834:	3ff921fb 	.word	0x3ff921fb
   81838:	e322da11 	.word	0xe322da11
   8183c:	3f90ad3a 	.word	0x3f90ad3a
   81840:	24760deb 	.word	0x24760deb
   81844:	3fa97b4b 	.word	0x3fa97b4b
   81848:	a0d03d51 	.word	0xa0d03d51
   8184c:	3fb10d66 	.word	0x3fb10d66
   81850:	c54c206e 	.word	0xc54c206e
   81854:	3fb745cd 	.word	0x3fb745cd
   81858:	920083ff 	.word	0x920083ff
   8185c:	3fc24924 	.word	0x3fc24924
   81860:	5555550d 	.word	0x5555550d
   81864:	3fd55555 	.word	0x3fd55555
   81868:	2c6a6c2f 	.word	0x2c6a6c2f
   8186c:	bfa2b444 	.word	0xbfa2b444
   81870:	52defd9a 	.word	0x52defd9a
   81874:	3fadde2d 	.word	0x3fadde2d
   81878:	af749a6d 	.word	0xaf749a6d
   8187c:	3fb3b0f2 	.word	0x3fb3b0f2
   81880:	fe231671 	.word	0xfe231671
   81884:	3fbc71c6 	.word	0x3fbc71c6
   81888:	9998ebc4 	.word	0x9998ebc4
   8188c:	3fc99999 	.word	0x3fc99999
   81890:	8800759c 	.word	0x8800759c
   81894:	7e37e43c 	.word	0x7e37e43c
   81898:	54442d18 	.word	0x54442d18
   8189c:	bff921fb 	.word	0xbff921fb
   818a0:	440fffff 	.word	0x440fffff
   818a4:	7ff00000 	.word	0x7ff00000
   818a8:	3fdbffff 	.word	0x3fdbffff
   818ac:	00082a00 	.word	0x00082a00
   818b0:	000829e0 	.word	0x000829e0
   818b4:	3ff00000 	.word	0x3ff00000
   818b8:	3ff2ffff 	.word	0x3ff2ffff
   818bc:	40037fff 	.word	0x40037fff
   818c0:	3ff80000 	.word	0x3ff80000
   818c4:	4602      	mov	r2, r0
   818c6:	460b      	mov	r3, r1
   818c8:	2000      	movs	r0, #0
   818ca:	490f      	ldr	r1, [pc, #60]	; (81908 <atan+0x348>)
   818cc:	f000 fb30 	bl	81f30 <__aeabi_ddiv>
   818d0:	f04f 0c03 	mov.w	ip, #3
   818d4:	4604      	mov	r4, r0
   818d6:	460d      	mov	r5, r1
   818d8:	e698      	b.n	8160c <atan+0x4c>
   818da:	2200      	movs	r2, #0
   818dc:	4b0b      	ldr	r3, [pc, #44]	; (8190c <atan+0x34c>)
   818de:	f000 f849 	bl	81974 <__aeabi_dsub>
   818e2:	2200      	movs	r2, #0
   818e4:	4606      	mov	r6, r0
   818e6:	460f      	mov	r7, r1
   818e8:	4620      	mov	r0, r4
   818ea:	4629      	mov	r1, r5
   818ec:	4b07      	ldr	r3, [pc, #28]	; (8190c <atan+0x34c>)
   818ee:	f000 f843 	bl	81978 <__adddf3>
   818f2:	4602      	mov	r2, r0
   818f4:	460b      	mov	r3, r1
   818f6:	4630      	mov	r0, r6
   818f8:	4639      	mov	r1, r7
   818fa:	f000 fb19 	bl	81f30 <__aeabi_ddiv>
   818fe:	f04f 0c01 	mov.w	ip, #1
   81902:	4604      	mov	r4, r0
   81904:	460d      	mov	r5, r1
   81906:	e681      	b.n	8160c <atan+0x4c>
   81908:	bff00000 	.word	0xbff00000
   8190c:	3ff00000 	.word	0x3ff00000

00081910 <fabs>:
   81910:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81914:	4770      	bx	lr
   81916:	bf00      	nop

00081918 <__fpclassifyd>:
   81918:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   8191c:	b410      	push	{r4}
   8191e:	d008      	beq.n	81932 <__fpclassifyd+0x1a>
   81920:	4a0f      	ldr	r2, [pc, #60]	; (81960 <__fpclassifyd+0x48>)
   81922:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
   81926:	4294      	cmp	r4, r2
   81928:	d80a      	bhi.n	81940 <__fpclassifyd+0x28>
   8192a:	2004      	movs	r0, #4
   8192c:	f85d 4b04 	ldr.w	r4, [sp], #4
   81930:	4770      	bx	lr
   81932:	2800      	cmp	r0, #0
   81934:	bf0c      	ite	eq
   81936:	2002      	moveq	r0, #2
   81938:	2003      	movne	r0, #3
   8193a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8193e:	4770      	bx	lr
   81940:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   81944:	d201      	bcs.n	8194a <__fpclassifyd+0x32>
   81946:	2003      	movs	r0, #3
   81948:	e7f7      	b.n	8193a <__fpclassifyd+0x22>
   8194a:	4a06      	ldr	r2, [pc, #24]	; (81964 <__fpclassifyd+0x4c>)
   8194c:	4293      	cmp	r3, r2
   8194e:	d001      	beq.n	81954 <__fpclassifyd+0x3c>
   81950:	2000      	movs	r0, #0
   81952:	e7f2      	b.n	8193a <__fpclassifyd+0x22>
   81954:	f1d0 0001 	rsbs	r0, r0, #1
   81958:	bf38      	it	cc
   8195a:	2000      	movcc	r0, #0
   8195c:	e7ed      	b.n	8193a <__fpclassifyd+0x22>
   8195e:	bf00      	nop
   81960:	7fdfffff 	.word	0x7fdfffff
   81964:	7ff00000 	.word	0x7ff00000

00081968 <matherr>:
   81968:	2000      	movs	r0, #0
   8196a:	4770      	bx	lr

0008196c <__aeabi_drsub>:
   8196c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   81970:	e002      	b.n	81978 <__adddf3>
   81972:	bf00      	nop

00081974 <__aeabi_dsub>:
   81974:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00081978 <__adddf3>:
   81978:	b530      	push	{r4, r5, lr}
   8197a:	ea4f 0441 	mov.w	r4, r1, lsl #1
   8197e:	ea4f 0543 	mov.w	r5, r3, lsl #1
   81982:	ea94 0f05 	teq	r4, r5
   81986:	bf08      	it	eq
   81988:	ea90 0f02 	teqeq	r0, r2
   8198c:	bf1f      	itttt	ne
   8198e:	ea54 0c00 	orrsne.w	ip, r4, r0
   81992:	ea55 0c02 	orrsne.w	ip, r5, r2
   81996:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   8199a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8199e:	f000 80e2 	beq.w	81b66 <__adddf3+0x1ee>
   819a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
   819a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   819aa:	bfb8      	it	lt
   819ac:	426d      	neglt	r5, r5
   819ae:	dd0c      	ble.n	819ca <__adddf3+0x52>
   819b0:	442c      	add	r4, r5
   819b2:	ea80 0202 	eor.w	r2, r0, r2
   819b6:	ea81 0303 	eor.w	r3, r1, r3
   819ba:	ea82 0000 	eor.w	r0, r2, r0
   819be:	ea83 0101 	eor.w	r1, r3, r1
   819c2:	ea80 0202 	eor.w	r2, r0, r2
   819c6:	ea81 0303 	eor.w	r3, r1, r3
   819ca:	2d36      	cmp	r5, #54	; 0x36
   819cc:	bf88      	it	hi
   819ce:	bd30      	pophi	{r4, r5, pc}
   819d0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   819d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
   819d8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   819dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   819e0:	d002      	beq.n	819e8 <__adddf3+0x70>
   819e2:	4240      	negs	r0, r0
   819e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   819e8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   819ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
   819f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   819f4:	d002      	beq.n	819fc <__adddf3+0x84>
   819f6:	4252      	negs	r2, r2
   819f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   819fc:	ea94 0f05 	teq	r4, r5
   81a00:	f000 80a7 	beq.w	81b52 <__adddf3+0x1da>
   81a04:	f1a4 0401 	sub.w	r4, r4, #1
   81a08:	f1d5 0e20 	rsbs	lr, r5, #32
   81a0c:	db0d      	blt.n	81a2a <__adddf3+0xb2>
   81a0e:	fa02 fc0e 	lsl.w	ip, r2, lr
   81a12:	fa22 f205 	lsr.w	r2, r2, r5
   81a16:	1880      	adds	r0, r0, r2
   81a18:	f141 0100 	adc.w	r1, r1, #0
   81a1c:	fa03 f20e 	lsl.w	r2, r3, lr
   81a20:	1880      	adds	r0, r0, r2
   81a22:	fa43 f305 	asr.w	r3, r3, r5
   81a26:	4159      	adcs	r1, r3
   81a28:	e00e      	b.n	81a48 <__adddf3+0xd0>
   81a2a:	f1a5 0520 	sub.w	r5, r5, #32
   81a2e:	f10e 0e20 	add.w	lr, lr, #32
   81a32:	2a01      	cmp	r2, #1
   81a34:	fa03 fc0e 	lsl.w	ip, r3, lr
   81a38:	bf28      	it	cs
   81a3a:	f04c 0c02 	orrcs.w	ip, ip, #2
   81a3e:	fa43 f305 	asr.w	r3, r3, r5
   81a42:	18c0      	adds	r0, r0, r3
   81a44:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   81a48:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81a4c:	d507      	bpl.n	81a5e <__adddf3+0xe6>
   81a4e:	f04f 0e00 	mov.w	lr, #0
   81a52:	f1dc 0c00 	rsbs	ip, ip, #0
   81a56:	eb7e 0000 	sbcs.w	r0, lr, r0
   81a5a:	eb6e 0101 	sbc.w	r1, lr, r1
   81a5e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   81a62:	d31b      	bcc.n	81a9c <__adddf3+0x124>
   81a64:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   81a68:	d30c      	bcc.n	81a84 <__adddf3+0x10c>
   81a6a:	0849      	lsrs	r1, r1, #1
   81a6c:	ea5f 0030 	movs.w	r0, r0, rrx
   81a70:	ea4f 0c3c 	mov.w	ip, ip, rrx
   81a74:	f104 0401 	add.w	r4, r4, #1
   81a78:	ea4f 5244 	mov.w	r2, r4, lsl #21
   81a7c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   81a80:	f080 809a 	bcs.w	81bb8 <__adddf3+0x240>
   81a84:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   81a88:	bf08      	it	eq
   81a8a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   81a8e:	f150 0000 	adcs.w	r0, r0, #0
   81a92:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81a96:	ea41 0105 	orr.w	r1, r1, r5
   81a9a:	bd30      	pop	{r4, r5, pc}
   81a9c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   81aa0:	4140      	adcs	r0, r0
   81aa2:	eb41 0101 	adc.w	r1, r1, r1
   81aa6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81aaa:	f1a4 0401 	sub.w	r4, r4, #1
   81aae:	d1e9      	bne.n	81a84 <__adddf3+0x10c>
   81ab0:	f091 0f00 	teq	r1, #0
   81ab4:	bf04      	itt	eq
   81ab6:	4601      	moveq	r1, r0
   81ab8:	2000      	moveq	r0, #0
   81aba:	fab1 f381 	clz	r3, r1
   81abe:	bf08      	it	eq
   81ac0:	3320      	addeq	r3, #32
   81ac2:	f1a3 030b 	sub.w	r3, r3, #11
   81ac6:	f1b3 0220 	subs.w	r2, r3, #32
   81aca:	da0c      	bge.n	81ae6 <__adddf3+0x16e>
   81acc:	320c      	adds	r2, #12
   81ace:	dd08      	ble.n	81ae2 <__adddf3+0x16a>
   81ad0:	f102 0c14 	add.w	ip, r2, #20
   81ad4:	f1c2 020c 	rsb	r2, r2, #12
   81ad8:	fa01 f00c 	lsl.w	r0, r1, ip
   81adc:	fa21 f102 	lsr.w	r1, r1, r2
   81ae0:	e00c      	b.n	81afc <__adddf3+0x184>
   81ae2:	f102 0214 	add.w	r2, r2, #20
   81ae6:	bfd8      	it	le
   81ae8:	f1c2 0c20 	rsble	ip, r2, #32
   81aec:	fa01 f102 	lsl.w	r1, r1, r2
   81af0:	fa20 fc0c 	lsr.w	ip, r0, ip
   81af4:	bfdc      	itt	le
   81af6:	ea41 010c 	orrle.w	r1, r1, ip
   81afa:	4090      	lslle	r0, r2
   81afc:	1ae4      	subs	r4, r4, r3
   81afe:	bfa2      	ittt	ge
   81b00:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   81b04:	4329      	orrge	r1, r5
   81b06:	bd30      	popge	{r4, r5, pc}
   81b08:	ea6f 0404 	mvn.w	r4, r4
   81b0c:	3c1f      	subs	r4, #31
   81b0e:	da1c      	bge.n	81b4a <__adddf3+0x1d2>
   81b10:	340c      	adds	r4, #12
   81b12:	dc0e      	bgt.n	81b32 <__adddf3+0x1ba>
   81b14:	f104 0414 	add.w	r4, r4, #20
   81b18:	f1c4 0220 	rsb	r2, r4, #32
   81b1c:	fa20 f004 	lsr.w	r0, r0, r4
   81b20:	fa01 f302 	lsl.w	r3, r1, r2
   81b24:	ea40 0003 	orr.w	r0, r0, r3
   81b28:	fa21 f304 	lsr.w	r3, r1, r4
   81b2c:	ea45 0103 	orr.w	r1, r5, r3
   81b30:	bd30      	pop	{r4, r5, pc}
   81b32:	f1c4 040c 	rsb	r4, r4, #12
   81b36:	f1c4 0220 	rsb	r2, r4, #32
   81b3a:	fa20 f002 	lsr.w	r0, r0, r2
   81b3e:	fa01 f304 	lsl.w	r3, r1, r4
   81b42:	ea40 0003 	orr.w	r0, r0, r3
   81b46:	4629      	mov	r1, r5
   81b48:	bd30      	pop	{r4, r5, pc}
   81b4a:	fa21 f004 	lsr.w	r0, r1, r4
   81b4e:	4629      	mov	r1, r5
   81b50:	bd30      	pop	{r4, r5, pc}
   81b52:	f094 0f00 	teq	r4, #0
   81b56:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   81b5a:	bf06      	itte	eq
   81b5c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   81b60:	3401      	addeq	r4, #1
   81b62:	3d01      	subne	r5, #1
   81b64:	e74e      	b.n	81a04 <__adddf3+0x8c>
   81b66:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81b6a:	bf18      	it	ne
   81b6c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   81b70:	d029      	beq.n	81bc6 <__adddf3+0x24e>
   81b72:	ea94 0f05 	teq	r4, r5
   81b76:	bf08      	it	eq
   81b78:	ea90 0f02 	teqeq	r0, r2
   81b7c:	d005      	beq.n	81b8a <__adddf3+0x212>
   81b7e:	ea54 0c00 	orrs.w	ip, r4, r0
   81b82:	bf04      	itt	eq
   81b84:	4619      	moveq	r1, r3
   81b86:	4610      	moveq	r0, r2
   81b88:	bd30      	pop	{r4, r5, pc}
   81b8a:	ea91 0f03 	teq	r1, r3
   81b8e:	bf1e      	ittt	ne
   81b90:	2100      	movne	r1, #0
   81b92:	2000      	movne	r0, #0
   81b94:	bd30      	popne	{r4, r5, pc}
   81b96:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   81b9a:	d105      	bne.n	81ba8 <__adddf3+0x230>
   81b9c:	0040      	lsls	r0, r0, #1
   81b9e:	4149      	adcs	r1, r1
   81ba0:	bf28      	it	cs
   81ba2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   81ba6:	bd30      	pop	{r4, r5, pc}
   81ba8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   81bac:	bf3c      	itt	cc
   81bae:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   81bb2:	bd30      	popcc	{r4, r5, pc}
   81bb4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81bb8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   81bbc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81bc0:	f04f 0000 	mov.w	r0, #0
   81bc4:	bd30      	pop	{r4, r5, pc}
   81bc6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81bca:	bf1a      	itte	ne
   81bcc:	4619      	movne	r1, r3
   81bce:	4610      	movne	r0, r2
   81bd0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   81bd4:	bf1c      	itt	ne
   81bd6:	460b      	movne	r3, r1
   81bd8:	4602      	movne	r2, r0
   81bda:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81bde:	bf06      	itte	eq
   81be0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   81be4:	ea91 0f03 	teqeq	r1, r3
   81be8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   81bec:	bd30      	pop	{r4, r5, pc}
   81bee:	bf00      	nop

00081bf0 <__aeabi_ui2d>:
   81bf0:	f090 0f00 	teq	r0, #0
   81bf4:	bf04      	itt	eq
   81bf6:	2100      	moveq	r1, #0
   81bf8:	4770      	bxeq	lr
   81bfa:	b530      	push	{r4, r5, lr}
   81bfc:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81c00:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81c04:	f04f 0500 	mov.w	r5, #0
   81c08:	f04f 0100 	mov.w	r1, #0
   81c0c:	e750      	b.n	81ab0 <__adddf3+0x138>
   81c0e:	bf00      	nop

00081c10 <__aeabi_i2d>:
   81c10:	f090 0f00 	teq	r0, #0
   81c14:	bf04      	itt	eq
   81c16:	2100      	moveq	r1, #0
   81c18:	4770      	bxeq	lr
   81c1a:	b530      	push	{r4, r5, lr}
   81c1c:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81c20:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81c24:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   81c28:	bf48      	it	mi
   81c2a:	4240      	negmi	r0, r0
   81c2c:	f04f 0100 	mov.w	r1, #0
   81c30:	e73e      	b.n	81ab0 <__adddf3+0x138>
   81c32:	bf00      	nop

00081c34 <__aeabi_f2d>:
   81c34:	0042      	lsls	r2, r0, #1
   81c36:	ea4f 01e2 	mov.w	r1, r2, asr #3
   81c3a:	ea4f 0131 	mov.w	r1, r1, rrx
   81c3e:	ea4f 7002 	mov.w	r0, r2, lsl #28
   81c42:	bf1f      	itttt	ne
   81c44:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   81c48:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81c4c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   81c50:	4770      	bxne	lr
   81c52:	f092 0f00 	teq	r2, #0
   81c56:	bf14      	ite	ne
   81c58:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81c5c:	4770      	bxeq	lr
   81c5e:	b530      	push	{r4, r5, lr}
   81c60:	f44f 7460 	mov.w	r4, #896	; 0x380
   81c64:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81c68:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81c6c:	e720      	b.n	81ab0 <__adddf3+0x138>
   81c6e:	bf00      	nop

00081c70 <__aeabi_ul2d>:
   81c70:	ea50 0201 	orrs.w	r2, r0, r1
   81c74:	bf08      	it	eq
   81c76:	4770      	bxeq	lr
   81c78:	b530      	push	{r4, r5, lr}
   81c7a:	f04f 0500 	mov.w	r5, #0
   81c7e:	e00a      	b.n	81c96 <__aeabi_l2d+0x16>

00081c80 <__aeabi_l2d>:
   81c80:	ea50 0201 	orrs.w	r2, r0, r1
   81c84:	bf08      	it	eq
   81c86:	4770      	bxeq	lr
   81c88:	b530      	push	{r4, r5, lr}
   81c8a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   81c8e:	d502      	bpl.n	81c96 <__aeabi_l2d+0x16>
   81c90:	4240      	negs	r0, r0
   81c92:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81c96:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81c9a:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81c9e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   81ca2:	f43f aedc 	beq.w	81a5e <__adddf3+0xe6>
   81ca6:	f04f 0203 	mov.w	r2, #3
   81caa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81cae:	bf18      	it	ne
   81cb0:	3203      	addne	r2, #3
   81cb2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81cb6:	bf18      	it	ne
   81cb8:	3203      	addne	r2, #3
   81cba:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   81cbe:	f1c2 0320 	rsb	r3, r2, #32
   81cc2:	fa00 fc03 	lsl.w	ip, r0, r3
   81cc6:	fa20 f002 	lsr.w	r0, r0, r2
   81cca:	fa01 fe03 	lsl.w	lr, r1, r3
   81cce:	ea40 000e 	orr.w	r0, r0, lr
   81cd2:	fa21 f102 	lsr.w	r1, r1, r2
   81cd6:	4414      	add	r4, r2
   81cd8:	e6c1      	b.n	81a5e <__adddf3+0xe6>
   81cda:	bf00      	nop

00081cdc <__aeabi_dmul>:
   81cdc:	b570      	push	{r4, r5, r6, lr}
   81cde:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81ce2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81ce6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81cea:	bf1d      	ittte	ne
   81cec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81cf0:	ea94 0f0c 	teqne	r4, ip
   81cf4:	ea95 0f0c 	teqne	r5, ip
   81cf8:	f000 f8de 	bleq	81eb8 <__aeabi_dmul+0x1dc>
   81cfc:	442c      	add	r4, r5
   81cfe:	ea81 0603 	eor.w	r6, r1, r3
   81d02:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   81d06:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   81d0a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   81d0e:	bf18      	it	ne
   81d10:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   81d14:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81d18:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81d1c:	d038      	beq.n	81d90 <__aeabi_dmul+0xb4>
   81d1e:	fba0 ce02 	umull	ip, lr, r0, r2
   81d22:	f04f 0500 	mov.w	r5, #0
   81d26:	fbe1 e502 	umlal	lr, r5, r1, r2
   81d2a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   81d2e:	fbe0 e503 	umlal	lr, r5, r0, r3
   81d32:	f04f 0600 	mov.w	r6, #0
   81d36:	fbe1 5603 	umlal	r5, r6, r1, r3
   81d3a:	f09c 0f00 	teq	ip, #0
   81d3e:	bf18      	it	ne
   81d40:	f04e 0e01 	orrne.w	lr, lr, #1
   81d44:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   81d48:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   81d4c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   81d50:	d204      	bcs.n	81d5c <__aeabi_dmul+0x80>
   81d52:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   81d56:	416d      	adcs	r5, r5
   81d58:	eb46 0606 	adc.w	r6, r6, r6
   81d5c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   81d60:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   81d64:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   81d68:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   81d6c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   81d70:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   81d74:	bf88      	it	hi
   81d76:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81d7a:	d81e      	bhi.n	81dba <__aeabi_dmul+0xde>
   81d7c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   81d80:	bf08      	it	eq
   81d82:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   81d86:	f150 0000 	adcs.w	r0, r0, #0
   81d8a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81d8e:	bd70      	pop	{r4, r5, r6, pc}
   81d90:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   81d94:	ea46 0101 	orr.w	r1, r6, r1
   81d98:	ea40 0002 	orr.w	r0, r0, r2
   81d9c:	ea81 0103 	eor.w	r1, r1, r3
   81da0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   81da4:	bfc2      	ittt	gt
   81da6:	ebd4 050c 	rsbsgt	r5, r4, ip
   81daa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81dae:	bd70      	popgt	{r4, r5, r6, pc}
   81db0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81db4:	f04f 0e00 	mov.w	lr, #0
   81db8:	3c01      	subs	r4, #1
   81dba:	f300 80ab 	bgt.w	81f14 <__aeabi_dmul+0x238>
   81dbe:	f114 0f36 	cmn.w	r4, #54	; 0x36
   81dc2:	bfde      	ittt	le
   81dc4:	2000      	movle	r0, #0
   81dc6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   81dca:	bd70      	pople	{r4, r5, r6, pc}
   81dcc:	f1c4 0400 	rsb	r4, r4, #0
   81dd0:	3c20      	subs	r4, #32
   81dd2:	da35      	bge.n	81e40 <__aeabi_dmul+0x164>
   81dd4:	340c      	adds	r4, #12
   81dd6:	dc1b      	bgt.n	81e10 <__aeabi_dmul+0x134>
   81dd8:	f104 0414 	add.w	r4, r4, #20
   81ddc:	f1c4 0520 	rsb	r5, r4, #32
   81de0:	fa00 f305 	lsl.w	r3, r0, r5
   81de4:	fa20 f004 	lsr.w	r0, r0, r4
   81de8:	fa01 f205 	lsl.w	r2, r1, r5
   81dec:	ea40 0002 	orr.w	r0, r0, r2
   81df0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   81df4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81df8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81dfc:	fa21 f604 	lsr.w	r6, r1, r4
   81e00:	eb42 0106 	adc.w	r1, r2, r6
   81e04:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81e08:	bf08      	it	eq
   81e0a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81e0e:	bd70      	pop	{r4, r5, r6, pc}
   81e10:	f1c4 040c 	rsb	r4, r4, #12
   81e14:	f1c4 0520 	rsb	r5, r4, #32
   81e18:	fa00 f304 	lsl.w	r3, r0, r4
   81e1c:	fa20 f005 	lsr.w	r0, r0, r5
   81e20:	fa01 f204 	lsl.w	r2, r1, r4
   81e24:	ea40 0002 	orr.w	r0, r0, r2
   81e28:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81e2c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81e30:	f141 0100 	adc.w	r1, r1, #0
   81e34:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81e38:	bf08      	it	eq
   81e3a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81e3e:	bd70      	pop	{r4, r5, r6, pc}
   81e40:	f1c4 0520 	rsb	r5, r4, #32
   81e44:	fa00 f205 	lsl.w	r2, r0, r5
   81e48:	ea4e 0e02 	orr.w	lr, lr, r2
   81e4c:	fa20 f304 	lsr.w	r3, r0, r4
   81e50:	fa01 f205 	lsl.w	r2, r1, r5
   81e54:	ea43 0302 	orr.w	r3, r3, r2
   81e58:	fa21 f004 	lsr.w	r0, r1, r4
   81e5c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81e60:	fa21 f204 	lsr.w	r2, r1, r4
   81e64:	ea20 0002 	bic.w	r0, r0, r2
   81e68:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   81e6c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81e70:	bf08      	it	eq
   81e72:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81e76:	bd70      	pop	{r4, r5, r6, pc}
   81e78:	f094 0f00 	teq	r4, #0
   81e7c:	d10f      	bne.n	81e9e <__aeabi_dmul+0x1c2>
   81e7e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   81e82:	0040      	lsls	r0, r0, #1
   81e84:	eb41 0101 	adc.w	r1, r1, r1
   81e88:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81e8c:	bf08      	it	eq
   81e8e:	3c01      	subeq	r4, #1
   81e90:	d0f7      	beq.n	81e82 <__aeabi_dmul+0x1a6>
   81e92:	ea41 0106 	orr.w	r1, r1, r6
   81e96:	f095 0f00 	teq	r5, #0
   81e9a:	bf18      	it	ne
   81e9c:	4770      	bxne	lr
   81e9e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   81ea2:	0052      	lsls	r2, r2, #1
   81ea4:	eb43 0303 	adc.w	r3, r3, r3
   81ea8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   81eac:	bf08      	it	eq
   81eae:	3d01      	subeq	r5, #1
   81eb0:	d0f7      	beq.n	81ea2 <__aeabi_dmul+0x1c6>
   81eb2:	ea43 0306 	orr.w	r3, r3, r6
   81eb6:	4770      	bx	lr
   81eb8:	ea94 0f0c 	teq	r4, ip
   81ebc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81ec0:	bf18      	it	ne
   81ec2:	ea95 0f0c 	teqne	r5, ip
   81ec6:	d00c      	beq.n	81ee2 <__aeabi_dmul+0x206>
   81ec8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81ecc:	bf18      	it	ne
   81ece:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81ed2:	d1d1      	bne.n	81e78 <__aeabi_dmul+0x19c>
   81ed4:	ea81 0103 	eor.w	r1, r1, r3
   81ed8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81edc:	f04f 0000 	mov.w	r0, #0
   81ee0:	bd70      	pop	{r4, r5, r6, pc}
   81ee2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81ee6:	bf06      	itte	eq
   81ee8:	4610      	moveq	r0, r2
   81eea:	4619      	moveq	r1, r3
   81eec:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81ef0:	d019      	beq.n	81f26 <__aeabi_dmul+0x24a>
   81ef2:	ea94 0f0c 	teq	r4, ip
   81ef6:	d102      	bne.n	81efe <__aeabi_dmul+0x222>
   81ef8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   81efc:	d113      	bne.n	81f26 <__aeabi_dmul+0x24a>
   81efe:	ea95 0f0c 	teq	r5, ip
   81f02:	d105      	bne.n	81f10 <__aeabi_dmul+0x234>
   81f04:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   81f08:	bf1c      	itt	ne
   81f0a:	4610      	movne	r0, r2
   81f0c:	4619      	movne	r1, r3
   81f0e:	d10a      	bne.n	81f26 <__aeabi_dmul+0x24a>
   81f10:	ea81 0103 	eor.w	r1, r1, r3
   81f14:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81f18:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81f1c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81f20:	f04f 0000 	mov.w	r0, #0
   81f24:	bd70      	pop	{r4, r5, r6, pc}
   81f26:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81f2a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   81f2e:	bd70      	pop	{r4, r5, r6, pc}

00081f30 <__aeabi_ddiv>:
   81f30:	b570      	push	{r4, r5, r6, lr}
   81f32:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81f36:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81f3a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81f3e:	bf1d      	ittte	ne
   81f40:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81f44:	ea94 0f0c 	teqne	r4, ip
   81f48:	ea95 0f0c 	teqne	r5, ip
   81f4c:	f000 f8a7 	bleq	8209e <__aeabi_ddiv+0x16e>
   81f50:	eba4 0405 	sub.w	r4, r4, r5
   81f54:	ea81 0e03 	eor.w	lr, r1, r3
   81f58:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81f5c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81f60:	f000 8088 	beq.w	82074 <__aeabi_ddiv+0x144>
   81f64:	ea4f 3303 	mov.w	r3, r3, lsl #12
   81f68:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   81f6c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   81f70:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   81f74:	ea4f 2202 	mov.w	r2, r2, lsl #8
   81f78:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   81f7c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   81f80:	ea4f 2600 	mov.w	r6, r0, lsl #8
   81f84:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   81f88:	429d      	cmp	r5, r3
   81f8a:	bf08      	it	eq
   81f8c:	4296      	cmpeq	r6, r2
   81f8e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   81f92:	f504 7440 	add.w	r4, r4, #768	; 0x300
   81f96:	d202      	bcs.n	81f9e <__aeabi_ddiv+0x6e>
   81f98:	085b      	lsrs	r3, r3, #1
   81f9a:	ea4f 0232 	mov.w	r2, r2, rrx
   81f9e:	1ab6      	subs	r6, r6, r2
   81fa0:	eb65 0503 	sbc.w	r5, r5, r3
   81fa4:	085b      	lsrs	r3, r3, #1
   81fa6:	ea4f 0232 	mov.w	r2, r2, rrx
   81faa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   81fae:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   81fb2:	ebb6 0e02 	subs.w	lr, r6, r2
   81fb6:	eb75 0e03 	sbcs.w	lr, r5, r3
   81fba:	bf22      	ittt	cs
   81fbc:	1ab6      	subcs	r6, r6, r2
   81fbe:	4675      	movcs	r5, lr
   81fc0:	ea40 000c 	orrcs.w	r0, r0, ip
   81fc4:	085b      	lsrs	r3, r3, #1
   81fc6:	ea4f 0232 	mov.w	r2, r2, rrx
   81fca:	ebb6 0e02 	subs.w	lr, r6, r2
   81fce:	eb75 0e03 	sbcs.w	lr, r5, r3
   81fd2:	bf22      	ittt	cs
   81fd4:	1ab6      	subcs	r6, r6, r2
   81fd6:	4675      	movcs	r5, lr
   81fd8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81fdc:	085b      	lsrs	r3, r3, #1
   81fde:	ea4f 0232 	mov.w	r2, r2, rrx
   81fe2:	ebb6 0e02 	subs.w	lr, r6, r2
   81fe6:	eb75 0e03 	sbcs.w	lr, r5, r3
   81fea:	bf22      	ittt	cs
   81fec:	1ab6      	subcs	r6, r6, r2
   81fee:	4675      	movcs	r5, lr
   81ff0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   81ff4:	085b      	lsrs	r3, r3, #1
   81ff6:	ea4f 0232 	mov.w	r2, r2, rrx
   81ffa:	ebb6 0e02 	subs.w	lr, r6, r2
   81ffe:	eb75 0e03 	sbcs.w	lr, r5, r3
   82002:	bf22      	ittt	cs
   82004:	1ab6      	subcs	r6, r6, r2
   82006:	4675      	movcs	r5, lr
   82008:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   8200c:	ea55 0e06 	orrs.w	lr, r5, r6
   82010:	d018      	beq.n	82044 <__aeabi_ddiv+0x114>
   82012:	ea4f 1505 	mov.w	r5, r5, lsl #4
   82016:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   8201a:	ea4f 1606 	mov.w	r6, r6, lsl #4
   8201e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   82022:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   82026:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   8202a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   8202e:	d1c0      	bne.n	81fb2 <__aeabi_ddiv+0x82>
   82030:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82034:	d10b      	bne.n	8204e <__aeabi_ddiv+0x11e>
   82036:	ea41 0100 	orr.w	r1, r1, r0
   8203a:	f04f 0000 	mov.w	r0, #0
   8203e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   82042:	e7b6      	b.n	81fb2 <__aeabi_ddiv+0x82>
   82044:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82048:	bf04      	itt	eq
   8204a:	4301      	orreq	r1, r0
   8204c:	2000      	moveq	r0, #0
   8204e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   82052:	bf88      	it	hi
   82054:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   82058:	f63f aeaf 	bhi.w	81dba <__aeabi_dmul+0xde>
   8205c:	ebb5 0c03 	subs.w	ip, r5, r3
   82060:	bf04      	itt	eq
   82062:	ebb6 0c02 	subseq.w	ip, r6, r2
   82066:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8206a:	f150 0000 	adcs.w	r0, r0, #0
   8206e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82072:	bd70      	pop	{r4, r5, r6, pc}
   82074:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   82078:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   8207c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   82080:	bfc2      	ittt	gt
   82082:	ebd4 050c 	rsbsgt	r5, r4, ip
   82086:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8208a:	bd70      	popgt	{r4, r5, r6, pc}
   8208c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82090:	f04f 0e00 	mov.w	lr, #0
   82094:	3c01      	subs	r4, #1
   82096:	e690      	b.n	81dba <__aeabi_dmul+0xde>
   82098:	ea45 0e06 	orr.w	lr, r5, r6
   8209c:	e68d      	b.n	81dba <__aeabi_dmul+0xde>
   8209e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   820a2:	ea94 0f0c 	teq	r4, ip
   820a6:	bf08      	it	eq
   820a8:	ea95 0f0c 	teqeq	r5, ip
   820ac:	f43f af3b 	beq.w	81f26 <__aeabi_dmul+0x24a>
   820b0:	ea94 0f0c 	teq	r4, ip
   820b4:	d10a      	bne.n	820cc <__aeabi_ddiv+0x19c>
   820b6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   820ba:	f47f af34 	bne.w	81f26 <__aeabi_dmul+0x24a>
   820be:	ea95 0f0c 	teq	r5, ip
   820c2:	f47f af25 	bne.w	81f10 <__aeabi_dmul+0x234>
   820c6:	4610      	mov	r0, r2
   820c8:	4619      	mov	r1, r3
   820ca:	e72c      	b.n	81f26 <__aeabi_dmul+0x24a>
   820cc:	ea95 0f0c 	teq	r5, ip
   820d0:	d106      	bne.n	820e0 <__aeabi_ddiv+0x1b0>
   820d2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   820d6:	f43f aefd 	beq.w	81ed4 <__aeabi_dmul+0x1f8>
   820da:	4610      	mov	r0, r2
   820dc:	4619      	mov	r1, r3
   820de:	e722      	b.n	81f26 <__aeabi_dmul+0x24a>
   820e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   820e4:	bf18      	it	ne
   820e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   820ea:	f47f aec5 	bne.w	81e78 <__aeabi_dmul+0x19c>
   820ee:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   820f2:	f47f af0d 	bne.w	81f10 <__aeabi_dmul+0x234>
   820f6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   820fa:	f47f aeeb 	bne.w	81ed4 <__aeabi_dmul+0x1f8>
   820fe:	e712      	b.n	81f26 <__aeabi_dmul+0x24a>

00082100 <__gedf2>:
   82100:	f04f 3cff 	mov.w	ip, #4294967295
   82104:	e006      	b.n	82114 <__cmpdf2+0x4>
   82106:	bf00      	nop

00082108 <__ledf2>:
   82108:	f04f 0c01 	mov.w	ip, #1
   8210c:	e002      	b.n	82114 <__cmpdf2+0x4>
   8210e:	bf00      	nop

00082110 <__cmpdf2>:
   82110:	f04f 0c01 	mov.w	ip, #1
   82114:	f84d cd04 	str.w	ip, [sp, #-4]!
   82118:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   8211c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   82120:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   82124:	bf18      	it	ne
   82126:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   8212a:	d01b      	beq.n	82164 <__cmpdf2+0x54>
   8212c:	b001      	add	sp, #4
   8212e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   82132:	bf0c      	ite	eq
   82134:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   82138:	ea91 0f03 	teqne	r1, r3
   8213c:	bf02      	ittt	eq
   8213e:	ea90 0f02 	teqeq	r0, r2
   82142:	2000      	moveq	r0, #0
   82144:	4770      	bxeq	lr
   82146:	f110 0f00 	cmn.w	r0, #0
   8214a:	ea91 0f03 	teq	r1, r3
   8214e:	bf58      	it	pl
   82150:	4299      	cmppl	r1, r3
   82152:	bf08      	it	eq
   82154:	4290      	cmpeq	r0, r2
   82156:	bf2c      	ite	cs
   82158:	17d8      	asrcs	r0, r3, #31
   8215a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   8215e:	f040 0001 	orr.w	r0, r0, #1
   82162:	4770      	bx	lr
   82164:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   82168:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8216c:	d102      	bne.n	82174 <__cmpdf2+0x64>
   8216e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   82172:	d107      	bne.n	82184 <__cmpdf2+0x74>
   82174:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   82178:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8217c:	d1d6      	bne.n	8212c <__cmpdf2+0x1c>
   8217e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   82182:	d0d3      	beq.n	8212c <__cmpdf2+0x1c>
   82184:	f85d 0b04 	ldr.w	r0, [sp], #4
   82188:	4770      	bx	lr
   8218a:	bf00      	nop

0008218c <__aeabi_cdrcmple>:
   8218c:	4684      	mov	ip, r0
   8218e:	4610      	mov	r0, r2
   82190:	4662      	mov	r2, ip
   82192:	468c      	mov	ip, r1
   82194:	4619      	mov	r1, r3
   82196:	4663      	mov	r3, ip
   82198:	e000      	b.n	8219c <__aeabi_cdcmpeq>
   8219a:	bf00      	nop

0008219c <__aeabi_cdcmpeq>:
   8219c:	b501      	push	{r0, lr}
   8219e:	f7ff ffb7 	bl	82110 <__cmpdf2>
   821a2:	2800      	cmp	r0, #0
   821a4:	bf48      	it	mi
   821a6:	f110 0f00 	cmnmi.w	r0, #0
   821aa:	bd01      	pop	{r0, pc}

000821ac <__aeabi_dcmpeq>:
   821ac:	f84d ed08 	str.w	lr, [sp, #-8]!
   821b0:	f7ff fff4 	bl	8219c <__aeabi_cdcmpeq>
   821b4:	bf0c      	ite	eq
   821b6:	2001      	moveq	r0, #1
   821b8:	2000      	movne	r0, #0
   821ba:	f85d fb08 	ldr.w	pc, [sp], #8
   821be:	bf00      	nop

000821c0 <__aeabi_dcmplt>:
   821c0:	f84d ed08 	str.w	lr, [sp, #-8]!
   821c4:	f7ff ffea 	bl	8219c <__aeabi_cdcmpeq>
   821c8:	bf34      	ite	cc
   821ca:	2001      	movcc	r0, #1
   821cc:	2000      	movcs	r0, #0
   821ce:	f85d fb08 	ldr.w	pc, [sp], #8
   821d2:	bf00      	nop

000821d4 <__aeabi_dcmple>:
   821d4:	f84d ed08 	str.w	lr, [sp, #-8]!
   821d8:	f7ff ffe0 	bl	8219c <__aeabi_cdcmpeq>
   821dc:	bf94      	ite	ls
   821de:	2001      	movls	r0, #1
   821e0:	2000      	movhi	r0, #0
   821e2:	f85d fb08 	ldr.w	pc, [sp], #8
   821e6:	bf00      	nop

000821e8 <__aeabi_dcmpge>:
   821e8:	f84d ed08 	str.w	lr, [sp, #-8]!
   821ec:	f7ff ffce 	bl	8218c <__aeabi_cdrcmple>
   821f0:	bf94      	ite	ls
   821f2:	2001      	movls	r0, #1
   821f4:	2000      	movhi	r0, #0
   821f6:	f85d fb08 	ldr.w	pc, [sp], #8
   821fa:	bf00      	nop

000821fc <__aeabi_dcmpgt>:
   821fc:	f84d ed08 	str.w	lr, [sp, #-8]!
   82200:	f7ff ffc4 	bl	8218c <__aeabi_cdrcmple>
   82204:	bf34      	ite	cc
   82206:	2001      	movcc	r0, #1
   82208:	2000      	movcs	r0, #0
   8220a:	f85d fb08 	ldr.w	pc, [sp], #8
   8220e:	bf00      	nop

00082210 <__aeabi_d2iz>:
   82210:	ea4f 0241 	mov.w	r2, r1, lsl #1
   82214:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   82218:	d215      	bcs.n	82246 <__aeabi_d2iz+0x36>
   8221a:	d511      	bpl.n	82240 <__aeabi_d2iz+0x30>
   8221c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   82220:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   82224:	d912      	bls.n	8224c <__aeabi_d2iz+0x3c>
   82226:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8222a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8222e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   82232:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82236:	fa23 f002 	lsr.w	r0, r3, r2
   8223a:	bf18      	it	ne
   8223c:	4240      	negne	r0, r0
   8223e:	4770      	bx	lr
   82240:	f04f 0000 	mov.w	r0, #0
   82244:	4770      	bx	lr
   82246:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   8224a:	d105      	bne.n	82258 <__aeabi_d2iz+0x48>
   8224c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   82250:	bf08      	it	eq
   82252:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   82256:	4770      	bx	lr
   82258:	f04f 0000 	mov.w	r0, #0
   8225c:	4770      	bx	lr
   8225e:	bf00      	nop

00082260 <__aeabi_d2uiz>:
   82260:	004a      	lsls	r2, r1, #1
   82262:	d211      	bcs.n	82288 <__aeabi_d2uiz+0x28>
   82264:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   82268:	d211      	bcs.n	8228e <__aeabi_d2uiz+0x2e>
   8226a:	d50d      	bpl.n	82288 <__aeabi_d2uiz+0x28>
   8226c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   82270:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   82274:	d40e      	bmi.n	82294 <__aeabi_d2uiz+0x34>
   82276:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8227a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8227e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   82282:	fa23 f002 	lsr.w	r0, r3, r2
   82286:	4770      	bx	lr
   82288:	f04f 0000 	mov.w	r0, #0
   8228c:	4770      	bx	lr
   8228e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   82292:	d102      	bne.n	8229a <__aeabi_d2uiz+0x3a>
   82294:	f04f 30ff 	mov.w	r0, #4294967295
   82298:	4770      	bx	lr
   8229a:	f04f 0000 	mov.w	r0, #0
   8229e:	4770      	bx	lr

000822a0 <__aeabi_uldivmod>:
   822a0:	b94b      	cbnz	r3, 822b6 <__aeabi_uldivmod+0x16>
   822a2:	b942      	cbnz	r2, 822b6 <__aeabi_uldivmod+0x16>
   822a4:	2900      	cmp	r1, #0
   822a6:	bf08      	it	eq
   822a8:	2800      	cmpeq	r0, #0
   822aa:	d002      	beq.n	822b2 <__aeabi_uldivmod+0x12>
   822ac:	f04f 31ff 	mov.w	r1, #4294967295
   822b0:	4608      	mov	r0, r1
   822b2:	f000 b83b 	b.w	8232c <__aeabi_idiv0>
   822b6:	b082      	sub	sp, #8
   822b8:	46ec      	mov	ip, sp
   822ba:	e92d 5000 	stmdb	sp!, {ip, lr}
   822be:	f000 f81d 	bl	822fc <__gnu_uldivmod_helper>
   822c2:	f8dd e004 	ldr.w	lr, [sp, #4]
   822c6:	b002      	add	sp, #8
   822c8:	bc0c      	pop	{r2, r3}
   822ca:	4770      	bx	lr

000822cc <__gnu_ldivmod_helper>:
   822cc:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   822d0:	9e08      	ldr	r6, [sp, #32]
   822d2:	4614      	mov	r4, r2
   822d4:	461d      	mov	r5, r3
   822d6:	4680      	mov	r8, r0
   822d8:	4689      	mov	r9, r1
   822da:	f000 f829 	bl	82330 <__divdi3>
   822de:	fb04 f301 	mul.w	r3, r4, r1
   822e2:	fba4 ab00 	umull	sl, fp, r4, r0
   822e6:	fb00 3205 	mla	r2, r0, r5, r3
   822ea:	4493      	add	fp, r2
   822ec:	ebb8 080a 	subs.w	r8, r8, sl
   822f0:	eb69 090b 	sbc.w	r9, r9, fp
   822f4:	e9c6 8900 	strd	r8, r9, [r6]
   822f8:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

000822fc <__gnu_uldivmod_helper>:
   822fc:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   82300:	9e08      	ldr	r6, [sp, #32]
   82302:	4614      	mov	r4, r2
   82304:	461d      	mov	r5, r3
   82306:	4680      	mov	r8, r0
   82308:	4689      	mov	r9, r1
   8230a:	f000 f961 	bl	825d0 <__udivdi3>
   8230e:	fb00 f505 	mul.w	r5, r0, r5
   82312:	fba0 ab04 	umull	sl, fp, r0, r4
   82316:	fb04 5401 	mla	r4, r4, r1, r5
   8231a:	44a3      	add	fp, r4
   8231c:	ebb8 080a 	subs.w	r8, r8, sl
   82320:	eb69 090b 	sbc.w	r9, r9, fp
   82324:	e9c6 8900 	strd	r8, r9, [r6]
   82328:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0008232c <__aeabi_idiv0>:
   8232c:	4770      	bx	lr
   8232e:	bf00      	nop

00082330 <__divdi3>:
   82330:	2900      	cmp	r1, #0
   82332:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   82336:	f2c0 80a1 	blt.w	8247c <__divdi3+0x14c>
   8233a:	2400      	movs	r4, #0
   8233c:	2b00      	cmp	r3, #0
   8233e:	f2c0 8098 	blt.w	82472 <__divdi3+0x142>
   82342:	4615      	mov	r5, r2
   82344:	4606      	mov	r6, r0
   82346:	460f      	mov	r7, r1
   82348:	2b00      	cmp	r3, #0
   8234a:	d13f      	bne.n	823cc <__divdi3+0x9c>
   8234c:	428a      	cmp	r2, r1
   8234e:	d958      	bls.n	82402 <__divdi3+0xd2>
   82350:	fab2 f382 	clz	r3, r2
   82354:	b14b      	cbz	r3, 8236a <__divdi3+0x3a>
   82356:	f1c3 0220 	rsb	r2, r3, #32
   8235a:	fa01 f703 	lsl.w	r7, r1, r3
   8235e:	fa20 f202 	lsr.w	r2, r0, r2
   82362:	409d      	lsls	r5, r3
   82364:	fa00 f603 	lsl.w	r6, r0, r3
   82368:	4317      	orrs	r7, r2
   8236a:	0c29      	lsrs	r1, r5, #16
   8236c:	fbb7 f2f1 	udiv	r2, r7, r1
   82370:	fb01 7712 	mls	r7, r1, r2, r7
   82374:	b2a8      	uxth	r0, r5
   82376:	fb00 f302 	mul.w	r3, r0, r2
   8237a:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   8237e:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   82382:	42bb      	cmp	r3, r7
   82384:	d909      	bls.n	8239a <__divdi3+0x6a>
   82386:	197f      	adds	r7, r7, r5
   82388:	f102 3cff 	add.w	ip, r2, #4294967295
   8238c:	f080 8105 	bcs.w	8259a <__divdi3+0x26a>
   82390:	42bb      	cmp	r3, r7
   82392:	f240 8102 	bls.w	8259a <__divdi3+0x26a>
   82396:	3a02      	subs	r2, #2
   82398:	442f      	add	r7, r5
   8239a:	1aff      	subs	r7, r7, r3
   8239c:	fbb7 f3f1 	udiv	r3, r7, r1
   823a0:	fb01 7113 	mls	r1, r1, r3, r7
   823a4:	fb00 f003 	mul.w	r0, r0, r3
   823a8:	b2b6      	uxth	r6, r6
   823aa:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   823ae:	4288      	cmp	r0, r1
   823b0:	d908      	bls.n	823c4 <__divdi3+0x94>
   823b2:	1949      	adds	r1, r1, r5
   823b4:	f103 37ff 	add.w	r7, r3, #4294967295
   823b8:	f080 80f1 	bcs.w	8259e <__divdi3+0x26e>
   823bc:	4288      	cmp	r0, r1
   823be:	f240 80ee 	bls.w	8259e <__divdi3+0x26e>
   823c2:	3b02      	subs	r3, #2
   823c4:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   823c8:	2300      	movs	r3, #0
   823ca:	e003      	b.n	823d4 <__divdi3+0xa4>
   823cc:	428b      	cmp	r3, r1
   823ce:	d90a      	bls.n	823e6 <__divdi3+0xb6>
   823d0:	2300      	movs	r3, #0
   823d2:	461a      	mov	r2, r3
   823d4:	4610      	mov	r0, r2
   823d6:	4619      	mov	r1, r3
   823d8:	b114      	cbz	r4, 823e0 <__divdi3+0xb0>
   823da:	4240      	negs	r0, r0
   823dc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   823e0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   823e4:	4770      	bx	lr
   823e6:	fab3 f883 	clz	r8, r3
   823ea:	f1b8 0f00 	cmp.w	r8, #0
   823ee:	f040 8088 	bne.w	82502 <__divdi3+0x1d2>
   823f2:	428b      	cmp	r3, r1
   823f4:	d302      	bcc.n	823fc <__divdi3+0xcc>
   823f6:	4282      	cmp	r2, r0
   823f8:	f200 80e2 	bhi.w	825c0 <__divdi3+0x290>
   823fc:	2300      	movs	r3, #0
   823fe:	2201      	movs	r2, #1
   82400:	e7e8      	b.n	823d4 <__divdi3+0xa4>
   82402:	b912      	cbnz	r2, 8240a <__divdi3+0xda>
   82404:	2301      	movs	r3, #1
   82406:	fbb3 f5f2 	udiv	r5, r3, r2
   8240a:	fab5 f285 	clz	r2, r5
   8240e:	2a00      	cmp	r2, #0
   82410:	d13a      	bne.n	82488 <__divdi3+0x158>
   82412:	1b7f      	subs	r7, r7, r5
   82414:	0c28      	lsrs	r0, r5, #16
   82416:	fa1f fc85 	uxth.w	ip, r5
   8241a:	2301      	movs	r3, #1
   8241c:	fbb7 f1f0 	udiv	r1, r7, r0
   82420:	fb00 7711 	mls	r7, r0, r1, r7
   82424:	fb0c f201 	mul.w	r2, ip, r1
   82428:	ea4f 4816 	mov.w	r8, r6, lsr #16
   8242c:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   82430:	42ba      	cmp	r2, r7
   82432:	d907      	bls.n	82444 <__divdi3+0x114>
   82434:	197f      	adds	r7, r7, r5
   82436:	f101 38ff 	add.w	r8, r1, #4294967295
   8243a:	d202      	bcs.n	82442 <__divdi3+0x112>
   8243c:	42ba      	cmp	r2, r7
   8243e:	f200 80c4 	bhi.w	825ca <__divdi3+0x29a>
   82442:	4641      	mov	r1, r8
   82444:	1abf      	subs	r7, r7, r2
   82446:	fbb7 f2f0 	udiv	r2, r7, r0
   8244a:	fb00 7012 	mls	r0, r0, r2, r7
   8244e:	fb0c fc02 	mul.w	ip, ip, r2
   82452:	b2b6      	uxth	r6, r6
   82454:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   82458:	4584      	cmp	ip, r0
   8245a:	d907      	bls.n	8246c <__divdi3+0x13c>
   8245c:	1940      	adds	r0, r0, r5
   8245e:	f102 37ff 	add.w	r7, r2, #4294967295
   82462:	d202      	bcs.n	8246a <__divdi3+0x13a>
   82464:	4584      	cmp	ip, r0
   82466:	f200 80ae 	bhi.w	825c6 <__divdi3+0x296>
   8246a:	463a      	mov	r2, r7
   8246c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   82470:	e7b0      	b.n	823d4 <__divdi3+0xa4>
   82472:	43e4      	mvns	r4, r4
   82474:	4252      	negs	r2, r2
   82476:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   8247a:	e762      	b.n	82342 <__divdi3+0x12>
   8247c:	4240      	negs	r0, r0
   8247e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82482:	f04f 34ff 	mov.w	r4, #4294967295
   82486:	e759      	b.n	8233c <__divdi3+0xc>
   82488:	4095      	lsls	r5, r2
   8248a:	f1c2 0920 	rsb	r9, r2, #32
   8248e:	fa27 f109 	lsr.w	r1, r7, r9
   82492:	fa26 f909 	lsr.w	r9, r6, r9
   82496:	4097      	lsls	r7, r2
   82498:	0c28      	lsrs	r0, r5, #16
   8249a:	fbb1 f8f0 	udiv	r8, r1, r0
   8249e:	fb00 1118 	mls	r1, r0, r8, r1
   824a2:	fa1f fc85 	uxth.w	ip, r5
   824a6:	fb0c f308 	mul.w	r3, ip, r8
   824aa:	ea49 0907 	orr.w	r9, r9, r7
   824ae:	ea4f 4719 	mov.w	r7, r9, lsr #16
   824b2:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   824b6:	428b      	cmp	r3, r1
   824b8:	fa06 f602 	lsl.w	r6, r6, r2
   824bc:	d908      	bls.n	824d0 <__divdi3+0x1a0>
   824be:	1949      	adds	r1, r1, r5
   824c0:	f108 32ff 	add.w	r2, r8, #4294967295
   824c4:	d27a      	bcs.n	825bc <__divdi3+0x28c>
   824c6:	428b      	cmp	r3, r1
   824c8:	d978      	bls.n	825bc <__divdi3+0x28c>
   824ca:	f1a8 0802 	sub.w	r8, r8, #2
   824ce:	4429      	add	r1, r5
   824d0:	1ac9      	subs	r1, r1, r3
   824d2:	fbb1 f3f0 	udiv	r3, r1, r0
   824d6:	fb00 1713 	mls	r7, r0, r3, r1
   824da:	fb0c f203 	mul.w	r2, ip, r3
   824de:	fa1f f989 	uxth.w	r9, r9
   824e2:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   824e6:	42ba      	cmp	r2, r7
   824e8:	d907      	bls.n	824fa <__divdi3+0x1ca>
   824ea:	197f      	adds	r7, r7, r5
   824ec:	f103 31ff 	add.w	r1, r3, #4294967295
   824f0:	d260      	bcs.n	825b4 <__divdi3+0x284>
   824f2:	42ba      	cmp	r2, r7
   824f4:	d95e      	bls.n	825b4 <__divdi3+0x284>
   824f6:	3b02      	subs	r3, #2
   824f8:	442f      	add	r7, r5
   824fa:	1abf      	subs	r7, r7, r2
   824fc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   82500:	e78c      	b.n	8241c <__divdi3+0xec>
   82502:	f1c8 0220 	rsb	r2, r8, #32
   82506:	fa25 f102 	lsr.w	r1, r5, r2
   8250a:	fa03 fc08 	lsl.w	ip, r3, r8
   8250e:	fa27 f302 	lsr.w	r3, r7, r2
   82512:	fa20 f202 	lsr.w	r2, r0, r2
   82516:	fa07 f708 	lsl.w	r7, r7, r8
   8251a:	ea41 0c0c 	orr.w	ip, r1, ip
   8251e:	ea4f 491c 	mov.w	r9, ip, lsr #16
   82522:	fbb3 f1f9 	udiv	r1, r3, r9
   82526:	fb09 3311 	mls	r3, r9, r1, r3
   8252a:	fa1f fa8c 	uxth.w	sl, ip
   8252e:	fb0a fb01 	mul.w	fp, sl, r1
   82532:	4317      	orrs	r7, r2
   82534:	0c3a      	lsrs	r2, r7, #16
   82536:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   8253a:	459b      	cmp	fp, r3
   8253c:	fa05 f008 	lsl.w	r0, r5, r8
   82540:	d908      	bls.n	82554 <__divdi3+0x224>
   82542:	eb13 030c 	adds.w	r3, r3, ip
   82546:	f101 32ff 	add.w	r2, r1, #4294967295
   8254a:	d235      	bcs.n	825b8 <__divdi3+0x288>
   8254c:	459b      	cmp	fp, r3
   8254e:	d933      	bls.n	825b8 <__divdi3+0x288>
   82550:	3902      	subs	r1, #2
   82552:	4463      	add	r3, ip
   82554:	ebcb 0303 	rsb	r3, fp, r3
   82558:	fbb3 f2f9 	udiv	r2, r3, r9
   8255c:	fb09 3312 	mls	r3, r9, r2, r3
   82560:	fb0a fa02 	mul.w	sl, sl, r2
   82564:	b2bf      	uxth	r7, r7
   82566:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   8256a:	45ba      	cmp	sl, r7
   8256c:	d908      	bls.n	82580 <__divdi3+0x250>
   8256e:	eb17 070c 	adds.w	r7, r7, ip
   82572:	f102 33ff 	add.w	r3, r2, #4294967295
   82576:	d21b      	bcs.n	825b0 <__divdi3+0x280>
   82578:	45ba      	cmp	sl, r7
   8257a:	d919      	bls.n	825b0 <__divdi3+0x280>
   8257c:	3a02      	subs	r2, #2
   8257e:	4467      	add	r7, ip
   82580:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   82584:	fba5 0100 	umull	r0, r1, r5, r0
   82588:	ebca 0707 	rsb	r7, sl, r7
   8258c:	428f      	cmp	r7, r1
   8258e:	f04f 0300 	mov.w	r3, #0
   82592:	d30a      	bcc.n	825aa <__divdi3+0x27a>
   82594:	d005      	beq.n	825a2 <__divdi3+0x272>
   82596:	462a      	mov	r2, r5
   82598:	e71c      	b.n	823d4 <__divdi3+0xa4>
   8259a:	4662      	mov	r2, ip
   8259c:	e6fd      	b.n	8239a <__divdi3+0x6a>
   8259e:	463b      	mov	r3, r7
   825a0:	e710      	b.n	823c4 <__divdi3+0x94>
   825a2:	fa06 f608 	lsl.w	r6, r6, r8
   825a6:	4286      	cmp	r6, r0
   825a8:	d2f5      	bcs.n	82596 <__divdi3+0x266>
   825aa:	1e6a      	subs	r2, r5, #1
   825ac:	2300      	movs	r3, #0
   825ae:	e711      	b.n	823d4 <__divdi3+0xa4>
   825b0:	461a      	mov	r2, r3
   825b2:	e7e5      	b.n	82580 <__divdi3+0x250>
   825b4:	460b      	mov	r3, r1
   825b6:	e7a0      	b.n	824fa <__divdi3+0x1ca>
   825b8:	4611      	mov	r1, r2
   825ba:	e7cb      	b.n	82554 <__divdi3+0x224>
   825bc:	4690      	mov	r8, r2
   825be:	e787      	b.n	824d0 <__divdi3+0x1a0>
   825c0:	4643      	mov	r3, r8
   825c2:	4642      	mov	r2, r8
   825c4:	e706      	b.n	823d4 <__divdi3+0xa4>
   825c6:	3a02      	subs	r2, #2
   825c8:	e750      	b.n	8246c <__divdi3+0x13c>
   825ca:	3902      	subs	r1, #2
   825cc:	442f      	add	r7, r5
   825ce:	e739      	b.n	82444 <__divdi3+0x114>

000825d0 <__udivdi3>:
   825d0:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   825d4:	4614      	mov	r4, r2
   825d6:	4605      	mov	r5, r0
   825d8:	460e      	mov	r6, r1
   825da:	2b00      	cmp	r3, #0
   825dc:	d143      	bne.n	82666 <__udivdi3+0x96>
   825de:	428a      	cmp	r2, r1
   825e0:	d953      	bls.n	8268a <__udivdi3+0xba>
   825e2:	fab2 f782 	clz	r7, r2
   825e6:	b157      	cbz	r7, 825fe <__udivdi3+0x2e>
   825e8:	f1c7 0620 	rsb	r6, r7, #32
   825ec:	fa20 f606 	lsr.w	r6, r0, r6
   825f0:	fa01 f307 	lsl.w	r3, r1, r7
   825f4:	fa02 f407 	lsl.w	r4, r2, r7
   825f8:	fa00 f507 	lsl.w	r5, r0, r7
   825fc:	431e      	orrs	r6, r3
   825fe:	0c21      	lsrs	r1, r4, #16
   82600:	fbb6 f2f1 	udiv	r2, r6, r1
   82604:	fb01 6612 	mls	r6, r1, r2, r6
   82608:	b2a0      	uxth	r0, r4
   8260a:	fb00 f302 	mul.w	r3, r0, r2
   8260e:	0c2f      	lsrs	r7, r5, #16
   82610:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   82614:	42b3      	cmp	r3, r6
   82616:	d909      	bls.n	8262c <__udivdi3+0x5c>
   82618:	1936      	adds	r6, r6, r4
   8261a:	f102 37ff 	add.w	r7, r2, #4294967295
   8261e:	f080 80fd 	bcs.w	8281c <__udivdi3+0x24c>
   82622:	42b3      	cmp	r3, r6
   82624:	f240 80fa 	bls.w	8281c <__udivdi3+0x24c>
   82628:	3a02      	subs	r2, #2
   8262a:	4426      	add	r6, r4
   8262c:	1af6      	subs	r6, r6, r3
   8262e:	fbb6 f3f1 	udiv	r3, r6, r1
   82632:	fb01 6113 	mls	r1, r1, r3, r6
   82636:	fb00 f003 	mul.w	r0, r0, r3
   8263a:	b2ad      	uxth	r5, r5
   8263c:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   82640:	4288      	cmp	r0, r1
   82642:	d908      	bls.n	82656 <__udivdi3+0x86>
   82644:	1909      	adds	r1, r1, r4
   82646:	f103 36ff 	add.w	r6, r3, #4294967295
   8264a:	f080 80e9 	bcs.w	82820 <__udivdi3+0x250>
   8264e:	4288      	cmp	r0, r1
   82650:	f240 80e6 	bls.w	82820 <__udivdi3+0x250>
   82654:	3b02      	subs	r3, #2
   82656:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   8265a:	2300      	movs	r3, #0
   8265c:	4610      	mov	r0, r2
   8265e:	4619      	mov	r1, r3
   82660:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   82664:	4770      	bx	lr
   82666:	428b      	cmp	r3, r1
   82668:	d84c      	bhi.n	82704 <__udivdi3+0x134>
   8266a:	fab3 f683 	clz	r6, r3
   8266e:	2e00      	cmp	r6, #0
   82670:	d14f      	bne.n	82712 <__udivdi3+0x142>
   82672:	428b      	cmp	r3, r1
   82674:	d302      	bcc.n	8267c <__udivdi3+0xac>
   82676:	4282      	cmp	r2, r0
   82678:	f200 80dd 	bhi.w	82836 <__udivdi3+0x266>
   8267c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   82680:	2300      	movs	r3, #0
   82682:	2201      	movs	r2, #1
   82684:	4610      	mov	r0, r2
   82686:	4619      	mov	r1, r3
   82688:	4770      	bx	lr
   8268a:	b912      	cbnz	r2, 82692 <__udivdi3+0xc2>
   8268c:	2401      	movs	r4, #1
   8268e:	fbb4 f4f2 	udiv	r4, r4, r2
   82692:	fab4 f284 	clz	r2, r4
   82696:	2a00      	cmp	r2, #0
   82698:	f040 8082 	bne.w	827a0 <__udivdi3+0x1d0>
   8269c:	1b09      	subs	r1, r1, r4
   8269e:	0c26      	lsrs	r6, r4, #16
   826a0:	b2a7      	uxth	r7, r4
   826a2:	2301      	movs	r3, #1
   826a4:	fbb1 f0f6 	udiv	r0, r1, r6
   826a8:	fb06 1110 	mls	r1, r6, r0, r1
   826ac:	fb07 f200 	mul.w	r2, r7, r0
   826b0:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   826b4:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   826b8:	428a      	cmp	r2, r1
   826ba:	d907      	bls.n	826cc <__udivdi3+0xfc>
   826bc:	1909      	adds	r1, r1, r4
   826be:	f100 3cff 	add.w	ip, r0, #4294967295
   826c2:	d202      	bcs.n	826ca <__udivdi3+0xfa>
   826c4:	428a      	cmp	r2, r1
   826c6:	f200 80c8 	bhi.w	8285a <__udivdi3+0x28a>
   826ca:	4660      	mov	r0, ip
   826cc:	1a89      	subs	r1, r1, r2
   826ce:	fbb1 f2f6 	udiv	r2, r1, r6
   826d2:	fb06 1112 	mls	r1, r6, r2, r1
   826d6:	fb07 f702 	mul.w	r7, r7, r2
   826da:	b2ad      	uxth	r5, r5
   826dc:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   826e0:	42af      	cmp	r7, r5
   826e2:	d908      	bls.n	826f6 <__udivdi3+0x126>
   826e4:	192c      	adds	r4, r5, r4
   826e6:	f102 31ff 	add.w	r1, r2, #4294967295
   826ea:	f080 809b 	bcs.w	82824 <__udivdi3+0x254>
   826ee:	42a7      	cmp	r7, r4
   826f0:	f240 8098 	bls.w	82824 <__udivdi3+0x254>
   826f4:	3a02      	subs	r2, #2
   826f6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   826fa:	4610      	mov	r0, r2
   826fc:	4619      	mov	r1, r3
   826fe:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   82702:	4770      	bx	lr
   82704:	2300      	movs	r3, #0
   82706:	461a      	mov	r2, r3
   82708:	4610      	mov	r0, r2
   8270a:	4619      	mov	r1, r3
   8270c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   82710:	4770      	bx	lr
   82712:	f1c6 0520 	rsb	r5, r6, #32
   82716:	fa22 f705 	lsr.w	r7, r2, r5
   8271a:	fa03 f406 	lsl.w	r4, r3, r6
   8271e:	fa21 f305 	lsr.w	r3, r1, r5
   82722:	fa01 fb06 	lsl.w	fp, r1, r6
   82726:	fa20 f505 	lsr.w	r5, r0, r5
   8272a:	433c      	orrs	r4, r7
   8272c:	ea4f 4814 	mov.w	r8, r4, lsr #16
   82730:	fbb3 fcf8 	udiv	ip, r3, r8
   82734:	fb08 331c 	mls	r3, r8, ip, r3
   82738:	fa1f f984 	uxth.w	r9, r4
   8273c:	fb09 fa0c 	mul.w	sl, r9, ip
   82740:	ea45 0b0b 	orr.w	fp, r5, fp
   82744:	ea4f 451b 	mov.w	r5, fp, lsr #16
   82748:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   8274c:	459a      	cmp	sl, r3
   8274e:	fa02 f206 	lsl.w	r2, r2, r6
   82752:	d904      	bls.n	8275e <__udivdi3+0x18e>
   82754:	191b      	adds	r3, r3, r4
   82756:	f10c 35ff 	add.w	r5, ip, #4294967295
   8275a:	d36f      	bcc.n	8283c <__udivdi3+0x26c>
   8275c:	46ac      	mov	ip, r5
   8275e:	ebca 0303 	rsb	r3, sl, r3
   82762:	fbb3 f5f8 	udiv	r5, r3, r8
   82766:	fb08 3315 	mls	r3, r8, r5, r3
   8276a:	fb09 f905 	mul.w	r9, r9, r5
   8276e:	fa1f fb8b 	uxth.w	fp, fp
   82772:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   82776:	45b9      	cmp	r9, r7
   82778:	d904      	bls.n	82784 <__udivdi3+0x1b4>
   8277a:	193f      	adds	r7, r7, r4
   8277c:	f105 33ff 	add.w	r3, r5, #4294967295
   82780:	d362      	bcc.n	82848 <__udivdi3+0x278>
   82782:	461d      	mov	r5, r3
   82784:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   82788:	fbac 2302 	umull	r2, r3, ip, r2
   8278c:	ebc9 0707 	rsb	r7, r9, r7
   82790:	429f      	cmp	r7, r3
   82792:	f04f 0500 	mov.w	r5, #0
   82796:	d34a      	bcc.n	8282e <__udivdi3+0x25e>
   82798:	d046      	beq.n	82828 <__udivdi3+0x258>
   8279a:	4662      	mov	r2, ip
   8279c:	462b      	mov	r3, r5
   8279e:	e75d      	b.n	8265c <__udivdi3+0x8c>
   827a0:	4094      	lsls	r4, r2
   827a2:	f1c2 0920 	rsb	r9, r2, #32
   827a6:	fa21 fc09 	lsr.w	ip, r1, r9
   827aa:	4091      	lsls	r1, r2
   827ac:	fa20 f909 	lsr.w	r9, r0, r9
   827b0:	0c26      	lsrs	r6, r4, #16
   827b2:	fbbc f8f6 	udiv	r8, ip, r6
   827b6:	fb06 cc18 	mls	ip, r6, r8, ip
   827ba:	b2a7      	uxth	r7, r4
   827bc:	fb07 f308 	mul.w	r3, r7, r8
   827c0:	ea49 0901 	orr.w	r9, r9, r1
   827c4:	ea4f 4119 	mov.w	r1, r9, lsr #16
   827c8:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   827cc:	4563      	cmp	r3, ip
   827ce:	fa00 f502 	lsl.w	r5, r0, r2
   827d2:	d909      	bls.n	827e8 <__udivdi3+0x218>
   827d4:	eb1c 0c04 	adds.w	ip, ip, r4
   827d8:	f108 32ff 	add.w	r2, r8, #4294967295
   827dc:	d23b      	bcs.n	82856 <__udivdi3+0x286>
   827de:	4563      	cmp	r3, ip
   827e0:	d939      	bls.n	82856 <__udivdi3+0x286>
   827e2:	f1a8 0802 	sub.w	r8, r8, #2
   827e6:	44a4      	add	ip, r4
   827e8:	ebc3 0c0c 	rsb	ip, r3, ip
   827ec:	fbbc f3f6 	udiv	r3, ip, r6
   827f0:	fb06 c113 	mls	r1, r6, r3, ip
   827f4:	fb07 f203 	mul.w	r2, r7, r3
   827f8:	fa1f f989 	uxth.w	r9, r9
   827fc:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   82800:	428a      	cmp	r2, r1
   82802:	d907      	bls.n	82814 <__udivdi3+0x244>
   82804:	1909      	adds	r1, r1, r4
   82806:	f103 30ff 	add.w	r0, r3, #4294967295
   8280a:	d222      	bcs.n	82852 <__udivdi3+0x282>
   8280c:	428a      	cmp	r2, r1
   8280e:	d920      	bls.n	82852 <__udivdi3+0x282>
   82810:	3b02      	subs	r3, #2
   82812:	4421      	add	r1, r4
   82814:	1a89      	subs	r1, r1, r2
   82816:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   8281a:	e743      	b.n	826a4 <__udivdi3+0xd4>
   8281c:	463a      	mov	r2, r7
   8281e:	e705      	b.n	8262c <__udivdi3+0x5c>
   82820:	4633      	mov	r3, r6
   82822:	e718      	b.n	82656 <__udivdi3+0x86>
   82824:	460a      	mov	r2, r1
   82826:	e766      	b.n	826f6 <__udivdi3+0x126>
   82828:	40b0      	lsls	r0, r6
   8282a:	4290      	cmp	r0, r2
   8282c:	d2b5      	bcs.n	8279a <__udivdi3+0x1ca>
   8282e:	f10c 32ff 	add.w	r2, ip, #4294967295
   82832:	2300      	movs	r3, #0
   82834:	e712      	b.n	8265c <__udivdi3+0x8c>
   82836:	4633      	mov	r3, r6
   82838:	4632      	mov	r2, r6
   8283a:	e70f      	b.n	8265c <__udivdi3+0x8c>
   8283c:	459a      	cmp	sl, r3
   8283e:	d98d      	bls.n	8275c <__udivdi3+0x18c>
   82840:	f1ac 0c02 	sub.w	ip, ip, #2
   82844:	4423      	add	r3, r4
   82846:	e78a      	b.n	8275e <__udivdi3+0x18e>
   82848:	45b9      	cmp	r9, r7
   8284a:	d99a      	bls.n	82782 <__udivdi3+0x1b2>
   8284c:	3d02      	subs	r5, #2
   8284e:	4427      	add	r7, r4
   82850:	e798      	b.n	82784 <__udivdi3+0x1b4>
   82852:	4603      	mov	r3, r0
   82854:	e7de      	b.n	82814 <__udivdi3+0x244>
   82856:	4690      	mov	r8, r2
   82858:	e7c6      	b.n	827e8 <__udivdi3+0x218>
   8285a:	3802      	subs	r0, #2
   8285c:	4421      	add	r1, r4
   8285e:	e735      	b.n	826cc <__udivdi3+0xfc>

00082860 <__errno>:
   82860:	4b01      	ldr	r3, [pc, #4]	; (82868 <__errno+0x8>)
   82862:	6818      	ldr	r0, [r3, #0]
   82864:	4770      	bx	lr
   82866:	bf00      	nop
   82868:	200705a0 	.word	0x200705a0

0008286c <__libc_init_array>:
   8286c:	b570      	push	{r4, r5, r6, lr}
   8286e:	4e0f      	ldr	r6, [pc, #60]	; (828ac <__libc_init_array+0x40>)
   82870:	4d0f      	ldr	r5, [pc, #60]	; (828b0 <__libc_init_array+0x44>)
   82872:	1b76      	subs	r6, r6, r5
   82874:	10b6      	asrs	r6, r6, #2
   82876:	d007      	beq.n	82888 <__libc_init_array+0x1c>
   82878:	3d04      	subs	r5, #4
   8287a:	2400      	movs	r4, #0
   8287c:	3401      	adds	r4, #1
   8287e:	f855 3f04 	ldr.w	r3, [r5, #4]!
   82882:	4798      	blx	r3
   82884:	42a6      	cmp	r6, r4
   82886:	d1f9      	bne.n	8287c <__libc_init_array+0x10>
   82888:	4e0a      	ldr	r6, [pc, #40]	; (828b4 <__libc_init_array+0x48>)
   8288a:	4d0b      	ldr	r5, [pc, #44]	; (828b8 <__libc_init_array+0x4c>)
   8288c:	f000 f8cc 	bl	82a28 <_init>
   82890:	1b76      	subs	r6, r6, r5
   82892:	10b6      	asrs	r6, r6, #2
   82894:	d008      	beq.n	828a8 <__libc_init_array+0x3c>
   82896:	3d04      	subs	r5, #4
   82898:	2400      	movs	r4, #0
   8289a:	3401      	adds	r4, #1
   8289c:	f855 3f04 	ldr.w	r3, [r5, #4]!
   828a0:	4798      	blx	r3
   828a2:	42a6      	cmp	r6, r4
   828a4:	d1f9      	bne.n	8289a <__libc_init_array+0x2e>
   828a6:	bd70      	pop	{r4, r5, r6, pc}
   828a8:	bd70      	pop	{r4, r5, r6, pc}
   828aa:	bf00      	nop
   828ac:	00082a34 	.word	0x00082a34
   828b0:	00082a34 	.word	0x00082a34
   828b4:	00082a3c 	.word	0x00082a3c
   828b8:	00082a34 	.word	0x00082a34

000828bc <register_fini>:
   828bc:	4b02      	ldr	r3, [pc, #8]	; (828c8 <register_fini+0xc>)
   828be:	b113      	cbz	r3, 828c6 <register_fini+0xa>
   828c0:	4802      	ldr	r0, [pc, #8]	; (828cc <register_fini+0x10>)
   828c2:	f000 b805 	b.w	828d0 <atexit>
   828c6:	4770      	bx	lr
   828c8:	00000000 	.word	0x00000000
   828cc:	000828dd 	.word	0x000828dd

000828d0 <atexit>:
   828d0:	4601      	mov	r1, r0
   828d2:	2000      	movs	r0, #0
   828d4:	4602      	mov	r2, r0
   828d6:	4603      	mov	r3, r0
   828d8:	f000 b818 	b.w	8290c <__register_exitproc>

000828dc <__libc_fini_array>:
   828dc:	b538      	push	{r3, r4, r5, lr}
   828de:	4d09      	ldr	r5, [pc, #36]	; (82904 <__libc_fini_array+0x28>)
   828e0:	4c09      	ldr	r4, [pc, #36]	; (82908 <__libc_fini_array+0x2c>)
   828e2:	1b64      	subs	r4, r4, r5
   828e4:	10a4      	asrs	r4, r4, #2
   828e6:	bf18      	it	ne
   828e8:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   828ec:	d005      	beq.n	828fa <__libc_fini_array+0x1e>
   828ee:	3c01      	subs	r4, #1
   828f0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   828f4:	4798      	blx	r3
   828f6:	2c00      	cmp	r4, #0
   828f8:	d1f9      	bne.n	828ee <__libc_fini_array+0x12>
   828fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   828fe:	f000 b89d 	b.w	82a3c <_fini>
   82902:	bf00      	nop
   82904:	00082a48 	.word	0x00082a48
   82908:	00082a4c 	.word	0x00082a4c

0008290c <__register_exitproc>:
   8290c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8290e:	4c27      	ldr	r4, [pc, #156]	; (829ac <__register_exitproc+0xa0>)
   82910:	b085      	sub	sp, #20
   82912:	6826      	ldr	r6, [r4, #0]
   82914:	4607      	mov	r7, r0
   82916:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   8291a:	2c00      	cmp	r4, #0
   8291c:	d040      	beq.n	829a0 <__register_exitproc+0x94>
   8291e:	6865      	ldr	r5, [r4, #4]
   82920:	2d1f      	cmp	r5, #31
   82922:	dd1e      	ble.n	82962 <__register_exitproc+0x56>
   82924:	4822      	ldr	r0, [pc, #136]	; (829b0 <__register_exitproc+0xa4>)
   82926:	b918      	cbnz	r0, 82930 <__register_exitproc+0x24>
   82928:	f04f 30ff 	mov.w	r0, #4294967295
   8292c:	b005      	add	sp, #20
   8292e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82930:	f44f 70c8 	mov.w	r0, #400	; 0x190
   82934:	9103      	str	r1, [sp, #12]
   82936:	9202      	str	r2, [sp, #8]
   82938:	9301      	str	r3, [sp, #4]
   8293a:	f3af 8000 	nop.w
   8293e:	9903      	ldr	r1, [sp, #12]
   82940:	4604      	mov	r4, r0
   82942:	9a02      	ldr	r2, [sp, #8]
   82944:	9b01      	ldr	r3, [sp, #4]
   82946:	2800      	cmp	r0, #0
   82948:	d0ee      	beq.n	82928 <__register_exitproc+0x1c>
   8294a:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   8294e:	2000      	movs	r0, #0
   82950:	6025      	str	r5, [r4, #0]
   82952:	6060      	str	r0, [r4, #4]
   82954:	4605      	mov	r5, r0
   82956:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8295a:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   8295e:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   82962:	b93f      	cbnz	r7, 82974 <__register_exitproc+0x68>
   82964:	1c6b      	adds	r3, r5, #1
   82966:	2000      	movs	r0, #0
   82968:	3502      	adds	r5, #2
   8296a:	6063      	str	r3, [r4, #4]
   8296c:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   82970:	b005      	add	sp, #20
   82972:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82974:	2601      	movs	r6, #1
   82976:	40ae      	lsls	r6, r5
   82978:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   8297c:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   82980:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   82984:	2f02      	cmp	r7, #2
   82986:	ea42 0206 	orr.w	r2, r2, r6
   8298a:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   8298e:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   82992:	d1e7      	bne.n	82964 <__register_exitproc+0x58>
   82994:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   82998:	431e      	orrs	r6, r3
   8299a:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   8299e:	e7e1      	b.n	82964 <__register_exitproc+0x58>
   829a0:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   829a4:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   829a8:	e7b9      	b.n	8291e <__register_exitproc+0x12>
   829aa:	bf00      	nop
   829ac:	00082a24 	.word	0x00082a24
   829b0:	00000000 	.word	0x00000000
   829b4:	6b636f53 	.word	0x6b636f53
   829b8:	00000000 	.word	0x00000000
   829bc:	73616c47 	.word	0x73616c47
   829c0:	00000073 	.word	0x00000073
   829c4:	65627543 	.word	0x65627543
   829c8:	00000000 	.word	0x00000000
   829cc:	706f7244 	.word	0x706f7244
   829d0:	66666f20 	.word	0x66666f20
   829d4:	00000000 	.word	0x00000000
   829d8:	74727173 	.word	0x74727173
   829dc:	00000000 	.word	0x00000000

000829e0 <atanlo>:
   829e0:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
   829f0:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

00082a00 <atanhi>:
   82a00:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
   82a10:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
   82a20:	00000043                                C...

00082a24 <_global_impure_ptr>:
   82a24:	20070178                                x.. 

00082a28 <_init>:
   82a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82a2a:	bf00      	nop
   82a2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   82a2e:	bc08      	pop	{r3}
   82a30:	469e      	mov	lr, r3
   82a32:	4770      	bx	lr

00082a34 <__init_array_start>:
   82a34:	000828bd 	.word	0x000828bd

00082a38 <__frame_dummy_init_array_entry>:
   82a38:	00080119                                ....

00082a3c <_fini>:
   82a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82a3e:	bf00      	nop
   82a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
   82a42:	bc08      	pop	{r3}
   82a44:	469e      	mov	lr, r3
   82a46:	4770      	bx	lr

00082a48 <__fini_array_start>:
   82a48:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070170 	.word	0x20070170

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <bSL>:
20070138:	0000067c 00000000                       |.......

20070140 <kP>:
20070140:	00000000 3ff00000                       .......?

20070148 <bS>:
20070148:	000006a4                                ....

2007014c <currentAngle>:
2007014c:	0000005a                                Z...

20070150 <objects>:
20070150:	00ba0085 000829b4 017e0017 000829bc     .....)....~..)..
20070160:	001701d8 000829c4 017301de 000829cc     .....)....s..)..

20070170 <SystemCoreClock>:
20070170:	003d0900                                ..=.

20070174 <__fdlib_version>:
20070174:	00000001                                ....

20070178 <impure_data>:
20070178:	00000000 20070464 200704cc 20070534     ....d.. ... 4.. 
	...
200701ac:	00082a20 00000000 00000000 00000000      *..............
	...
20070220:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070230:	0005deec 0000000b 00000000 00000000     ................
	...

200705a0 <_impure_ptr>:
200705a0:	20070178                                x.. 
