Analysis & Synthesis report for scp
Sat Oct 27 17:57:46 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Source assignments for mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated
 13. Parameter Settings for User Entity Instance: mem:inst|ram:inst|altsyncram:altsyncram_component
 14. Parameter Settings for User Entity Instance: pll:inst1|pll_0002:pll_inst|altera_pll:altera_pll_i
 15. altsyncram Parameter Settings by Entity Instance
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Oct 27 17:57:46 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; scp                                         ;
; Top-level Entity Name           ; scp                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 13                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 64                                          ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; scp                ; scp                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------+---------+
; scp.bdf                          ; yes             ; User Block Diagram/Schematic File  ; /home/edward/scp/quartus-new-arch/scp.bdf                                              ;         ;
; mem/ram.v                        ; yes             ; User Wizard-Generated File         ; /home/edward/scp/quartus-new-arch/mem/ram.v                                            ;         ;
; startup/mem_init.mif             ; yes             ; User Memory Initialization File    ; /home/edward/scp/quartus-new-arch/startup/mem_init.mif                                 ;         ;
; mem/ram_controller.v             ; yes             ; User Verilog HDL File              ; /home/edward/scp/quartus-new-arch/mem/ram_controller.v                                 ;         ;
; mem/mem.bdf                      ; yes             ; User Block Diagram/Schematic File  ; /home/edward/scp/quartus-new-arch/mem/mem.bdf                                          ;         ;
; mem/mmu.v                        ; yes             ; User Verilog HDL File              ; /home/edward/scp/quartus-new-arch/mem/mmu.v                                            ;         ;
; reg/regfile.v                    ; yes             ; User Verilog HDL File              ; /home/edward/scp/quartus-new-arch/reg/regfile.v                                        ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File         ; /home/edward/scp/quartus-new-arch/pll.v                                                ; pll     ;
; pll/pll_0002.v                   ; yes             ; User Verilog HDL File              ; /home/edward/scp/quartus-new-arch/pll/pll_0002.v                                       ; pll     ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                       ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_vlr1.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf                               ;         ;
; db/decode_pma.tdf                ; yes             ; Auto-Generated Megafunction        ; /home/edward/scp/quartus-new-arch/db/decode_pma.tdf                                    ;         ;
; db/decode_i2a.tdf                ; yes             ; Auto-Generated Megafunction        ; /home/edward/scp/quartus-new-arch/db/decode_i2a.tdf                                    ;         ;
; db/mux_oib.tdf                   ; yes             ; Auto-Generated Megafunction        ; /home/edward/scp/quartus-new-arch/db/mux_oib.tdf                                       ;         ;
; altera_pll.v                     ; yes             ; Megafunction                       ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v          ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------+
; Resource                                    ; Usage                                                              ;
+---------------------------------------------+--------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 5                                                                  ;
;                                             ;                                                                    ;
; Combinational ALUT usage for logic          ; 10                                                                 ;
;     -- 7 input functions                    ; 0                                                                  ;
;     -- 6 input functions                    ; 0                                                                  ;
;     -- 5 input functions                    ; 0                                                                  ;
;     -- 4 input functions                    ; 8                                                                  ;
;     -- <=3 input functions                  ; 2                                                                  ;
;                                             ;                                                                    ;
; Dedicated logic registers                   ; 0                                                                  ;
;                                             ;                                                                    ;
; I/O pins                                    ; 13                                                                 ;
; Total MLAB memory bits                      ; 0                                                                  ;
; Total block memory bits                     ; 64                                                                 ;
;                                             ;                                                                    ;
; Total DSP Blocks                            ; 0                                                                  ;
;                                             ;                                                                    ;
; Total PLLs                                  ; 2                                                                  ;
;     -- PLLs                                 ; 2                                                                  ;
;                                             ;                                                                    ;
; Maximum fan-out node                        ; pll:inst1|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1] ;
; Maximum fan-out                             ; 16                                                                 ;
; Total fan-out                               ; 125                                                                ;
; Average fan-out                             ; 2.31                                                               ;
+---------------------------------------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                            ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                   ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------+-----------------+--------------+
; |scp                                         ; 10 (0)              ; 0 (0)                     ; 64                ; 0          ; 13   ; 0            ; |scp                                                                                  ; scp             ; work         ;
;    |mem:inst|                                ; 10 (0)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |scp|mem:inst                                                                         ; mem             ; work         ;
;       |ram:inst|                             ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |scp|mem:inst|ram:inst                                                                ; ram             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |scp|mem:inst|ram:inst|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_vlr1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated ; altsyncram_vlr1 ; work         ;
;       |ram_controller:inst1|                 ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|mem:inst|ram_controller:inst1                                                    ; ram_controller  ; work         ;
;    |pll:inst1|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|pll:inst1                                                                        ; pll             ; pll          ;
;       |pll_0002:pll_inst|                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|pll:inst1|pll_0002:pll_inst                                                      ; pll_0002        ; pll          ;
;          |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|pll:inst1|pll_0002:pll_inst|altera_pll:altera_pll_i                              ; altera_pll      ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+----------------------+
; Name                                                                                        ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                  ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+----------------------+
; mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 98304        ; 16           ; --           ; --           ; 1572864 ; startup/mem_init.mif ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+----------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |scp|mem:inst|ram:inst ; mem/ram.v       ;
; Altera ; altera_pll   ; 17.1    ; N/A          ; N/A          ; |scp|pll:inst1         ; pll.v           ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                            ;
+------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                        ; Reason for Removal                     ;
+------------------------------------------------------------------------------------------------------+----------------------------------------+
; mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|address_reg_a[0..3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 4                                                                ;                                        ;
+------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:inst|ram:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                            ;
; WIDTH_A                            ; 16                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 98304                ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 2                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; startup/mem_init.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_vlr1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst1|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------+
; Parameter Name                       ; Value                  ; Type                             ;
+--------------------------------------+------------------------+----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                           ;
; fractional_vco_multiplier            ; false                  ; String                           ;
; pll_type                             ; General                ; String                           ;
; pll_subtype                          ; General                ; String                           ;
; number_of_clocks                     ; 2                      ; Signed Integer                   ;
; operation_mode                       ; direct                 ; String                           ;
; deserialization_factor               ; 4                      ; Signed Integer                   ;
; data_rate                            ; 0                      ; Signed Integer                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                   ;
; output_clock_frequency0              ; 8.000000 MHz           ; String                           ;
; phase_shift0                         ; 0 ps                   ; String                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency1              ; 8.000000 MHz           ; String                           ;
; phase_shift1                         ; 62500 ps               ; String                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                           ;
; phase_shift2                         ; 0 ps                   ; String                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                           ;
; phase_shift3                         ; 0 ps                   ; String                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                           ;
; phase_shift4                         ; 0 ps                   ; String                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                           ;
; phase_shift5                         ; 0 ps                   ; String                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                           ;
; phase_shift6                         ; 0 ps                   ; String                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                           ;
; phase_shift7                         ; 0 ps                   ; String                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                           ;
; phase_shift8                         ; 0 ps                   ; String                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                           ;
; phase_shift9                         ; 0 ps                   ; String                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                           ;
; phase_shift10                        ; 0 ps                   ; String                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                           ;
; phase_shift11                        ; 0 ps                   ; String                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                           ;
; phase_shift12                        ; 0 ps                   ; String                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                           ;
; phase_shift13                        ; 0 ps                   ; String                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                           ;
; phase_shift14                        ; 0 ps                   ; String                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                           ;
; phase_shift15                        ; 0 ps                   ; String                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                           ;
; phase_shift16                        ; 0 ps                   ; String                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                           ;
; phase_shift17                        ; 0 ps                   ; String                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                   ;
; clock_name_0                         ;                        ; String                           ;
; clock_name_1                         ;                        ; String                           ;
; clock_name_2                         ;                        ; String                           ;
; clock_name_3                         ;                        ; String                           ;
; clock_name_4                         ;                        ; String                           ;
; clock_name_5                         ;                        ; String                           ;
; clock_name_6                         ;                        ; String                           ;
; clock_name_7                         ;                        ; String                           ;
; clock_name_8                         ;                        ; String                           ;
; clock_name_global_0                  ; false                  ; String                           ;
; clock_name_global_1                  ; false                  ; String                           ;
; clock_name_global_2                  ; false                  ; String                           ;
; clock_name_global_3                  ; false                  ; String                           ;
; clock_name_global_4                  ; false                  ; String                           ;
; clock_name_global_5                  ; false                  ; String                           ;
; clock_name_global_6                  ; false                  ; String                           ;
; clock_name_global_7                  ; false                  ; String                           ;
; clock_name_global_8                  ; false                  ; String                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_bypass_en                      ; false                  ; String                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_bypass_en                      ; false                  ; String                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en0                     ; false                  ; String                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en1                     ; false                  ; String                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en2                     ; false                  ; String                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en3                     ; false                  ; String                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en4                     ; false                  ; String                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en5                     ; false                  ; String                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en6                     ; false                  ; String                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en7                     ; false                  ; String                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en8                     ; false                  ; String                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en9                     ; false                  ; String                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en10                    ; false                  ; String                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en11                    ; false                  ; String                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en12                    ; false                  ; String                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en13                    ; false                  ; String                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en14                    ; false                  ; String                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en15                    ; false                  ; String                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en16                    ; false                  ; String                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en17                    ; false                  ; String                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                   ;
; pll_slf_rst                          ; false                  ; String                           ;
; pll_bw_sel                           ; low                    ; String                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                           ;
; mimic_fbclk_type                     ; gclk                   ; String                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
+--------------------------------------+------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 1                                                 ;
; Entity Instance                           ; mem:inst|ram:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                       ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 98304                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 10                          ;
;     normal            ; 10                          ;
;         2 data inputs ; 2                           ;
;         4 data inputs ; 8                           ;
; boundary_port         ; 13                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 1.00                        ;
; Average LUT depth     ; 0.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Oct 27 17:57:27 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off scp -c scp
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file scp.bdf
    Info (12023): Found entity 1: scp
Info (12021): Found 1 design units, including 1 entities, in source file mem/ram.v
    Info (12023): Found entity 1: ram File: /home/edward/scp/quartus-new-arch/mem/ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mem/ram_controller.v
    Info (12023): Found entity 1: ram_controller File: /home/edward/scp/quartus-new-arch/mem/ram_controller.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mem/mem.bdf
    Info (12023): Found entity 1: mem
Warning (10885): Verilog HDL Attribute warning at mmu.v(24): synthesis attribute "ram_init_file" with value ""startup/mmu.mif"" has no object and is ignored File: /home/edward/scp/quartus-new-arch/mem/mmu.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file mem/mmu.v
    Info (12023): Found entity 1: mmu File: /home/edward/scp/quartus-new-arch/mem/mmu.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file reg/regfile.v
    Info (12023): Found entity 1: regfile File: /home/edward/scp/quartus-new-arch/reg/regfile.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: /home/edward/scp/quartus-new-arch/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: /home/edward/scp/quartus-new-arch/pll/pll_0002.v Line: 2
Info (12127): Elaborating entity "scp" for the top level hierarchy
Info (12128): Elaborating entity "mem" for hierarchy "mem:inst"
Info (12128): Elaborating entity "ram_controller" for hierarchy "mem:inst|ram_controller:inst1"
Info (12128): Elaborating entity "mmu" for hierarchy "mem:inst|mmu:inst2"
Warning (10858): Verilog HDL warning at mmu.v(24): object page_table used but never assigned File: /home/edward/scp/quartus-new-arch/mem/mmu.v Line: 24
Info (12128): Elaborating entity "ram" for hierarchy "mem:inst|ram:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem:inst|ram:inst|altsyncram:altsyncram_component" File: /home/edward/scp/quartus-new-arch/mem/ram.v Line: 88
Info (12130): Elaborated megafunction instantiation "mem:inst|ram:inst|altsyncram:altsyncram_component" File: /home/edward/scp/quartus-new-arch/mem/ram.v Line: 88
Info (12133): Instantiated megafunction "mem:inst|ram:inst|altsyncram:altsyncram_component" with the following parameter: File: /home/edward/scp/quartus-new-arch/mem/ram.v Line: 88
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "startup/mem_init.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "98304"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vlr1.tdf
    Info (12023): Found entity 1: altsyncram_vlr1 File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_vlr1" for hierarchy "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated" File: /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_pma.tdf
    Info (12023): Found entity 1: decode_pma File: /home/edward/scp/quartus-new-arch/db/decode_pma.tdf Line: 22
Info (12128): Elaborating entity "decode_pma" for hierarchy "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|decode_pma:decode3" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_i2a.tdf
    Info (12023): Found entity 1: decode_i2a File: /home/edward/scp/quartus-new-arch/db/decode_i2a.tdf Line: 22
Info (12128): Elaborating entity "decode_i2a" for hierarchy "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|decode_i2a:rden_decode" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_oib.tdf
    Info (12023): Found entity 1: mux_oib File: /home/edward/scp/quartus-new-arch/db/mux_oib.tdf Line: 22
Info (12128): Elaborating entity "mux_oib" for hierarchy "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|mux_oib:mux2" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 46
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst1"
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:inst1|pll_0002:pll_inst" File: /home/edward/scp/quartus-new-arch/pll.v Line: 21
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:inst1|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/edward/scp/quartus-new-arch/pll/pll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:inst1|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/edward/scp/quartus-new-arch/pll/pll_0002.v Line: 88
Info (12133): Instantiated megafunction "pll:inst1|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/edward/scp/quartus-new-arch/pll/pll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "8.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "8.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "62500 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a16" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 431
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a17" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 455
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a18" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 479
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a19" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 503
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a20" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 527
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a21" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 551
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a22" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 575
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a23" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 599
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a24" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 623
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a25" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 647
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a26" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 671
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a27" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 695
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a28" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 719
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a29" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 743
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a30" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 767
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a31" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 791
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a32" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 815
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a33" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 839
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a34" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 863
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a35" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 887
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a36" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 911
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a37" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 935
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a38" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 959
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a39" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 983
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a40" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1007
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a41" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1031
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a42" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1055
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a43" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1079
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a44" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1103
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a45" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1127
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a46" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1151
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a47" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1175
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a48" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1199
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a49" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1223
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a50" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1247
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a51" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1271
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a52" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1295
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a53" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1319
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a54" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1343
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a55" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1367
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a56" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1391
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a57" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1415
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a58" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1439
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a59" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1463
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a60" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1487
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a61" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1511
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a62" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1535
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a63" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1559
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a64" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1583
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a65" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1607
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a66" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1631
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a67" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1655
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a68" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1679
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a69" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1703
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a70" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1727
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a71" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1751
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a72" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1775
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a73" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1799
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a74" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1823
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a75" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1847
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a76" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1871
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a77" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1895
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a78" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1919
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a79" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1943
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a80" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1967
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a81" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 1991
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a82" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2015
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a83" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2039
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a84" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2063
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a85" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2087
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a86" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2111
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a87" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2135
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a88" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2159
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a89" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2183
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a90" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2207
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a91" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2231
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a92" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2255
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a93" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2279
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a94" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2303
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a95" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2327
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a96" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2351
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a97" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2375
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a98" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2399
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a99" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2423
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a100" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2447
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a101" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2471
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a102" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2495
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a103" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2519
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a104" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2543
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a105" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2567
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a106" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2591
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a107" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2615
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a108" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2639
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a109" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2663
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a110" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2687
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a111" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2711
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a112" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2735
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a113" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2759
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a114" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2783
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a115" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2807
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a116" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2831
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a117" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2855
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a118" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2879
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a119" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2903
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a120" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2927
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a121" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2951
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a122" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2975
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a123" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 2999
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a124" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3023
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a125" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3047
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a126" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3071
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a127" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3095
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a128" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3119
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a129" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3143
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a130" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3167
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a131" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3191
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a132" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3215
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a133" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3239
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a134" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3263
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a135" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3287
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a136" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3311
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a137" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3335
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a138" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3359
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a139" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3383
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a140" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3407
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a141" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3431
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a142" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3455
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a143" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3479
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a144" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3503
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a145" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3527
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a146" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3551
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a147" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3575
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a148" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3599
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a149" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3623
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a150" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3647
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a151" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3671
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a152" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3695
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a153" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3719
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a154" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3743
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a155" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3767
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a156" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3791
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a157" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3815
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a158" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3839
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a159" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3863
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a160" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3887
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a161" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3911
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a162" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3935
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a163" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3959
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a164" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 3983
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a165" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4007
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a166" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4031
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a167" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4055
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a168" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4079
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a169" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4103
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a170" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4127
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a171" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4151
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a172" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4175
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a173" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4199
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a174" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4223
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a175" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4247
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a176" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4271
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a177" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4295
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a178" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4319
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a179" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4343
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a180" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4367
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a181" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4391
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a182" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4415
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a183" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4439
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a184" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4463
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a185" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4487
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a186" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4511
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a187" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4535
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a188" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4559
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a189" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4583
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a190" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4607
        Warning (14320): Synthesized away node "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a191" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 4631
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 11 MSB VCC or GND address nodes from RAM block "mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ALTSYNCRAM" File: /home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf Line: 407
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 4 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:inst1|pll_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll:inst1|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: OUTCLK port on the PLL is not properly connected on instance pll:inst1|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Info (21057): Implemented 41 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 10 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 184 warnings
    Info: Peak virtual memory: 1064 megabytes
    Info: Processing ended: Sat Oct 27 17:57:46 2018
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:44


