<stg><name>e2e_system</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="36" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi36ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:5 %temp_output_V = alloca i64

]]></Node>
<StgValue><ssdm name="temp_output_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi36ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:6 %temp_output_V_addr = getelementptr i36 %temp_output_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_output_V_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="36" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi36ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:7 %store_ln728 = store i36, i8 %temp_output_V_addr

]]></Node>
<StgValue><ssdm name="store_ln728"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi36ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:8 %input_signal_read = read i32 @_ssdm_op_Read.ap_auto.i32P, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="36" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi36ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:9 %call_ln25 = call void @filter, i32 %input_signal_read, i36 %temp_output_V, void %store_ln728

]]></Node>
<StgValue><ssdm name="call_ln25"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="36" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi36ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:9 %call_ln25 = call void @filter, i32 %input_signal_read, i36 %temp_output_V, void %store_ln728

]]></Node>
<StgValue><ssdm name="call_ln25"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="15" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="36" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="0" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi36ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:10 %call_ln26 = call void @correlator, i32 %correlators_output_final, i36 %temp_output_V, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30, void %call_ln25, void %call_ln25

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="16" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi36ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="17" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi36ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_signal

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi36ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_signal, void @empty_1, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi36ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_signal

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi36ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_signal, void @empty_1, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="36" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="0" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi36ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:10 %call_ln26 = call void @correlator, i32 %correlators_output_final, i36 %temp_output_V, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30, void %call_ln25, void %call_ln25

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>

<operation id="22" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi36ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %br_ln29 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="23" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb:0 %i = phi i6 %add_ln29, void %bb.split, i6, void %_ZN8ap_fixedILi36ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="24" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="25" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb:2 %icmp_ln29 = icmp_eq  i6 %i, i6

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="26" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb:4 %add_ln29 = add i6 %i, i6

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="28" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb:5 %br_ln29 = br i1 %icmp_ln29, void %bb.split, void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="29" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="6">
<![CDATA[
bb.split:0 %i_cast = zext i6 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="30" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb.split:2 %correlators_output_final_addr = getelementptr i32 %correlators_output_final, i64, i64 %i_cast

]]></Node>
<StgValue><ssdm name="correlators_output_final_addr"/></StgValue>
</operation>

<operation id="31" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="6">
<![CDATA[
bb.split:3 %correlators_output_final_load = load i6 %correlators_output_final_addr

]]></Node>
<StgValue><ssdm name="correlators_output_final_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="32" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb.split:1 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="6">
<![CDATA[
bb.split:3 %correlators_output_final_load = load i6 %correlators_output_final_addr

]]></Node>
<StgValue><ssdm name="correlators_output_final_load"/></StgValue>
</operation>

<operation id="34" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
bb.split:4 %bitcast_ln31 = bitcast i32 %correlators_output_final_load

]]></Node>
<StgValue><ssdm name="bitcast_ln31"/></StgValue>
</operation>

<operation id="35" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.split:5 %write_ln31 = write void @_ssdm_op_Write.ap_auto.i32P, i32 %output_signal, i32 %bitcast_ln31

]]></Node>
<StgValue><ssdm name="write_ln31"/></StgValue>
</operation>

<operation id="36" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
bb.split:6 %br_ln0 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="37" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0">
<![CDATA[
:0 %ret_ln38 = ret

]]></Node>
<StgValue><ssdm name="ret_ln38"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
