// Seed: 692047065
module module_0 (
    input  tri  id_0,
    output tri0 id_1
    , id_10,
    input  tri1 id_2,
    input  tri  id_3,
    input  wire id_4,
    input  wire id_5,
    output wand id_6,
    input  wand id_7,
    output tri1 id_8
);
endmodule
module module_1 (
    output tri id_0,
    input  wor id_1,
    output wor id_2
);
  assign id_0 = id_1;
  module_0(
      id_1, id_2, id_1, id_1, id_1, id_1, id_2, id_1, id_2
  ); id_4(
      .id_0(1), .id_1(1)
  ); id_5(
      .id_0(1), .id_1(1), .id_2(1), .id_3((id_0) < id_2)
  );
endmodule
