INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ugur/Desktop/lab05/lab05.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ugur/Desktop/lab05/lab05.srcs/sources_1/new/modules.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module master_process
INFO: [VRFC 10-311] analyzing module slave_process
INFO: [VRFC 10-311] analyzing module master_slave
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module testbench
