pr_debug	,	F_10
magic	,	V_34
wake_up	,	F_4
channel	,	V_17
wait_queue	,	V_13
HW_EVENT_G2_DMA	,	V_31
g2_bytes_remaining	,	F_2
mode	,	V_24
dar	,	V_22
dma_channel	,	V_10
g2_dma_info	,	V_32
info	,	V_9
"g2dma: unaligned source 0x%lx\n"	,	L_1
ret	,	V_30
wait_state	,	V_33
likely	,	F_3
unlikely	,	F_14
flush_icache_range	,	F_9
register_dmac	,	F_15
count	,	V_23
G2_NR_DMA_CHANNELS	,	V_4
"g2dma: unaligned dest 0x%lx\n"	,	L_2
request_irq	,	F_13
IRQ_HANDLED	,	V_14
"count, sar, dar, mode, ctrl, chan, xfer: %ld, 0x%08lx, "	,	L_3
channels	,	V_12
size	,	V_27
g2_dma_exit	,	F_17
g2_get_residue	,	F_11
unregister_dmac	,	F_18
g2_dma_init	,	F_12
g2_xfer_dma	,	F_7
status	,	V_6
IRQ_NONE	,	V_15
ctrl	,	V_29
g2_dma_interrupt	,	F_1
free_irq	,	F_16
printk	,	F_8
g2_dma	,	V_5
g2_addr	,	V_25
chan_nr	,	V_16
direction	,	V_28
g2_disable_dma	,	F_6
root_addr	,	V_26
sar	,	V_20
xfer_enable	,	V_19
irqreturn_t	,	T_1
irq	,	V_1
i	,	V_3
chan_enable	,	V_18
"0x%08lx, %ld, %ld, %ld, %ld\n"	,	L_4
dev_id	,	V_2
EINVAL	,	V_21
g2_enable_dma	,	F_5
"g2 DMA handler"	,	L_5
bytes	,	V_7
__init	,	T_2
__exit	,	T_3
dma_info	,	V_8
chan	,	V_11
