// Seed: 1502853900
module module_0 (
    output wor id_0
);
  logic [1 : 1] id_2;
  ;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output wor id_3,
    output tri0 id_4,
    input tri id_5,
    output supply1 id_6
    , id_9,
    input tri0 id_7
);
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
endmodule : SymbolIdentifier
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output tri0 id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = -1;
  parameter id_10 = -1;
  wire id_11 = id_11;
  id_12 :
  assert property (@(posedge id_7, posedge id_8) id_7 == 1)
  else;
  assign module_0.id_0 = 0;
endmodule
