
```vhdl
architecture Behavioural of ADDR_GEN_MEM is
    signal sMemAddressRow : in unsigned(3 downto 0);
    signal sMemAddressColumn : in unsigned(3 downto 0);
    signal sSamplesCount : in integer range(0 to 255);
begin
    SamplesCount <= to_unsigned(sSamplesCount/2,8);
    MemAddrBus <= sMemAddressRow & sMemAddressColumn;
    EndOfMemory <= '1' when (sMemAddressColumn AND sMemAddressRow)= “1111” else '0';
```

