digraph "CFG for '_Z8rgb2grayPfS_iii' function" {
	label="CFG for '_Z8rgb2grayPfS_iii' function";

	Node0x4d0e650 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !5, !invariant.load !6\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = add i32 %13, %6\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %16 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %17 = getelementptr i8, i8 addrspace(4)* %8, i64 6\l  %18 = bitcast i8 addrspace(4)* %17 to i16 addrspace(4)*\l  %19 = load i16, i16 addrspace(4)* %18, align 2, !range !5, !invariant.load !6\l  %20 = zext i16 %19 to i32\l  %21 = mul i32 %16, %20\l  %22 = add i32 %21, %15\l  %23 = icmp slt i32 %14, %3\l  %24 = icmp slt i32 %22, %4\l  %25 = select i1 %23, i1 %24, i1 false\l  br i1 %25, label %26, label %48\l|{<s0>T|<s1>F}}"];
	Node0x4d0e650:s0 -> Node0x4d120b0;
	Node0x4d0e650:s1 -> Node0x4d12140;
	Node0x4d120b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%26:\l26:                                               \l  %27 = mul nsw i32 %22, %3\l  %28 = add nsw i32 %27, %14\l  %29 = mul nsw i32 %28, %2\l  %30 = sext i32 %29 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %1, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %33 = add nsw i32 %29, 1\l  %34 = sext i32 %33 to i64\l  %35 = getelementptr inbounds float, float addrspace(1)* %1, i64 %34\l  %36 = load float, float addrspace(1)* %35, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %37 = add nsw i32 %29, 2\l  %38 = sext i32 %37 to i64\l  %39 = getelementptr inbounds float, float addrspace(1)* %1, i64 %38\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %41 = fmul contract float %32, 0x3FCAE147A0000000\l  %42 = fmul contract float %36, 0x3FE6B851E0000000\l  %43 = fadd contract float %41, %42\l  %44 = fmul contract float %40, 0x3FB1EB8520000000\l  %45 = fadd contract float %43, %44\l  %46 = sext i32 %28 to i64\l  %47 = getelementptr inbounds float, float addrspace(1)* %0, i64 %46\l  store float %45, float addrspace(1)* %47, align 4, !tbaa !7\l  br label %48\l}"];
	Node0x4d120b0 -> Node0x4d12140;
	Node0x4d12140 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%48:\l48:                                               \l  ret void\l}"];
}
