{
  "Top": "sha256",
  "RtlTop": "sha256",
  "RtlPrefix": "",
  "RtlSubPrefix": "sha256_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "istateREG": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<unsigned int, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "istateREG_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "idata": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<unsigned char, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "idata_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "ohash": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<unsigned char, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "ohash_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=C:\/Users\/menuw\/Documents\/research\/SHA256\/hls\/exported_RTL\/Verilog\/sha256.zip",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_pipeline sha256\/convert_to_words ",
      "set_directive_pipeline sha256\/create_schedule ",
      "set_directive_pipeline sha256\/compression ",
      "set_directive_pipeline sha256\/convert_endianess -II 4",
      "set_directive_top sha256 -name sha256",
      "set_directive_array_partition sha256 m -type complete -factor 8 -dim 1",
      "set_directive_top sha256 -name sha256"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sha256"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "215"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sha256",
    "Version": "1.0",
    "DisplayName": "Sha256",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sha256_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/sha256.cpp"],
    "Vhdl": [
      "impl\/vhdl\/sha256_data.vhd",
      "impl\/vhdl\/sha256_hash.vhd",
      "impl\/vhdl\/sha256_k.vhd",
      "impl\/vhdl\/sha256_mux_646_32_1_1.vhd",
      "impl\/vhdl\/sha256_stateREG.vhd",
      "impl\/vhdl\/sha256.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sha256_data.v",
      "impl\/verilog\/sha256_hash.v",
      "impl\/verilog\/sha256_k.v",
      "impl\/verilog\/sha256_k_rom.dat",
      "impl\/verilog\/sha256_mux_646_32_1_1.v",
      "impl\/verilog\/sha256_stateREG.v",
      "impl\/verilog\/sha256.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/sha256.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/Users\/menuw\/Documents\/research\/SHA256\/hls\/sha256\/optimize_5\/.debug\/sha256.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "idata_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "idata_V_",
      "portMap": {
        "idata_V_dout": "RD_DATA",
        "idata_V_empty_n": "EMPTY_N",
        "idata_V_read": "RD_EN"
      },
      "ports": [
        "idata_V_dout",
        "idata_V_empty_n",
        "idata_V_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "idata"
        }]
    },
    "istateREG_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "istateREG_V_",
      "portMap": {
        "istateREG_V_dout": "RD_DATA",
        "istateREG_V_empty_n": "EMPTY_N",
        "istateREG_V_read": "RD_EN"
      },
      "ports": [
        "istateREG_V_dout",
        "istateREG_V_empty_n",
        "istateREG_V_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "istateREG"
        }]
    },
    "ohash_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "ohash_V_",
      "portMap": {
        "ohash_V_din": "WR_DATA",
        "ohash_V_full_n": "FULL_N",
        "ohash_V_write": "WR_EN"
      },
      "ports": [
        "ohash_V_din",
        "ohash_V_full_n",
        "ohash_V_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "ohash"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "istateREG_V_dout": {
      "dir": "in",
      "width": "32"
    },
    "istateREG_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "istateREG_V_read": {
      "dir": "out",
      "width": "1"
    },
    "idata_V_dout": {
      "dir": "in",
      "width": "8"
    },
    "idata_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "idata_V_read": {
      "dir": "out",
      "width": "1"
    },
    "ohash_V_din": {
      "dir": "out",
      "width": "8"
    },
    "ohash_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "ohash_V_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "sha256"},
    "Info": {"sha256": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"sha256": {
        "Latency": {
          "LatencyBest": "215",
          "LatencyAvg": "215",
          "LatencyWorst": "215",
          "PipelineII": "216",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.346"
        },
        "Loops": [
          {
            "Name": "load_State",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "load_data",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "convert_to_words",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "create_schedule",
            "TripCount": "48",
            "Latency": "48",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "compression",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "convert_endianess",
            "TripCount": "4",
            "Latency": "16",
            "PipelineII": "4",
            "PipelineDepth": "4"
          },
          {
            "Name": "store_hash",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "4706",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "4180",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-06-24 00:10:31 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
