{
  "mem_topology": {
    "m_count": "1",
    "m_mem_data": [
      {
        "m_type": "MEM_DRAM",
        "m_used": "1",
        "m_sizeKB": "0x10000",
        "m_tag": "DDR",
        "m_base_address": "0x0"
      }
    ]
  }
}