

================================================================
== Vivado HLS Report for 'DCT'
================================================================
* Date:           Mon Jun 19 20:01:25 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dct
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu47p-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.834 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      224|      224| 2.240 us | 2.240 us |  224|  224|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_input_buf_2d    |       71|       71|         9|          -|          -|     8|    no    |
        | + memset_input_buf_2d   |        7|        7|         1|          -|          -|     8|    no    |
        |- memset_output_buf_2d   |       71|       71|         9|          -|          -|     8|    no    |
        | + memset_output_buf_2d  |        7|        7|         1|          -|          -|     8|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 85
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 2 4 
4 --> 5 
5 --> 5 4 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.64>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %input_7), !map !20"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %input_6), !map !26"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %input_5), !map !32"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %input_4), !map !38"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %input_3), !map !44"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %input_2), !map !50"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %input_1), !map !56"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %input_0), !map !62"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %output_7), !map !68"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %output_6), !map !72"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %output_5), !map !76"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %output_4), !map !80"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %output_3), !map !84"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %output_2), !map !88"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %output_1), !map !92"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %output_0), !map !96"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @DCT_str) nounwind"   --->   Operation 102 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%input_buf_2d_0 = alloca [8 x i16], align 2" [dct.c:110]   --->   Operation 103 'alloca' 'input_buf_2d_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%input_buf_2d_1 = alloca [8 x i16], align 2" [dct.c:110]   --->   Operation 104 'alloca' 'input_buf_2d_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%input_buf_2d_2 = alloca [8 x i16], align 2" [dct.c:110]   --->   Operation 105 'alloca' 'input_buf_2d_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%input_buf_2d_3 = alloca [8 x i16], align 2" [dct.c:110]   --->   Operation 106 'alloca' 'input_buf_2d_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%input_buf_2d_4 = alloca [8 x i16], align 2" [dct.c:110]   --->   Operation 107 'alloca' 'input_buf_2d_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%input_buf_2d_5 = alloca [8 x i16], align 2" [dct.c:110]   --->   Operation 108 'alloca' 'input_buf_2d_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%input_buf_2d_6 = alloca [8 x i16], align 2" [dct.c:110]   --->   Operation 109 'alloca' 'input_buf_2d_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%input_buf_2d_7 = alloca [8 x i16], align 2" [dct.c:110]   --->   Operation 110 'alloca' 'input_buf_2d_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%output_buf_2d_0 = alloca [8 x i16], align 2" [dct.c:111]   --->   Operation 111 'alloca' 'output_buf_2d_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%output_buf_2d_1 = alloca [8 x i16], align 2" [dct.c:111]   --->   Operation 112 'alloca' 'output_buf_2d_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%output_buf_2d_2 = alloca [8 x i16], align 2" [dct.c:111]   --->   Operation 113 'alloca' 'output_buf_2d_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%output_buf_2d_3 = alloca [8 x i16], align 2" [dct.c:111]   --->   Operation 114 'alloca' 'output_buf_2d_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%output_buf_2d_4 = alloca [8 x i16], align 2" [dct.c:111]   --->   Operation 115 'alloca' 'output_buf_2d_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%output_buf_2d_5 = alloca [8 x i16], align 2" [dct.c:111]   --->   Operation 116 'alloca' 'output_buf_2d_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%output_buf_2d_6 = alloca [8 x i16], align 2" [dct.c:111]   --->   Operation 117 'alloca' 'output_buf_2d_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%output_buf_2d_7 = alloca [8 x i16], align 2" [dct.c:111]   --->   Operation 118 'alloca' 'output_buf_2d_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 119 [1/1] (0.64ns)   --->   "br label %meminst"   --->   Operation 119 'br' <Predicate = true> <Delay = 0.64>

State 2 <SV = 1> <Delay = 0.64>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%phi_ln110 = phi i3 [ 0, %0 ], [ %add_ln110, %meminst1 ]" [dct.c:110]   --->   Operation 120 'phi' 'phi_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.52ns)   --->   "%add_ln110 = add i3 %phi_ln110, 1" [dct.c:110]   --->   Operation 121 'add' 'add_ln110' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i3 %phi_ln110 to i64" [dct.c:110]   --->   Operation 122 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 123 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%input_buf_2d_0_addr = getelementptr [8 x i16]* %input_buf_2d_0, i64 0, i64 %zext_ln110" [dct.c:110]   --->   Operation 124 'getelementptr' 'input_buf_2d_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%input_buf_2d_1_addr = getelementptr [8 x i16]* %input_buf_2d_1, i64 0, i64 %zext_ln110" [dct.c:110]   --->   Operation 125 'getelementptr' 'input_buf_2d_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%input_buf_2d_2_addr = getelementptr [8 x i16]* %input_buf_2d_2, i64 0, i64 %zext_ln110" [dct.c:110]   --->   Operation 126 'getelementptr' 'input_buf_2d_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%input_buf_2d_3_addr = getelementptr [8 x i16]* %input_buf_2d_3, i64 0, i64 %zext_ln110" [dct.c:110]   --->   Operation 127 'getelementptr' 'input_buf_2d_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%input_buf_2d_4_addr = getelementptr [8 x i16]* %input_buf_2d_4, i64 0, i64 %zext_ln110" [dct.c:110]   --->   Operation 128 'getelementptr' 'input_buf_2d_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%input_buf_2d_5_addr = getelementptr [8 x i16]* %input_buf_2d_5, i64 0, i64 %zext_ln110" [dct.c:110]   --->   Operation 129 'getelementptr' 'input_buf_2d_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%input_buf_2d_6_addr = getelementptr [8 x i16]* %input_buf_2d_6, i64 0, i64 %zext_ln110" [dct.c:110]   --->   Operation 130 'getelementptr' 'input_buf_2d_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%input_buf_2d_7_addr = getelementptr [8 x i16]* %input_buf_2d_7, i64 0, i64 %zext_ln110" [dct.c:110]   --->   Operation 131 'getelementptr' 'input_buf_2d_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.64ns)   --->   "br label %meminst2"   --->   Operation 132 'br' <Predicate = true> <Delay = 0.64>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%phi_ln110_1 = phi i3 [ 0, %meminst ], [ %add_ln110_1, %meminst218 ]" [dct.c:110]   --->   Operation 133 'phi' 'phi_ln110_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.52ns)   --->   "%add_ln110_1 = add i3 %phi_ln110_1, 1" [dct.c:110]   --->   Operation 134 'add' 'add_ln110_1' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.54ns)   --->   "switch i3 %phi_ln110_1, label %branch726 [
    i3 0, label %branch019
    i3 1, label %branch120
    i3 2, label %branch221
    i3 3, label %branch322
    i3 -4, label %branch423
    i3 -3, label %branch524
    i3 -2, label %branch625
  ]" [dct.c:110]   --->   Operation 135 'switch' <Predicate = true> <Delay = 0.54>
ST_3 : Operation 136 [1/1] (0.54ns)   --->   "store i16 0, i16* %input_buf_2d_6_addr, align 2" [dct.c:110]   --->   Operation 136 'store' <Predicate = (phi_ln110_1 == 6)> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "br label %meminst218" [dct.c:110]   --->   Operation 137 'br' <Predicate = (phi_ln110_1 == 6)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.54ns)   --->   "store i16 0, i16* %input_buf_2d_5_addr, align 2" [dct.c:110]   --->   Operation 138 'store' <Predicate = (phi_ln110_1 == 5)> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "br label %meminst218" [dct.c:110]   --->   Operation 139 'br' <Predicate = (phi_ln110_1 == 5)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.54ns)   --->   "store i16 0, i16* %input_buf_2d_4_addr, align 2" [dct.c:110]   --->   Operation 140 'store' <Predicate = (phi_ln110_1 == 4)> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "br label %meminst218" [dct.c:110]   --->   Operation 141 'br' <Predicate = (phi_ln110_1 == 4)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.54ns)   --->   "store i16 0, i16* %input_buf_2d_3_addr, align 2" [dct.c:110]   --->   Operation 142 'store' <Predicate = (phi_ln110_1 == 3)> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "br label %meminst218" [dct.c:110]   --->   Operation 143 'br' <Predicate = (phi_ln110_1 == 3)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.54ns)   --->   "store i16 0, i16* %input_buf_2d_2_addr, align 2" [dct.c:110]   --->   Operation 144 'store' <Predicate = (phi_ln110_1 == 2)> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "br label %meminst218" [dct.c:110]   --->   Operation 145 'br' <Predicate = (phi_ln110_1 == 2)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.54ns)   --->   "store i16 0, i16* %input_buf_2d_1_addr, align 2" [dct.c:110]   --->   Operation 146 'store' <Predicate = (phi_ln110_1 == 1)> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "br label %meminst218" [dct.c:110]   --->   Operation 147 'br' <Predicate = (phi_ln110_1 == 1)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.54ns)   --->   "store i16 0, i16* %input_buf_2d_0_addr, align 2" [dct.c:110]   --->   Operation 148 'store' <Predicate = (phi_ln110_1 == 0)> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "br label %meminst218" [dct.c:110]   --->   Operation 149 'br' <Predicate = (phi_ln110_1 == 0)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.54ns)   --->   "store i16 0, i16* %input_buf_2d_7_addr, align 2" [dct.c:110]   --->   Operation 150 'store' <Predicate = (phi_ln110_1 == 7)> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "br label %meminst218" [dct.c:110]   --->   Operation 151 'br' <Predicate = (phi_ln110_1 == 7)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.42ns)   --->   "%icmp_ln110 = icmp eq i3 %phi_ln110_1, -1" [dct.c:110]   --->   Operation 152 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_input_buf_2d_s) nounwind"   --->   Operation 153 'specloopname' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 154 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %icmp_ln110, label %meminst1, label %meminst2" [dct.c:110]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.42ns)   --->   "%icmp_ln110_1 = icmp eq i3 %phi_ln110, -1" [dct.c:110]   --->   Operation 156 'icmp' 'icmp_ln110_1' <Predicate = (icmp_ln110)> <Delay = 0.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_input_buf_2d_s) nounwind"   --->   Operation 157 'specloopname' 'empty_8' <Predicate = (icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %icmp_ln110_1, label %meminst5.preheader, label %meminst" [dct.c:110]   --->   Operation 158 'br' <Predicate = (icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.64ns)   --->   "br label %meminst5" [dct.c:111]   --->   Operation 159 'br' <Predicate = (icmp_ln110 & icmp_ln110_1)> <Delay = 0.64>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%phi_ln111 = phi i3 [ %add_ln111, %meminst58 ], [ 0, %meminst5.preheader ]" [dct.c:111]   --->   Operation 160 'phi' 'phi_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.52ns)   --->   "%add_ln111 = add i3 %phi_ln111, 1" [dct.c:111]   --->   Operation 161 'add' 'add_ln111' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i3 %phi_ln111 to i64" [dct.c:111]   --->   Operation 162 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 163 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%output_buf_2d_0_add = getelementptr [8 x i16]* %output_buf_2d_0, i64 0, i64 %zext_ln111" [dct.c:111]   --->   Operation 164 'getelementptr' 'output_buf_2d_0_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%output_buf_2d_1_add = getelementptr [8 x i16]* %output_buf_2d_1, i64 0, i64 %zext_ln111" [dct.c:111]   --->   Operation 165 'getelementptr' 'output_buf_2d_1_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%output_buf_2d_2_add = getelementptr [8 x i16]* %output_buf_2d_2, i64 0, i64 %zext_ln111" [dct.c:111]   --->   Operation 166 'getelementptr' 'output_buf_2d_2_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%output_buf_2d_3_add = getelementptr [8 x i16]* %output_buf_2d_3, i64 0, i64 %zext_ln111" [dct.c:111]   --->   Operation 167 'getelementptr' 'output_buf_2d_3_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%output_buf_2d_4_add = getelementptr [8 x i16]* %output_buf_2d_4, i64 0, i64 %zext_ln111" [dct.c:111]   --->   Operation 168 'getelementptr' 'output_buf_2d_4_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%output_buf_2d_5_add = getelementptr [8 x i16]* %output_buf_2d_5, i64 0, i64 %zext_ln111" [dct.c:111]   --->   Operation 169 'getelementptr' 'output_buf_2d_5_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%output_buf_2d_6_add = getelementptr [8 x i16]* %output_buf_2d_6, i64 0, i64 %zext_ln111" [dct.c:111]   --->   Operation 170 'getelementptr' 'output_buf_2d_6_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%output_buf_2d_7_add = getelementptr [8 x i16]* %output_buf_2d_7, i64 0, i64 %zext_ln111" [dct.c:111]   --->   Operation 171 'getelementptr' 'output_buf_2d_7_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.64ns)   --->   "br label %meminst9"   --->   Operation 172 'br' <Predicate = true> <Delay = 0.64>

State 5 <SV = 4> <Delay = 0.54>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%phi_ln111_1 = phi i3 [ 0, %meminst5 ], [ %add_ln111_1, %meminst911 ]" [dct.c:111]   --->   Operation 173 'phi' 'phi_ln111_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.52ns)   --->   "%add_ln111_1 = add i3 %phi_ln111_1, 1" [dct.c:111]   --->   Operation 174 'add' 'add_ln111_1' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.54ns)   --->   "switch i3 %phi_ln111_1, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [dct.c:111]   --->   Operation 175 'switch' <Predicate = true> <Delay = 0.54>
ST_5 : Operation 176 [1/1] (0.54ns)   --->   "store i16 0, i16* %output_buf_2d_6_add, align 2" [dct.c:111]   --->   Operation 176 'store' <Predicate = (phi_ln111_1 == 6)> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "br label %meminst911" [dct.c:111]   --->   Operation 177 'br' <Predicate = (phi_ln111_1 == 6)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.54ns)   --->   "store i16 0, i16* %output_buf_2d_5_add, align 2" [dct.c:111]   --->   Operation 178 'store' <Predicate = (phi_ln111_1 == 5)> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "br label %meminst911" [dct.c:111]   --->   Operation 179 'br' <Predicate = (phi_ln111_1 == 5)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.54ns)   --->   "store i16 0, i16* %output_buf_2d_4_add, align 2" [dct.c:111]   --->   Operation 180 'store' <Predicate = (phi_ln111_1 == 4)> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "br label %meminst911" [dct.c:111]   --->   Operation 181 'br' <Predicate = (phi_ln111_1 == 4)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.54ns)   --->   "store i16 0, i16* %output_buf_2d_3_add, align 2" [dct.c:111]   --->   Operation 182 'store' <Predicate = (phi_ln111_1 == 3)> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "br label %meminst911" [dct.c:111]   --->   Operation 183 'br' <Predicate = (phi_ln111_1 == 3)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.54ns)   --->   "store i16 0, i16* %output_buf_2d_2_add, align 2" [dct.c:111]   --->   Operation 184 'store' <Predicate = (phi_ln111_1 == 2)> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "br label %meminst911" [dct.c:111]   --->   Operation 185 'br' <Predicate = (phi_ln111_1 == 2)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.54ns)   --->   "store i16 0, i16* %output_buf_2d_1_add, align 2" [dct.c:111]   --->   Operation 186 'store' <Predicate = (phi_ln111_1 == 1)> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "br label %meminst911" [dct.c:111]   --->   Operation 187 'br' <Predicate = (phi_ln111_1 == 1)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.54ns)   --->   "store i16 0, i16* %output_buf_2d_0_add, align 2" [dct.c:111]   --->   Operation 188 'store' <Predicate = (phi_ln111_1 == 0)> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "br label %meminst911" [dct.c:111]   --->   Operation 189 'br' <Predicate = (phi_ln111_1 == 0)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.54ns)   --->   "store i16 0, i16* %output_buf_2d_7_add, align 2" [dct.c:111]   --->   Operation 190 'store' <Predicate = (phi_ln111_1 == 7)> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "br label %meminst911" [dct.c:111]   --->   Operation 191 'br' <Predicate = (phi_ln111_1 == 7)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.42ns)   --->   "%icmp_ln111 = icmp eq i3 %phi_ln111_1, -1" [dct.c:111]   --->   Operation 192 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_output_buf_2d) nounwind"   --->   Operation 193 'specloopname' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 194 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "br i1 %icmp_ln111, label %meminst58, label %meminst9" [dct.c:111]   --->   Operation 195 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.42ns)   --->   "%icmp_ln111_1 = icmp eq i3 %phi_ln111, -1" [dct.c:111]   --->   Operation 196 'icmp' 'icmp_ln111_1' <Predicate = (icmp_ln111)> <Delay = 0.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_output_buf_2d) nounwind"   --->   Operation 197 'specloopname' 'empty_12' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %icmp_ln111_1, label %1, label %meminst5" [dct.c:111]   --->   Operation 198 'br' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.00>

State 18 <SV = 17> <Delay = 0.00>

State 19 <SV = 18> <Delay = 0.00>

State 20 <SV = 19> <Delay = 0.00>

State 21 <SV = 20> <Delay = 0.00>

State 22 <SV = 21> <Delay = 0.00>

State 23 <SV = 22> <Delay = 0.00>

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 199 [5/5] (0.00ns)   --->   "call fastcc void @read_matrix([8 x i16]* %input_0, [8 x i16]* %input_1, [8 x i16]* %input_2, [8 x i16]* %input_3, [8 x i16]* %input_4, [8 x i16]* %input_5, [8 x i16]* %input_6, [8 x i16]* %input_7, [8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7)" [dct.c:113]   --->   Operation 199 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 1.08>
ST_25 : Operation 200 [4/5] (1.08ns)   --->   "call fastcc void @read_matrix([8 x i16]* %input_0, [8 x i16]* %input_1, [8 x i16]* %input_2, [8 x i16]* %input_3, [8 x i16]* %input_4, [8 x i16]* %input_5, [8 x i16]* %input_6, [8 x i16]* %input_7, [8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7)" [dct.c:113]   --->   Operation 200 'call' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 1.08>
ST_26 : Operation 201 [3/5] (1.08ns)   --->   "call fastcc void @read_matrix([8 x i16]* %input_0, [8 x i16]* %input_1, [8 x i16]* %input_2, [8 x i16]* %input_3, [8 x i16]* %input_4, [8 x i16]* %input_5, [8 x i16]* %input_6, [8 x i16]* %input_7, [8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7)" [dct.c:113]   --->   Operation 201 'call' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 1.08>
ST_27 : Operation 202 [2/5] (1.08ns)   --->   "call fastcc void @read_matrix([8 x i16]* %input_0, [8 x i16]* %input_1, [8 x i16]* %input_2, [8 x i16]* %input_3, [8 x i16]* %input_4, [8 x i16]* %input_5, [8 x i16]* %input_6, [8 x i16]* %input_7, [8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7)" [dct.c:113]   --->   Operation 202 'call' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 203 [1/5] (0.00ns)   --->   "call fastcc void @read_matrix([8 x i16]* %input_0, [8 x i16]* %input_1, [8 x i16]* %input_2, [8 x i16]* %input_3, [8 x i16]* %input_4, [8 x i16]* %input_5, [8 x i16]* %input_6, [8 x i16]* %input_7, [8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7)" [dct.c:113]   --->   Operation 203 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 204 [52/52] (0.00ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 204 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 6.83>
ST_30 : Operation 205 [51/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 205 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 6.83>
ST_31 : Operation 206 [50/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 206 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 6.83>
ST_32 : Operation 207 [49/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 207 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 6.83>
ST_33 : Operation 208 [48/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 208 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 6.83>
ST_34 : Operation 209 [47/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 209 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 6.83>
ST_35 : Operation 210 [46/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 210 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 6.83>
ST_36 : Operation 211 [45/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 211 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 6.83>
ST_37 : Operation 212 [44/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 212 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 6.83>
ST_38 : Operation 213 [43/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 213 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 6.83>
ST_39 : Operation 214 [42/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 214 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 6.83>
ST_40 : Operation 215 [41/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 215 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 6.83>
ST_41 : Operation 216 [40/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 216 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 6.83>
ST_42 : Operation 217 [39/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 217 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 6.83>
ST_43 : Operation 218 [38/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 218 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 6.83>
ST_44 : Operation 219 [37/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 219 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 6.83>
ST_45 : Operation 220 [36/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 220 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 6.83>
ST_46 : Operation 221 [35/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 221 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 6.83>
ST_47 : Operation 222 [34/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 222 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 6.83>
ST_48 : Operation 223 [33/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 223 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 6.83>
ST_49 : Operation 224 [32/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 224 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 6.83>
ST_50 : Operation 225 [31/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 225 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 6.83>
ST_51 : Operation 226 [30/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 226 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 6.83>
ST_52 : Operation 227 [29/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 227 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 6.83>
ST_53 : Operation 228 [28/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 228 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 6.83>
ST_54 : Operation 229 [27/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 229 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 6.83>
ST_55 : Operation 230 [26/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 230 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 6.83>
ST_56 : Operation 231 [25/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 231 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 6.83>
ST_57 : Operation 232 [24/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 232 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 6.83>
ST_58 : Operation 233 [23/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 233 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 6.83>
ST_59 : Operation 234 [22/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 234 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 6.83>
ST_60 : Operation 235 [21/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 235 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 6.83>
ST_61 : Operation 236 [20/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 236 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 6.83>
ST_62 : Operation 237 [19/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 237 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 6.83>
ST_63 : Operation 238 [18/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 238 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 6.83>
ST_64 : Operation 239 [17/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 239 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 64> <Delay = 6.83>
ST_65 : Operation 240 [16/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 240 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 6.83>
ST_66 : Operation 241 [15/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 241 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 66> <Delay = 6.83>
ST_67 : Operation 242 [14/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 242 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 67> <Delay = 6.83>
ST_68 : Operation 243 [13/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 243 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 68> <Delay = 6.83>
ST_69 : Operation 244 [12/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 244 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 69> <Delay = 6.83>
ST_70 : Operation 245 [11/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 245 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 70> <Delay = 6.83>
ST_71 : Operation 246 [10/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 246 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 71> <Delay = 6.83>
ST_72 : Operation 247 [9/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 247 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 72> <Delay = 6.83>
ST_73 : Operation 248 [8/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 248 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 73> <Delay = 6.83>
ST_74 : Operation 249 [7/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 249 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 6.83>
ST_75 : Operation 250 [6/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 250 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 6.83>
ST_76 : Operation 251 [5/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 251 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 6.83>
ST_77 : Operation 252 [4/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 252 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 77> <Delay = 6.83>
ST_78 : Operation 253 [3/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 253 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 78> <Delay = 6.83>
ST_79 : Operation 254 [2/52] (6.83ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 254 'call' <Predicate = true> <Delay = 6.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 79> <Delay = 0.00>
ST_80 : Operation 255 [1/52] (0.00ns)   --->   "call fastcc void @DCT_2D([8 x i16]* %input_buf_2d_0, [8 x i16]* %input_buf_2d_1, [8 x i16]* %input_buf_2d_2, [8 x i16]* %input_buf_2d_3, [8 x i16]* %input_buf_2d_4, [8 x i16]* %input_buf_2d_5, [8 x i16]* %input_buf_2d_6, [8 x i16]* %input_buf_2d_7, [8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7)" [dct.c:115]   --->   Operation 255 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 80> <Delay = 0.00>
ST_81 : Operation 256 [5/5] (0.00ns)   --->   "call fastcc void @write_matrix([8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7, [8 x i16]* %output_0, [8 x i16]* %output_1, [8 x i16]* %output_2, [8 x i16]* %output_3, [8 x i16]* %output_4, [8 x i16]* %output_5, [8 x i16]* %output_6, [8 x i16]* %output_7)" [dct.c:117]   --->   Operation 256 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 81> <Delay = 1.08>
ST_82 : Operation 257 [4/5] (1.08ns)   --->   "call fastcc void @write_matrix([8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7, [8 x i16]* %output_0, [8 x i16]* %output_1, [8 x i16]* %output_2, [8 x i16]* %output_3, [8 x i16]* %output_4, [8 x i16]* %output_5, [8 x i16]* %output_6, [8 x i16]* %output_7)" [dct.c:117]   --->   Operation 257 'call' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 82> <Delay = 1.08>
ST_83 : Operation 258 [3/5] (1.08ns)   --->   "call fastcc void @write_matrix([8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7, [8 x i16]* %output_0, [8 x i16]* %output_1, [8 x i16]* %output_2, [8 x i16]* %output_3, [8 x i16]* %output_4, [8 x i16]* %output_5, [8 x i16]* %output_6, [8 x i16]* %output_7)" [dct.c:117]   --->   Operation 258 'call' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 83> <Delay = 1.08>
ST_84 : Operation 259 [2/5] (1.08ns)   --->   "call fastcc void @write_matrix([8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7, [8 x i16]* %output_0, [8 x i16]* %output_1, [8 x i16]* %output_2, [8 x i16]* %output_3, [8 x i16]* %output_4, [8 x i16]* %output_5, [8 x i16]* %output_6, [8 x i16]* %output_7)" [dct.c:117]   --->   Operation 259 'call' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 84> <Delay = 0.00>
ST_85 : Operation 260 [1/5] (0.00ns)   --->   "call fastcc void @write_matrix([8 x i16]* %output_buf_2d_0, [8 x i16]* %output_buf_2d_1, [8 x i16]* %output_buf_2d_2, [8 x i16]* %output_buf_2d_3, [8 x i16]* %output_buf_2d_4, [8 x i16]* %output_buf_2d_5, [8 x i16]* %output_buf_2d_6, [8 x i16]* %output_buf_2d_7, [8 x i16]* %output_0, [8 x i16]* %output_1, [8 x i16]* %output_2, [8 x i16]* %output_3, [8 x i16]* %output_4, [8 x i16]* %output_5, [8 x i16]* %output_6, [8 x i16]* %output_7)" [dct.c:117]   --->   Operation 260 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 261 [1/1] (0.00ns)   --->   "ret void" [dct.c:118]   --->   Operation 261 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.644ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln110', dct.c:110) with incoming values : ('add_ln110', dct.c:110) [69]  (0.644 ns)

 <State 2>: 0.644ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln110_1', dct.c:110) with incoming values : ('add_ln110_1', dct.c:110) [83]  (0.644 ns)

 <State 3>: 0.644ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln111', dct.c:111) with incoming values : ('add_ln111', dct.c:111) [122]  (0.644 ns)

 <State 4>: 0.644ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln111_1', dct.c:111) with incoming values : ('add_ln111_1', dct.c:111) [136]  (0.644 ns)

 <State 5>: 0.542ns
The critical path consists of the following:
	'store' operation ('store_ln111', dct.c:111) of constant 0 on array 'output_buf_2d[6]', dct.c:111 [140]  (0.542 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 1.08ns
The critical path consists of the following:
	'call' operation ('call_ln113', dct.c:113) to 'read_matrix' [173]  (1.08 ns)

 <State 26>: 1.08ns
The critical path consists of the following:
	'call' operation ('call_ln113', dct.c:113) to 'read_matrix' [173]  (1.08 ns)

 <State 27>: 1.08ns
The critical path consists of the following:
	'call' operation ('call_ln113', dct.c:113) to 'read_matrix' [173]  (1.08 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 31>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 32>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 33>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 34>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 35>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 36>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 37>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 38>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 39>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 40>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 41>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 42>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 43>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 44>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 45>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 46>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 47>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 48>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 49>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 50>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 51>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 52>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 53>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 54>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 55>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 56>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 57>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 58>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 59>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 60>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 61>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 62>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 63>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 64>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 65>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 66>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 67>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 68>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 69>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 70>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 71>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 72>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 73>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 74>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 75>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 76>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 77>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 78>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 79>: 6.83ns
The critical path consists of the following:
	'call' operation ('call_ln115', dct.c:115) to 'DCT_2D' [174]  (6.83 ns)

 <State 80>: 0ns
The critical path consists of the following:

 <State 81>: 0ns
The critical path consists of the following:

 <State 82>: 1.08ns
The critical path consists of the following:
	'call' operation ('call_ln117', dct.c:117) to 'write_matrix' [175]  (1.08 ns)

 <State 83>: 1.08ns
The critical path consists of the following:
	'call' operation ('call_ln117', dct.c:117) to 'write_matrix' [175]  (1.08 ns)

 <State 84>: 1.08ns
The critical path consists of the following:
	'call' operation ('call_ln117', dct.c:117) to 'write_matrix' [175]  (1.08 ns)

 <State 85>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
