Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May  3 22:56:18 2022
| Host         : BlackTeaIrse running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seven_segment_display_timing_summary_routed.rpt -pb seven_segment_display_timing_summary_routed.pb -rpx seven_segment_display_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_segment_display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  18          
TIMING-20  Warning           Non-clocked latch            3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (39)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_pro/state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (39)
-------------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   54          inf        0.000                      0                   54           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 char2[1]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.345ns  (logic 5.404ns (35.219%)  route 9.941ns (64.781%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  char2[1] (IN)
                         net (fo=0)                   0.000     0.000    char2[1]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  char2_IBUF[1]_inst/O
                         net (fo=2, routed)           4.650     6.132    counter_pro/char2_IBUF[1]
    SLICE_X0Y74          LUT6 (Prop_lut6_I3_O)        0.124     6.256 r  counter_pro/LED_OBUF[7]_inst_i_17/O
                         net (fo=1, routed)           1.147     7.404    counter_pro/LED_OBUF[7]_inst_i_17_n_0
    SLICE_X0Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.528 r  counter_pro/LED_OBUF[7]_inst_i_6/O
                         net (fo=7, routed)           1.702     9.230    counter_pro/sel0[1]
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.124     9.354 r  counter_pro/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.441    11.795    LED_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.345 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.345    LED[4]
    K13                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 char2[1]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.930ns  (logic 5.347ns (35.814%)  route 9.583ns (64.186%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  char2[1] (IN)
                         net (fo=0)                   0.000     0.000    char2[1]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  char2_IBUF[1]_inst/O
                         net (fo=2, routed)           4.650     6.132    counter_pro/char2_IBUF[1]
    SLICE_X0Y74          LUT6 (Prop_lut6_I3_O)        0.124     6.256 r  counter_pro/LED_OBUF[7]_inst_i_17/O
                         net (fo=1, routed)           1.147     7.404    counter_pro/LED_OBUF[7]_inst_i_17_n_0
    SLICE_X0Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.528 r  counter_pro/LED_OBUF[7]_inst_i_6/O
                         net (fo=7, routed)           1.917     9.444    counter_pro/sel0[1]
    SLICE_X0Y92          LUT6 (Prop_lut6_I4_O)        0.124     9.568 r  counter_pro/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.868    11.437    LED_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.930 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.930    LED[5]
    K16                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 char2[0]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.557ns  (logic 5.446ns (37.413%)  route 9.110ns (62.587%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  char2[0] (IN)
                         net (fo=0)                   0.000     0.000    char2[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  char2_IBUF[0]_inst/O
                         net (fo=3, routed)           4.771     6.268    counter_pro/char2_IBUF[0]
    SLICE_X0Y76          LUT6 (Prop_lut6_I0_O)        0.124     6.392 r  counter_pro/LED_OBUF[7]_inst_i_9/O
                         net (fo=3, routed)           0.964     7.356    counter_pro/LED_OBUF[7]_inst_i_9_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I0_O)        0.124     7.480 r  counter_pro/LED_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           1.251     8.731    counter_pro/sel0[2]
    SLICE_X0Y67          LUT6 (Prop_lut6_I3_O)        0.124     8.855 r  counter_pro/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.124    10.980    LED_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.557 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.557    LED[7]
    T10                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 char2[0]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.338ns  (logic 5.425ns (37.834%)  route 8.913ns (62.166%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  char2[0] (IN)
                         net (fo=0)                   0.000     0.000    char2[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  char2_IBUF[0]_inst/O
                         net (fo=3, routed)           4.771     6.268    counter_pro/char2_IBUF[0]
    SLICE_X0Y76          LUT6 (Prop_lut6_I0_O)        0.124     6.392 r  counter_pro/LED_OBUF[7]_inst_i_9/O
                         net (fo=3, routed)           0.824     7.216    counter_pro/LED_OBUF[7]_inst_i_9_n_0
    SLICE_X0Y74          LUT6 (Prop_lut6_I2_O)        0.124     7.340 r  counter_pro/LED_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           1.195     8.535    counter_pro/data4[3]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.124     8.659 r  counter_pro/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.123    10.782    LED_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.338 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.338    LED[6]
    R10                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 char2[0]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.154ns  (logic 5.406ns (38.196%)  route 8.748ns (61.804%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  char2[0] (IN)
                         net (fo=0)                   0.000     0.000    char2[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  char2_IBUF[0]_inst/O
                         net (fo=3, routed)           4.771     6.268    counter_pro/char2_IBUF[0]
    SLICE_X0Y76          LUT6 (Prop_lut6_I0_O)        0.124     6.392 r  counter_pro/LED_OBUF[7]_inst_i_9/O
                         net (fo=3, routed)           0.824     7.216    counter_pro/LED_OBUF[7]_inst_i_9_n_0
    SLICE_X0Y74          LUT6 (Prop_lut6_I2_O)        0.124     7.340 r  counter_pro/LED_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           1.486     8.826    counter_pro/data4[3]
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.950 r  counter_pro/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668    10.617    LED_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.154 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.154    LED[1]
    L18                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 char2[0]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.113ns  (logic 5.430ns (38.473%)  route 8.683ns (61.527%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  char2[0] (IN)
                         net (fo=0)                   0.000     0.000    char2[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  char2_IBUF[0]_inst/O
                         net (fo=3, routed)           4.771     6.268    counter_pro/char2_IBUF[0]
    SLICE_X0Y76          LUT6 (Prop_lut6_I0_O)        0.124     6.392 r  counter_pro/LED_OBUF[7]_inst_i_9/O
                         net (fo=3, routed)           0.824     7.216    counter_pro/LED_OBUF[7]_inst_i_9_n_0
    SLICE_X0Y74          LUT6 (Prop_lut6_I2_O)        0.124     7.340 r  counter_pro/LED_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           1.202     8.542    counter_pro/data4[3]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.124     8.666 r  counter_pro/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.886    10.552    LED_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.113 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.113    LED[2]
    T11                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 char2[0]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.507ns  (logic 5.403ns (39.997%)  route 8.105ns (60.003%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  char2[0] (IN)
                         net (fo=0)                   0.000     0.000    char2[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  char2_IBUF[0]_inst/O
                         net (fo=3, routed)           4.771     6.268    counter_pro/char2_IBUF[0]
    SLICE_X0Y76          LUT6 (Prop_lut6_I0_O)        0.124     6.392 r  counter_pro/LED_OBUF[7]_inst_i_9/O
                         net (fo=3, routed)           0.964     7.356    counter_pro/LED_OBUF[7]_inst_i_9_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I0_O)        0.124     7.480 r  counter_pro/LED_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           0.703     8.182    counter_pro/sel0[2]
    SLICE_X0Y73          LUT6 (Prop_lut6_I4_O)        0.124     8.306 r  counter_pro/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668     9.974    LED_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.507 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.507    LED[3]
    P15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_pro/count_b_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.026ns  (logic 4.098ns (40.868%)  route 5.929ns (59.132%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE                         0.000     0.000 r  counter_pro/count_b_reg[2]/C
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_pro/count_b_reg[2]/Q
                         net (fo=19, routed)          0.855     1.311    counter_pro/count_b_reg_n_0_[2]
    SLICE_X1Y75          LUT3 (Prop_lut3_I1_O)        0.124     1.435 r  counter_pro/AN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.074     6.509    AN1_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.026 r  AN1_OBUF_inst/O
                         net (fo=0)                   0.000    10.026    AN1
    K2                                                                r  AN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_pro/count_b_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.207ns  (logic 4.365ns (53.188%)  route 3.842ns (46.812%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE                         0.000     0.000 r  counter_pro/count_b_reg[2]/C
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  counter_pro/count_b_reg[2]/Q
                         net (fo=19, routed)          1.200     1.656    counter_pro/count_b_reg_n_0_[2]
    SLICE_X0Y76          LUT3 (Prop_lut3_I2_O)        0.154     1.810 r  counter_pro/AN4_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.641     4.452    AN4_OBUF
    J14                  OBUF (Prop_obuf_I_O)         3.755     8.207 r  AN4_OBUF_inst/O
                         net (fo=0)                   0.000     8.207    AN4
    J14                                                               r  AN4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_pro/count_b_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.026ns  (logic 4.361ns (54.338%)  route 3.665ns (45.662%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE                         0.000     0.000 r  counter_pro/count_b_reg[0]/C
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_pro/count_b_reg[0]/Q
                         net (fo=20, routed)          1.582     2.038    counter_pro/mux_pro/0
    SLICE_X0Y66          LUT3 (Prop_lut3_I2_O)        0.150     2.188 r  counter_pro/AN0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.083     4.271    AN0_OBUF
    U13                  OBUF (Prop_obuf_I_O)         3.755     8.026 r  AN0_OBUF_inst/O
                         net (fo=0)                   0.000     8.026    AN0
    U13                                                               r  AN0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_pro/state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_pro/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.246ns (67.816%)  route 0.117ns (32.184%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE                         0.000     0.000 r  counter_pro/state_reg/C
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  counter_pro/state_reg/Q
                         net (fo=18, routed)          0.117     0.265    counter_pro/state
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.098     0.363 r  counter_pro/count[12]_i_1/O
                         net (fo=1, routed)           0.000     0.363    counter_pro/count_next[12]
    SLICE_X2Y75          FDCE                                         r  counter_pro/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_pro/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_pro/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.209ns (49.429%)  route 0.214ns (50.571%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE                         0.000     0.000 r  counter_pro/count_reg[0]/C
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_pro/count_reg[0]/Q
                         net (fo=16, routed)          0.214     0.378    counter_pro/count[0]
    SLICE_X1Y74          LUT6 (Prop_lut6_I0_O)        0.045     0.423 r  counter_pro/count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.423    counter_pro/count_next[10]
    SLICE_X1Y74          FDCE                                         r  counter_pro/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_pro/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_pro/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.207ns (48.154%)  route 0.223ns (51.846%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE                         0.000     0.000 r  counter_pro/count_reg[0]/C
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_pro/count_reg[0]/Q
                         net (fo=16, routed)          0.223     0.387    counter_pro/count[0]
    SLICE_X2Y75          LUT3 (Prop_lut3_I0_O)        0.043     0.430 r  counter_pro/state_i_1/O
                         net (fo=1, routed)           0.000     0.430    counter_pro/state_next
    SLICE_X2Y75          FDCE                                         r  counter_pro/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_pro/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_pro/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.209ns (48.394%)  route 0.223ns (51.606%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE                         0.000     0.000 r  counter_pro/count_reg[0]/C
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  counter_pro/count_reg[0]/Q
                         net (fo=16, routed)          0.223     0.387    counter_pro/count[0]
    SLICE_X2Y75          LUT3 (Prop_lut3_I0_O)        0.045     0.432 r  counter_pro/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.432    counter_pro/count_next[0]
    SLICE_X2Y75          FDCE                                         r  counter_pro/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_pro/state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_pro/count_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.246ns (55.065%)  route 0.201ns (44.935%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE                         0.000     0.000 r  counter_pro/state_reg/C
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  counter_pro/state_reg/Q
                         net (fo=18, routed)          0.201     0.349    counter_pro/state
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.098     0.447 r  counter_pro/count[13]_i_1/O
                         net (fo=1, routed)           0.000     0.447    counter_pro/count_next[13]
    SLICE_X2Y75          FDCE                                         r  counter_pro/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_pro/count_b_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            counter_pro/count_b_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.216ns (47.414%)  route 0.240ns (52.586%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          LDCE                         0.000     0.000 r  counter_pro/count_b_next_reg[0]/G
    SLICE_X3Y74          LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  counter_pro/count_b_next_reg[0]/Q
                         net (fo=1, routed)           0.240     0.456    counter_pro/count_b_next[0]
    SLICE_X3Y75          FDCE                                         r  counter_pro/count_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_pro/count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_pro/count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.231ns (49.852%)  route 0.232ns (50.148%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE                         0.000     0.000 r  counter_pro/count_reg[10]/C
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_pro/count_reg[10]/Q
                         net (fo=2, routed)           0.107     0.248    counter_pro/count[10]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.045     0.293 r  counter_pro/count[13]_i_2/O
                         net (fo=14, routed)          0.125     0.418    counter_pro/count[13]_i_2_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I1_O)        0.045     0.463 r  counter_pro/count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.463    counter_pro/count_next[9]
    SLICE_X2Y74          FDCE                                         r  counter_pro/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_pro/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_pro/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.209ns (43.755%)  route 0.269ns (56.245%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE                         0.000     0.000 r  counter_pro/count_reg[0]/C
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_pro/count_reg[0]/Q
                         net (fo=16, routed)          0.269     0.433    counter_pro/count[0]
    SLICE_X2Y74          LUT6 (Prop_lut6_I0_O)        0.045     0.478 r  counter_pro/count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.478    counter_pro/count_next[11]
    SLICE_X2Y74          FDCE                                         r  counter_pro/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_pro/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_pro/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.209ns (43.392%)  route 0.273ns (56.608%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE                         0.000     0.000 r  counter_pro/count_reg[0]/C
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_pro/count_reg[0]/Q
                         net (fo=16, routed)          0.273     0.437    counter_pro/count[0]
    SLICE_X2Y74          LUT6 (Prop_lut6_I0_O)        0.045     0.482 r  counter_pro/count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.482    counter_pro/count_next[8]
    SLICE_X2Y74          FDCE                                         r  counter_pro/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_pro/count_b_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            counter_pro/count_b_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.216ns (44.739%)  route 0.267ns (55.261%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          LDCE                         0.000     0.000 r  counter_pro/count_b_next_reg[1]/G
    SLICE_X3Y74          LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  counter_pro/count_b_next_reg[1]/Q
                         net (fo=1, routed)           0.267     0.483    counter_pro/count_b_next[1]
    SLICE_X3Y75          FDCE                                         r  counter_pro/count_b_reg[1]/D
  -------------------------------------------------------------------    -------------------





