A. Bakhoda, G. L. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt. 2009. Analyzing CUDA workloads using a detailed GPU simulator. In Proceedings of IEEE International Symposium on Performance Analysis of Systems and Software. 163--174.
David Brooks , Margaret Martonosi, Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.13, January 09-12, 1999
Nicolas Brunie , Sylvain Collange , Gregory Diamos, Simultaneous branch and warp interweaving for sustained GPU performance, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Mu-Tien Chang , Paul Rosenfeld , Shih-Lien Lu , Bruce Jacob, Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.143-154, February 23-27, 2013[doi>10.1109/HPCA.2013.6522314]
Shuai Che , Michael Boyer , Jiayuan Meng , David Tarjan , Jeremy W. Sheaffer , Sang-Ha Lee , Kevin Skadron, Rodinia: A benchmark suite for heterogeneous computing, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.44-54, October 04-06, 2009[doi>10.1109/IISWC.2009.5306797]
Z. Chen, D. Kaeli, and N. Rubin. 2013. Characterizing scalar opportunities in GPGPU applications. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software. 225--234.
Sylvain Collange , David Defour , Yao Zhang, Dynamic detection of uniform and affine vectors in GPGPU computations, Proceedings of the 2009 international conference on Parallel processing, August 25-28, 2009, Delft, The Netherlands
Xiangyu Dong , Cong Xu , Yuan Xie , Norman P. Jouppi, NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.31 n.7, p.994-1007, July 2012[doi>10.1109/TCAD.2012.2185930]
Yunus Emre , Chengen Yang , Ketul Sutaria , Yu Cao , Chaitali Chakrabarti, Enhancing the Reliability of STT-RAM through Circuit and System Level Techniques, Proceedings of the 2012 IEEE Workshop on Signal Processing Systems, p.125-130, October 17-19, 2012[doi>10.1109/SiPS.2012.11]
N. Farazmand, R. Ubal, and D. Kaeli.2012. Statistical fault injection-based AVF analysis of a GPU architecture. In Proceedings of SELSE'12.
Freescale. 2007. Document Number: Brmramslscltrl-Freescale MRAM Technology.
Wilson W.  L. Fung , Tor M. Aamodt, Thread block compaction for efficient SIMT control flow, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.25-36, February 12-16, 2011
Mark Gebhart , Daniel R. Johnson , David Tarjan , Stephen W. Keckler , William J. Dally , Erik Lindholm , Kevin Skadron, Energy-efficient mechanisms for managing thread context in throughput processors, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000093]
Mark Gebhart , Stephen W. Keckler , William J. Dally, A compile-time managed multi-level register file hierarchy, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155675]
Syed Zohaib Gilani , Nam Sung Kim , Michael J. Schulte, Power-efficient computing for compute-intensive GPGPU applications, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.330-341, February 23-27, 2013[doi>10.1109/HPCA.2013.6522330]
Nilanjan Goswami , Bingyi Cao , Tao Li, Power-performance co-optimization of throughput core architecture using resistive memory, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.342-353, February 23-27, 2013[doi>10.1109/HPCA.2013.6522331]
Xiaochen Guo , Engin Ipek , Tolga Soyata, Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816012]
Intel. 2015. http://ark.intel.com/products/88040/Intel-Core-i7-5775C-Processor-6M-Cache-up-to-3_70-GHz.
Naifeng Jing , Yao Shen , Yao Lu , Shrikanth Ganapathy , Zhigang Mao , Minyi Guo , Ramon Canal , Xiaoyao Liang, An energy-efficient and scalable eDRAM-based register file architecture for GPGPU, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485952]
D. Kanter. 2010. AMD's Cayman GPU architecture. http://www.realworldtech.com/cayman/.
Jingwen Leng , Tayler Hetherington , Ahmed ElTantawy , Syed Gilani , Nam Sung Kim , Tor M. Aamodt , Vijay Janapa Reddi, GPUWattch: enabling energy optimizations in GPGPUs, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485964]
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
Pablo Montesinos , Wei Liu , Josep Torrellas, Using Register Lifetime Predictions to Protect Register Files against Soft Errors, Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, p.286-296, June 25-28, 2007[doi>10.1109/DSN.2007.99]
Shubhendu S. Mukherjee , Christopher Weaver , Joel Emer , Steven K. Reinhardt , Todd Austin, A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.29, December 03-05, 2003
Veynu Narasiman , Michael Shebanow , Chang Joo Lee , Rustam Miftakhutdinov , Onur Mutlu , Yale N. Patt, Improving GPU performance via large warps and two-level warp scheduling, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155656]
NVIDIA. 2009. NVIDIA's Next Generation CUDA Compute Architecture: Fermi. http://www.nvidia.com/content/PDF/fermi_white_papers/NVIDIA_Fermi_Compute_Architecture_Whitepaper.pdf.
NVIDIA. 2010. CUDA Programming Guide Version 3.0., Nvidia Corporation.
NVIDIA. 2012. NVIDIA's Next Generation CUDA Compute Architecture: Kepler GK110, http://www.nvidia.com/content/PDF/kepler/NVIDIA-Kepler-GK110-Architecture-Whitepaper.pdf.
NVIDIA. 2014. http://www.nvidia.com/object/cuda_sdks.html.
D. J. Palframan, N. S. Kim, and M. H. Lipasti. 2014. Precision-aware soft error protection for GPUs. In Proceedings of IEEE 20th International Symposium on High Performance Computer Architecture. 49--59.
Parboil. 2012. Parboil Benchmark Suite. URL: http://impact.crhc.illinois.edu/parboil.php.
Minsoo Rhu , Mattan Erez, The dual-path execution model for efficient GPU control flow, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.591-602, February 23-27, 2013[doi>10.1109/HPCA.2013.6522352]
P. Satyamoorthy. 2011. STT-RAM for shared memory in GPUs. Master's Thesis. University of Virginia.
Clinton Wills Smullen, IV , Sudhanva Gurumurthi, Designing giga-scale memory systems with stt-ram, University of Virginia, Charlottesville, VA, 2011
Clinton W. Smullen , Vidyabhushan Mohan , Anurag Nigam , Sudhanva Gurumurthi , Mircea R. Stan, Relaxing non-volatility for fast and energy-efficient STT-RAM caches, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.50-61, February 12-16, 2011
Guangyu Sun , Eren Kursun , Jude A. Rivers , Yuan Xie, Exploring the vulnerability of CMPs to soft errors with 3D stacked non-volatile memory, Proceedings of the 2011 IEEE 29th International Conference on Computer Design, p.366-372, October 09-12, 2011[doi>10.1109/ICCD.2011.6081425]
G. Sun, X. Dong, Y. Xie, J. Li, and Y. Chen. 2009. A novel architecture of the 3D stacked MRAM L2 cache for CMPs. In Proceedings of IEEE 15th International Symposium on High Performance Computer Architecture. 239--249.
Hongbin Sun , Chuanyin Liu , Wei Xu , Jizhong Zhao , Nanning Zheng , Tong Zhang, Using Magnetic RAM to Build Low-Power and Soft Error-Resilient L1 Cache, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.1, p.19-28, January 2012[doi>10.1109/TVLSI.2010.2090914]
Zhenyu Sun , Xiuyuan Bi , Hai (Helen) Li , Weng-Fai Wong , Zhong-Liang Ong , Xiaochun Zhu , Wenqing Wu, Multi retention level STT-RAM cache designs with a dynamic refresh scheme, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155659]
Jingweijia Tan , Nilanjan Goswami , Tao Li , Xin Fu, Analyzing soft-error vulnerability on GPGPU microarchitecture, Proceedings of the 2011 IEEE International Symposium on Workload Characterization, p.226-235, November 06-08, 2011[doi>10.1109/IISWC.2011.6114182]
Jingweijia Tan , Zhi Li , Xin Fu, Soft-error reliability and power co-optimization for GPGPUS register file using resistive memory, Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, March 09-13, 2015, Grenoble, France
S. Tehrani. 2010. Status and Prospect for MRAM Technology.
S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. P. Jouppi. 2008. Cacti 5.1. HP Labs, Tech. Rep.
Ross C. Walker , Robin M. Betz, An investigation of the effects of error correcting code on GPU-accelerated molecular dynamics simulations, Proceedings of the Conference on Extreme Science and Engineering Discovery Environment: Gateway to Discovery, July 22-25, 2013, San Diego, California, USA[doi>10.1145/2484762.2484774]
Christopher Weaver , Joel Emer , Shubhendu S. Mukherjee , Steven K. Reinhardt, Techniques to Reduce the Soft Error Rate of a High-Performance Microprocessor, Proceedings of the 31st annual international symposium on Computer architecture, p.264, June 19-23, 2004, MÃ¼nchen, Germany
John Whaley , Dzintars Avots , Michael Carbin , Monica S. Lam, Using datalog with binary decision diagrams for program analysis, Proceedings of the Third Asian conference on Programming Languages and Systems, November 02-05, 2005, Tsukuba, Japan[doi>10.1007/11575467_8]
Keun Soo Yim , Cuong Pham , Mushfiq Saleheen , Zbigniew Kalbarczyk , Ravishankar Iyer, Hauberk: Lightweight Silent Data Corruption Error Detector for GPGPU, Proceedings of the 2011 IEEE International Parallel & Distributed Processing Symposium, p.287-300, May 16-20, 2011[doi>10.1109/IPDPS.2011.36]
