# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition
# File: C:/questasim_6.5c/examples/MIPS_UART/Src/UART/MIPS_UART.csv
# Generated on: Fri Jul 29 01:48:19 2011

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved
Prty_Sel,Input,PIN_L22,5,B5_N1,,
RX,Output,PIN_F14,4,B4_N1,,
TX,Input,PIN_G12,4,B4_N1,,
clk_T,Input,PIN_A12,4,B4_N1,,
clr_T,Input,PIN_R22,6,B6_N0,,
