Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Sat Dec 14 05:41:09 2024
| Host             : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command          : report_power -file mipi_csi_top_v2_power_routed.rpt -pb mipi_csi_top_v2_power_summary_routed.pb -rpx mipi_csi_top_v2_power_routed.rpx
| Design           : mipi_csi_top_v2
| Device           : xcku3p-ffva676-2-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.803        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.327        |
| Device Static (W)        | 0.476        |
| Effective TJA (C/W)      | 1.7          |
| Max Ambient (C)          | 98.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.029 |        9 |       --- |             --- |
| CLB Logic                |     0.015 |     6098 |       --- |             --- |
|   LUT as Logic           |     0.013 |     2276 |    162720 |            1.40 |
|   Register               |     0.001 |     2851 |    325440 |            0.88 |
|   LUT as Distributed RAM |    <0.001 |       20 |     99840 |            0.02 |
|   LUT as Shift Register  |    <0.001 |       38 |     99840 |            0.04 |
|   CARRY8                 |    <0.001 |       39 |     27120 |            0.14 |
|   Others                 |     0.000 |      215 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       96 |    216960 |            0.04 |
| Signals                  |     0.024 |     4919 |       --- |             --- |
| Block RAM                |     0.045 |       37 |       360 |           10.28 |
| MMCM                     |     0.112 |        0 |       --- |             --- |
| I/O                      |     0.102 |       47 |       256 |           18.36 |
| Static Power             |     0.476 |          |           |                 |
| Total                    |     0.803 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     0.268 |       0.127 |      0.141 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.042 |       0.007 |      0.035 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.008 |       0.006 |      0.002 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.190 |       0.062 |      0.128 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.047 |       0.016 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.027 |       0.020 |      0.007 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.002 |       0.002 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                             | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-----------------+
| byte_clk                                                                                            | mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst_0                         |            10.0 |
| clk_27m_clk_wiz_0                                                                                   | sys_clk_gen/inst/clk_27m_clk_wiz_0                                 |            37.0 |
| clk_297m_clk_wiz_0                                                                                  | sys_clk_gen/inst/clk_297m_clk_wiz_0                                |             3.4 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/DRCK |            50.0 |
| dphy_clk_i[1]                                                                                       | dphy_clk_i[1]                                                      |             2.5 |
| mutli_pixel_clk_x                                                                                   | pixel_processor/mutli_pixel_clk_x                                  |            13.5 |
| sys_clk_p_i                                                                                         | sys_clk_p_i                                                        |             5.0 |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| mipi_csi_top_v2                |     0.327 |
|   IBUFDS_inst                  |     0.002 |
|   dbg_hub                      |     0.006 |
|     inst                       |     0.006 |
|       BSCANID.u_xsdbm_id       |     0.006 |
|   hdmi_controller              |     0.039 |
|     color_bar_gen              |     0.004 |
|     video_mux                  |     0.002 |
|   mipi_subsystem               |     0.031 |
|     lane_aligner               |     0.002 |
|     mipi_dphy                  |     0.022 |
|       IBUFDS_DPHY0_inst        |     0.003 |
|       IBUFDS_DPHY1_inst        |     0.003 |
|       IBUFDS_DPHY2_inst        |     0.003 |
|       IBUFDS_DPHY3_inst        |     0.003 |
|       IBUFDS_DPHY_inst         |     0.003 |
|     packet_unpack_8b4lane_4ppc |     0.006 |
|   pixel_processor              |     0.080 |
|     debayer_filter             |     0.039 |
|       pixel_ram0               |     0.005 |
|       pixel_ram1               |     0.005 |
|       pixel_ram2               |     0.005 |
|       pixel_ram3               |     0.006 |
|     output_reformatter         |     0.040 |
|       even_line                |     0.014 |
|       odd_line                 |     0.015 |
|     video_timing_ctrl          |     0.002 |
|   reister_stage0               |     0.002 |
|   reister_stage1               |     0.002 |
|   signal_debug                 |     0.004 |
|     inst                       |     0.004 |
|       U_XSDB_SLAVE             |     0.003 |
|   sys_clk_gen                  |     0.112 |
|     inst                       |     0.112 |
+--------------------------------+-----------+


