vendor_name = ModelSim
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/div800k.vhd
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/Z_1.vhd
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/Ttype.vhd
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/SCCBdrive.vhd
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/pll1.vhd
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/P2Sreg.vhd
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/FullAdd.vhd
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/deco.vhd
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/procesador.vhd
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/CAPdiez.vhd
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/GeoLoc.vhd
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/db/procesador.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/db/pll1_altpll.v
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/vga_generator.vhd
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/pll2.vhd
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/db/pll2_altpll.v
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/ramx32.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/db/altsyncram_glq3.tdf
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/db/decode_ira.tdf
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/db/mux_ulb.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/db/lpm_divide_dgm.tdf
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/db/sign_div_unsign_ekh.tdf
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/db/alt_u_div_73f.tdf
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/db/add_sub_unc.tdf
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/db/add_sub_vnc.tdf
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/db/lpm_divide_h8m.tdf
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/db/sign_div_unsign_fkh.tdf
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/db/alt_u_div_93f.tdf
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/db/lpm_divide_agm.tdf
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/db/sign_div_unsign_bkh.tdf
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/GeoLoc/db/alt_u_div_13f.tdf
design_name = procesador
instance = comp, \LEDG[0]~output\, LEDG[0]~output, procesador, 1
instance = comp, \LEDG[1]~output\, LEDG[1]~output, procesador, 1
instance = comp, \LEDG[2]~output\, LEDG[2]~output, procesador, 1
instance = comp, \GPIO0_D[0]~output\, GPIO0_D[0]~output, procesador, 1
instance = comp, \GPIO0_D[1]~output\, GPIO0_D[1]~output, procesador, 1
instance = comp, \GPIO0_D[2]~output\, GPIO0_D[2]~output, procesador, 1
instance = comp, \GPIO0_D[3]~output\, GPIO0_D[3]~output, procesador, 1
instance = comp, \GPIO0_D[4]~output\, GPIO0_D[4]~output, procesador, 1
instance = comp, \HEX0_D[0]~output\, HEX0_D[0]~output, procesador, 1
instance = comp, \HEX0_D[1]~output\, HEX0_D[1]~output, procesador, 1
instance = comp, \HEX0_D[2]~output\, HEX0_D[2]~output, procesador, 1
instance = comp, \HEX0_D[3]~output\, HEX0_D[3]~output, procesador, 1
instance = comp, \HEX0_D[4]~output\, HEX0_D[4]~output, procesador, 1
instance = comp, \HEX0_D[5]~output\, HEX0_D[5]~output, procesador, 1
instance = comp, \HEX0_D[6]~output\, HEX0_D[6]~output, procesador, 1
instance = comp, \HEX1_D[0]~output\, HEX1_D[0]~output, procesador, 1
instance = comp, \HEX1_D[1]~output\, HEX1_D[1]~output, procesador, 1
instance = comp, \HEX1_D[2]~output\, HEX1_D[2]~output, procesador, 1
instance = comp, \HEX1_D[3]~output\, HEX1_D[3]~output, procesador, 1
instance = comp, \HEX1_D[4]~output\, HEX1_D[4]~output, procesador, 1
instance = comp, \HEX1_D[5]~output\, HEX1_D[5]~output, procesador, 1
instance = comp, \HEX1_D[6]~output\, HEX1_D[6]~output, procesador, 1
instance = comp, \HEX2_D[0]~output\, HEX2_D[0]~output, procesador, 1
instance = comp, \HEX2_D[1]~output\, HEX2_D[1]~output, procesador, 1
instance = comp, \HEX2_D[2]~output\, HEX2_D[2]~output, procesador, 1
instance = comp, \HEX2_D[3]~output\, HEX2_D[3]~output, procesador, 1
instance = comp, \HEX2_D[4]~output\, HEX2_D[4]~output, procesador, 1
instance = comp, \HEX2_D[5]~output\, HEX2_D[5]~output, procesador, 1
instance = comp, \HEX2_D[6]~output\, HEX2_D[6]~output, procesador, 1
instance = comp, \HEX3_D[0]~output\, HEX3_D[0]~output, procesador, 1
instance = comp, \HEX3_D[1]~output\, HEX3_D[1]~output, procesador, 1
instance = comp, \HEX3_D[2]~output\, HEX3_D[2]~output, procesador, 1
instance = comp, \HEX3_D[3]~output\, HEX3_D[3]~output, procesador, 1
instance = comp, \HEX3_D[4]~output\, HEX3_D[4]~output, procesador, 1
instance = comp, \HEX3_D[5]~output\, HEX3_D[5]~output, procesador, 1
instance = comp, \HEX3_D[6]~output\, HEX3_D[6]~output, procesador, 1
instance = comp, \HEX2_DP~output\, HEX2_DP~output, procesador, 1
instance = comp, \VGA_R[0]~output\, VGA_R[0]~output, procesador, 1
instance = comp, \VGA_R[1]~output\, VGA_R[1]~output, procesador, 1
instance = comp, \VGA_R[2]~output\, VGA_R[2]~output, procesador, 1
instance = comp, \VGA_R[3]~output\, VGA_R[3]~output, procesador, 1
instance = comp, \VGA_G[0]~output\, VGA_G[0]~output, procesador, 1
instance = comp, \VGA_G[1]~output\, VGA_G[1]~output, procesador, 1
instance = comp, \VGA_G[2]~output\, VGA_G[2]~output, procesador, 1
instance = comp, \VGA_G[3]~output\, VGA_G[3]~output, procesador, 1
instance = comp, \VGA_B[0]~output\, VGA_B[0]~output, procesador, 1
instance = comp, \VGA_B[1]~output\, VGA_B[1]~output, procesador, 1
instance = comp, \VGA_B[2]~output\, VGA_B[2]~output, procesador, 1
instance = comp, \VGA_B[3]~output\, VGA_B[3]~output, procesador, 1
instance = comp, \VGA_HS~output\, VGA_HS~output, procesador, 1
instance = comp, \VGA_VS~output\, VGA_VS~output, procesador, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, procesador, 1
instance = comp, \DIV800|Qaux[0]~5\, DIV800|Qaux[0]~5, procesador, 1
instance = comp, \DIV800|Qaux[0]~feeder\, DIV800|Qaux[0]~feeder, procesador, 1
instance = comp, \SW[0]~input\, SW[0]~input, procesador, 1
instance = comp, \DIV800|Qaux[0]\, DIV800|Qaux[0], procesador, 1
instance = comp, \DIV800|Qaux[1]~4\, DIV800|Qaux[1]~4, procesador, 1
instance = comp, \DIV800|Qaux[1]\, DIV800|Qaux[1], procesador, 1
instance = comp, \DIV800|Qaux[2]~3\, DIV800|Qaux[2]~3, procesador, 1
instance = comp, \DIV800|Qaux[2]\, DIV800|Qaux[2], procesador, 1
instance = comp, \DIV800|Qaux[3]~2\, DIV800|Qaux[3]~2, procesador, 1
instance = comp, \DIV800|Qaux[3]~feeder\, DIV800|Qaux[3]~feeder, procesador, 1
instance = comp, \DIV800|Qaux[3]\, DIV800|Qaux[3], procesador, 1
instance = comp, \DIV800|Qaux[4]~1\, DIV800|Qaux[4]~1, procesador, 1
instance = comp, \DIV800|Qaux[4]\, DIV800|Qaux[4], procesador, 1
instance = comp, \DIV800|Qaux[5]~0\, DIV800|Qaux[5]~0, procesador, 1
instance = comp, \DIV800|Qaux[5]\, DIV800|Qaux[5], procesador, 1
instance = comp, \DIV800|Qaux[5]~clkctrl\, DIV800|Qaux[5]~clkctrl, procesador, 1
instance = comp, \SCCBdriver|EE~feeder\, SCCBdriver|EE~feeder, procesador, 1
instance = comp, \SCCBdriver|EE\, SCCBdriver|EE, procesador, 1
instance = comp, \SCCBdriver|clk400D\, SCCBdriver|clk400D, procesador, 1
instance = comp, \SCCBdriver|clk400data\, SCCBdriver|clk400data, procesador, 1
instance = comp, \SCCBdriver|clk400data~clkctrl\, SCCBdriver|clk400data~clkctrl, procesador, 1
instance = comp, \SCCBdriver|REGS|Esync~feeder\, SCCBdriver|REGS|Esync~feeder, procesador, 1
instance = comp, \SCCBdriver|REGS|Esync\, SCCBdriver|REGS|Esync, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[0]~0\, SCCBdriver|REGS|cQ[0]~0, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[0]\, SCCBdriver|REGS|cQ[0], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[1]~25\, SCCBdriver|REGS|cD[1]~25, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[1]\, SCCBdriver|REGS|cQ[1], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[2]~24\, SCCBdriver|REGS|cD[2]~24, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[2]\, SCCBdriver|REGS|cQ[2], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[3]~23\, SCCBdriver|REGS|cD[3]~23, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[3]\, SCCBdriver|REGS|cQ[3], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[4]~22\, SCCBdriver|REGS|cD[4]~22, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[4]\, SCCBdriver|REGS|cQ[4], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[5]~21\, SCCBdriver|REGS|cD[5]~21, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[5]\, SCCBdriver|REGS|cQ[5], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[6]~20\, SCCBdriver|REGS|cD[6]~20, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[6]\, SCCBdriver|REGS|cQ[6], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[7]~19\, SCCBdriver|REGS|cD[7]~19, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[7]\, SCCBdriver|REGS|cQ[7], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[8]~18\, SCCBdriver|REGS|cD[8]~18, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[8]\, SCCBdriver|REGS|cQ[8], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[9]~17\, SCCBdriver|REGS|cD[9]~17, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[9]\, SCCBdriver|REGS|cQ[9], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[10]~16\, SCCBdriver|REGS|cD[10]~16, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[10]\, SCCBdriver|REGS|cQ[10], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[11]~15\, SCCBdriver|REGS|cD[11]~15, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[11]\, SCCBdriver|REGS|cQ[11], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[12]~14\, SCCBdriver|REGS|cD[12]~14, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[12]\, SCCBdriver|REGS|cQ[12], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[13]~13\, SCCBdriver|REGS|cD[13]~13, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[13]\, SCCBdriver|REGS|cQ[13], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[14]~12\, SCCBdriver|REGS|cD[14]~12, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[14]\, SCCBdriver|REGS|cQ[14], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[15]~11\, SCCBdriver|REGS|cD[15]~11, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[15]\, SCCBdriver|REGS|cQ[15], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[16]~10\, SCCBdriver|REGS|cD[16]~10, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[16]\, SCCBdriver|REGS|cQ[16], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[17]~9\, SCCBdriver|REGS|cD[17]~9, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[17]\, SCCBdriver|REGS|cQ[17], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[18]~8\, SCCBdriver|REGS|cD[18]~8, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[18]\, SCCBdriver|REGS|cQ[18], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[19]~7\, SCCBdriver|REGS|cD[19]~7, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[19]\, SCCBdriver|REGS|cQ[19], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[20]~6\, SCCBdriver|REGS|cD[20]~6, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[20]\, SCCBdriver|REGS|cQ[20], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[21]~5\, SCCBdriver|REGS|cD[21]~5, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[21]\, SCCBdriver|REGS|cQ[21], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[22]~4\, SCCBdriver|REGS|cD[22]~4, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[22]\, SCCBdriver|REGS|cQ[22], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[23]~3\, SCCBdriver|REGS|cD[23]~3, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[23]\, SCCBdriver|REGS|cQ[23], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[24]~2\, SCCBdriver|REGS|cD[24]~2, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[24]\, SCCBdriver|REGS|cQ[24], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[25]~1\, SCCBdriver|REGS|cD[25]~1, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[25]\, SCCBdriver|REGS|cQ[25], procesador, 1
instance = comp, \SCCBdriver|REGS|cD[26]~0\, SCCBdriver|REGS|cD[26]~0, procesador, 1
instance = comp, \SCCBdriver|REGS|cQ[26]\, SCCBdriver|REGS|cQ[26], procesador, 1
instance = comp, \SCCBdriver|clkE\, SCCBdriver|clkE, procesador, 1
instance = comp, \SCCBdriver|clk400\, SCCBdriver|clk400, procesador, 1
instance = comp, \SCCBdriver|dataEedge\, SCCBdriver|dataEedge, procesador, 1
instance = comp, \SCCBdriver|mssgGO~0\, SCCBdriver|mssgGO~0, procesador, 1
instance = comp, \SCCBdriver|mssgGO\, SCCBdriver|mssgGO, procesador, 1
instance = comp, \SCCBdriver|C_Eedge\, SCCBdriver|C_Eedge, procesador, 1
instance = comp, \SCCBdriver|C_E~0\, SCCBdriver|C_E~0, procesador, 1
instance = comp, \SCCBdriver|C_E\, SCCBdriver|C_E, procesador, 1
instance = comp, \SCCBdriver|C_Esync~feeder\, SCCBdriver|C_Esync~feeder, procesador, 1
instance = comp, \SCCBdriver|C_Esync\, SCCBdriver|C_Esync, procesador, 1
instance = comp, \SCCBdriver|D0~0\, SCCBdriver|D0~0, procesador, 1
instance = comp, \SCCBdriver|Q0\, SCCBdriver|Q0, procesador, 1
instance = comp, \SCCBdriver|D1~0\, SCCBdriver|D1~0, procesador, 1
instance = comp, \SCCBdriver|Q1\, SCCBdriver|Q1, procesador, 1
instance = comp, \SCCBdriver|DeInd~0\, SCCBdriver|DeInd~0, procesador, 1
instance = comp, \SCCBdriver|DeInd~1\, SCCBdriver|DeInd~1, procesador, 1
instance = comp, \SCCBdriver|eInd\, SCCBdriver|eInd, procesador, 1
instance = comp, \SCCBdriver|LIVE~0\, SCCBdriver|LIVE~0, procesador, 1
instance = comp, \SCCBdriver|LIVE\, SCCBdriver|LIVE, procesador, 1
instance = comp, \SCCBdriver|SIO_C\, SCCBdriver|SIO_C, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[1]\, SCCBdriver|REGS|Q[1], procesador, 1
instance = comp, \SCCBdriver|REGS|D[2]~24\, SCCBdriver|REGS|D[2]~24, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[2]\, SCCBdriver|REGS|Q[2], procesador, 1
instance = comp, \SCCBdriver|REGS|D[3]~23\, SCCBdriver|REGS|D[3]~23, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[3]\, SCCBdriver|REGS|Q[3], procesador, 1
instance = comp, \SCCBdriver|REGS|D[4]~22\, SCCBdriver|REGS|D[4]~22, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[4]\, SCCBdriver|REGS|Q[4], procesador, 1
instance = comp, \SCCBdriver|REGS|D[5]~21\, SCCBdriver|REGS|D[5]~21, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[5]\, SCCBdriver|REGS|Q[5], procesador, 1
instance = comp, \SCCBdriver|REGS|D[6]~20\, SCCBdriver|REGS|D[6]~20, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[6]\, SCCBdriver|REGS|Q[6], procesador, 1
instance = comp, \SCCBdriver|REGS|D[7]~19\, SCCBdriver|REGS|D[7]~19, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[7]\, SCCBdriver|REGS|Q[7], procesador, 1
instance = comp, \SCCBdriver|REGS|D[8]~18\, SCCBdriver|REGS|D[8]~18, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[8]\, SCCBdriver|REGS|Q[8], procesador, 1
instance = comp, \SCCBdriver|REGS|D[9]~17\, SCCBdriver|REGS|D[9]~17, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[9]\, SCCBdriver|REGS|Q[9], procesador, 1
instance = comp, \SCCBdriver|REGS|D[10]~16\, SCCBdriver|REGS|D[10]~16, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[10]\, SCCBdriver|REGS|Q[10], procesador, 1
instance = comp, \SCCBdriver|REGS|D[11]~15\, SCCBdriver|REGS|D[11]~15, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[11]\, SCCBdriver|REGS|Q[11], procesador, 1
instance = comp, \SCCBdriver|REGS|D[12]~14\, SCCBdriver|REGS|D[12]~14, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[12]\, SCCBdriver|REGS|Q[12], procesador, 1
instance = comp, \SCCBdriver|REGS|D[13]~13\, SCCBdriver|REGS|D[13]~13, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[13]\, SCCBdriver|REGS|Q[13], procesador, 1
instance = comp, \SCCBdriver|REGS|D[14]~12\, SCCBdriver|REGS|D[14]~12, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[14]\, SCCBdriver|REGS|Q[14], procesador, 1
instance = comp, \SCCBdriver|REGS|D[15]~11\, SCCBdriver|REGS|D[15]~11, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[15]\, SCCBdriver|REGS|Q[15], procesador, 1
instance = comp, \SCCBdriver|REGS|D[16]~10\, SCCBdriver|REGS|D[16]~10, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[16]\, SCCBdriver|REGS|Q[16], procesador, 1
instance = comp, \SCCBdriver|REGS|D[17]~9\, SCCBdriver|REGS|D[17]~9, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[17]\, SCCBdriver|REGS|Q[17], procesador, 1
instance = comp, \SCCBdriver|REGS|D[18]~8\, SCCBdriver|REGS|D[18]~8, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[18]\, SCCBdriver|REGS|Q[18], procesador, 1
instance = comp, \SCCBdriver|REGS|D[19]~7\, SCCBdriver|REGS|D[19]~7, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[19]\, SCCBdriver|REGS|Q[19], procesador, 1
instance = comp, \SCCBdriver|REGS|D[20]~6\, SCCBdriver|REGS|D[20]~6, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[20]\, SCCBdriver|REGS|Q[20], procesador, 1
instance = comp, \SCCBdriver|REGS|D[21]~5\, SCCBdriver|REGS|D[21]~5, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[21]\, SCCBdriver|REGS|Q[21], procesador, 1
instance = comp, \SCCBdriver|REGS|D[22]~4\, SCCBdriver|REGS|D[22]~4, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[22]\, SCCBdriver|REGS|Q[22], procesador, 1
instance = comp, \SCCBdriver|REGS|D[23]~3\, SCCBdriver|REGS|D[23]~3, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[23]\, SCCBdriver|REGS|Q[23], procesador, 1
instance = comp, \SCCBdriver|REGS|D[24]~2\, SCCBdriver|REGS|D[24]~2, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[24]\, SCCBdriver|REGS|Q[24], procesador, 1
instance = comp, \SCCBdriver|REGS|D[25]~1\, SCCBdriver|REGS|D[25]~1, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[25]\, SCCBdriver|REGS|Q[25], procesador, 1
instance = comp, \SCCBdriver|REGS|D[26]~0\, SCCBdriver|REGS|D[26]~0, procesador, 1
instance = comp, \SCCBdriver|REGS|Q[26]\, SCCBdriver|REGS|Q[26], procesador, 1
instance = comp, \SCCBdriver|SIO_D\, SCCBdriver|SIO_D, procesador, 1
instance = comp, \SW[1]~input\, SW[1]~input, procesador, 1
instance = comp, \CLK_24M|altpll_component|auto_generated|pll1\, CLK_24M|altpll_component|auto_generated|pll1, procesador, 1
instance = comp, \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, procesador, 1
instance = comp, \SW[2]~input\, SW[2]~input, procesador, 1
instance = comp, \SW[3]~input\, SW[3]~input, procesador, 1
instance = comp, \GPIO1_D[8]~input\, GPIO1_D[8]~input, procesador, 1
instance = comp, \GPIO1_D[8]~inputclkctrl\, GPIO1_D[8]~inputclkctrl, procesador, 1
instance = comp, \CAP10|DEPHASE|Qt~0\, CAP10|DEPHASE|Qt~0, procesador, 1
instance = comp, \GPIO1_D[9]~input\, GPIO1_D[9]~input, procesador, 1
instance = comp, \CAP10|DEPHASE|Qt\, CAP10|DEPHASE|Qt, procesador, 1
instance = comp, \CAP10|DEPHASE|Qd[0]~feeder\, CAP10|DEPHASE|Qd[0]~feeder, procesador, 1
instance = comp, \CAP10|DEPHASE|Qd[0]\, CAP10|DEPHASE|Qd[0], procesador, 1
instance = comp, \CAP10|DEPHASE|Qd[1]~feeder\, CAP10|DEPHASE|Qd[1]~feeder, procesador, 1
instance = comp, \CAP10|DEPHASE|Qd[1]\, CAP10|DEPHASE|Qd[1], procesador, 1
instance = comp, \CAP10|CAPclk~0\, CAP10|CAPclk~0, procesador, 1
instance = comp, \CAP10|CAPclk\, CAP10|CAPclk, procesador, 1
instance = comp, \CAP10|CAPclk~clkctrl\, CAP10|CAPclk~clkctrl, procesador, 1
instance = comp, \CAP10|Add1~0\, CAP10|Add1~0, procesador, 1
instance = comp, \CAP10|Add0~0\, CAP10|Add0~0, procesador, 1
instance = comp, \CAP10|h_count[0]\, CAP10|h_count[0], procesador, 1
instance = comp, \CAP10|Add0~2\, CAP10|Add0~2, procesador, 1
instance = comp, \CAP10|h_count[1]\, CAP10|h_count[1], procesador, 1
instance = comp, \CAP10|Add0~4\, CAP10|Add0~4, procesador, 1
instance = comp, \CAP10|h_count[2]\, CAP10|h_count[2], procesador, 1
instance = comp, \CAP10|Add0~6\, CAP10|Add0~6, procesador, 1
instance = comp, \CAP10|h_count[3]\, CAP10|h_count[3], procesador, 1
instance = comp, \CAP10|Add0~8\, CAP10|Add0~8, procesador, 1
instance = comp, \CAP10|h_count[4]\, CAP10|h_count[4], procesador, 1
instance = comp, \CAP10|Add0~10\, CAP10|Add0~10, procesador, 1
instance = comp, \CAP10|h_count[5]\, CAP10|h_count[5], procesador, 1
instance = comp, \CAP10|Add0~12\, CAP10|Add0~12, procesador, 1
instance = comp, \CAP10|h_count~1\, CAP10|h_count~1, procesador, 1
instance = comp, \CAP10|h_count[6]\, CAP10|h_count[6], procesador, 1
instance = comp, \CAP10|Add0~14\, CAP10|Add0~14, procesador, 1
instance = comp, \CAP10|h_count[7]\, CAP10|h_count[7], procesador, 1
instance = comp, \CAP10|Add0~16\, CAP10|Add0~16, procesador, 1
instance = comp, \CAP10|h_count~0\, CAP10|h_count~0, procesador, 1
instance = comp, \CAP10|h_count[8]\, CAP10|h_count[8], procesador, 1
instance = comp, \CAP10|Add0~18\, CAP10|Add0~18, procesador, 1
instance = comp, \CAP10|h_count[9]\, CAP10|h_count[9], procesador, 1
instance = comp, \Geo_Loc|Equal1~0\, Geo_Loc|Equal1~0, procesador, 1
instance = comp, \Geo_Loc|Equal1~3\, Geo_Loc|Equal1~3, procesador, 1
instance = comp, \CAP10|Equal0~0\, CAP10|Equal0~0, procesador, 1
instance = comp, \CAP10|v_count[0]\, CAP10|v_count[0], procesador, 1
instance = comp, \CAP10|enawRAMclk~0\, CAP10|enawRAMclk~0, procesador, 1
instance = comp, \CAP10|enawRAMclk\, CAP10|enawRAMclk, procesador, 1
instance = comp, \CAP10|outCLK\, CAP10|outCLK, procesador, 1
instance = comp, \CAP10|outCLK~clkctrl\, CAP10|outCLK~clkctrl, procesador, 1
instance = comp, \CAP10|Add1~2\, CAP10|Add1~2, procesador, 1
instance = comp, \CAP10|v_count[1]\, CAP10|v_count[1], procesador, 1
instance = comp, \CAP10|Add1~4\, CAP10|Add1~4, procesador, 1
instance = comp, \CAP10|v_count[2]\, CAP10|v_count[2], procesador, 1
instance = comp, \CAP10|Add1~6\, CAP10|Add1~6, procesador, 1
instance = comp, \CAP10|v_count[3]\, CAP10|v_count[3], procesador, 1
instance = comp, \CAP10|Add1~8\, CAP10|Add1~8, procesador, 1
instance = comp, \CAP10|v_count[4]\, CAP10|v_count[4], procesador, 1
instance = comp, \CAP10|Add1~10\, CAP10|Add1~10, procesador, 1
instance = comp, \CAP10|v_count~2\, CAP10|v_count~2, procesador, 1
instance = comp, \CAP10|v_count[5]\, CAP10|v_count[5], procesador, 1
instance = comp, \CAP10|Equal1~1\, CAP10|Equal1~1, procesador, 1
instance = comp, \CAP10|Add1~12\, CAP10|Add1~12, procesador, 1
instance = comp, \CAP10|v_count~1\, CAP10|v_count~1, procesador, 1
instance = comp, \CAP10|v_count[6]\, CAP10|v_count[6], procesador, 1
instance = comp, \CAP10|Add1~14\, CAP10|Add1~14, procesador, 1
instance = comp, \CAP10|Add1~16\, CAP10|Add1~16, procesador, 1
instance = comp, \CAP10|v_count~3\, CAP10|v_count~3, procesador, 1
instance = comp, \CAP10|v_count[8]\, CAP10|v_count[8], procesador, 1
instance = comp, \CAP10|Add1~18\, CAP10|Add1~18, procesador, 1
instance = comp, \CAP10|v_count[9]\, CAP10|v_count[9], procesador, 1
instance = comp, \CAP10|Equal1~0\, CAP10|Equal1~0, procesador, 1
instance = comp, \CAP10|Equal1~2\, CAP10|Equal1~2, procesador, 1
instance = comp, \CAP10|v_count~0\, CAP10|v_count~0, procesador, 1
instance = comp, \CAP10|v_count[7]\, CAP10|v_count[7], procesador, 1
instance = comp, \GPIO1_D[10]~input\, GPIO1_D[10]~input, procesador, 1
instance = comp, \Geo_Loc|Equal1~1\, Geo_Loc|Equal1~1, procesador, 1
instance = comp, \Geo_Loc|Equal1~2\, Geo_Loc|Equal1~2, procesador, 1
instance = comp, \Geo_Loc|h_match_count[0]~6\, Geo_Loc|h_match_count[0]~6, procesador, 1
instance = comp, \CAP10|dPCLK\, CAP10|dPCLK, procesador, 1
instance = comp, \CAP10|dPCLK~clkctrl\, CAP10|dPCLK~clkctrl, procesador, 1
instance = comp, \GPIO1_D[7]~input\, GPIO1_D[7]~input, procesador, 1
instance = comp, \CAP10|QinReg[7]\, CAP10|QinReg[7], procesador, 1
instance = comp, \GPIO1_D[6]~input\, GPIO1_D[6]~input, procesador, 1
instance = comp, \CAP10|QinReg[6]\, CAP10|QinReg[6], procesador, 1
instance = comp, \GPIO1_D[4]~input\, GPIO1_D[4]~input, procesador, 1
instance = comp, \CAP10|QinReg[4]~feeder\, CAP10|QinReg[4]~feeder, procesador, 1
instance = comp, \CAP10|QinReg[4]\, CAP10|QinReg[4], procesador, 1
instance = comp, \GPIO1_D[5]~input\, GPIO1_D[5]~input, procesador, 1
instance = comp, \CAP10|QinReg[5]\, CAP10|QinReg[5], procesador, 1
instance = comp, \CAP10|takeTurn~0\, CAP10|takeTurn~0, procesador, 1
instance = comp, \CAP10|takeTurn\, CAP10|takeTurn, procesador, 1
instance = comp, \GPIO1_D[0]~input\, GPIO1_D[0]~input, procesador, 1
instance = comp, \CAP10|QinReg[0]~feeder\, CAP10|QinReg[0]~feeder, procesador, 1
instance = comp, \CAP10|QinReg[0]\, CAP10|QinReg[0], procesador, 1
instance = comp, \CAP10|RipCar:0:FA|s~0\, CAP10|\RipCar:0:FA|s~0, procesador, 1
instance = comp, \CAP10|QaddReg[0]\, CAP10|QaddReg[0], procesador, 1
instance = comp, \CAP10|B[0]~0\, CAP10|B[0]~0, procesador, 1
instance = comp, \CAP10|RipCar:1:FA|s\, CAP10|\RipCar:1:FA|s, procesador, 1
instance = comp, \CAP10|QaddReg[1]\, CAP10|QaddReg[1], procesador, 1
instance = comp, \GPIO1_D[1]~input\, GPIO1_D[1]~input, procesador, 1
instance = comp, \CAP10|QinReg[1]\, CAP10|QinReg[1], procesador, 1
instance = comp, \CAP10|B[1]~1\, CAP10|B[1]~1, procesador, 1
instance = comp, \CAP10|RipCar:1:FA|co~0\, CAP10|\RipCar:1:FA|co~0, procesador, 1
instance = comp, \CAP10|RipCar:2:FA|s\, CAP10|\RipCar:2:FA|s, procesador, 1
instance = comp, \CAP10|QaddReg[2]\, CAP10|QaddReg[2], procesador, 1
instance = comp, \GPIO1_D[2]~input\, GPIO1_D[2]~input, procesador, 1
instance = comp, \CAP10|QinReg[2]\, CAP10|QinReg[2], procesador, 1
instance = comp, \CAP10|B[2]~2\, CAP10|B[2]~2, procesador, 1
instance = comp, \CAP10|RipCar:2:FA|co~0\, CAP10|\RipCar:2:FA|co~0, procesador, 1
instance = comp, \CAP10|RipCar:3:FA|s\, CAP10|\RipCar:3:FA|s, procesador, 1
instance = comp, \CAP10|QaddReg[3]\, CAP10|QaddReg[3], procesador, 1
instance = comp, \GPIO1_D[3]~input\, GPIO1_D[3]~input, procesador, 1
instance = comp, \CAP10|QinReg[3]\, CAP10|QinReg[3], procesador, 1
instance = comp, \CAP10|B[3]~3\, CAP10|B[3]~3, procesador, 1
instance = comp, \CAP10|RipCar:4:FA|s\, CAP10|\RipCar:4:FA|s, procesador, 1
instance = comp, \CAP10|QaddReg[4]\, CAP10|QaddReg[4], procesador, 1
instance = comp, \CAP10|B[4]~4\, CAP10|B[4]~4, procesador, 1
instance = comp, \CAP10|RipCar:4:FA|co~0\, CAP10|\RipCar:4:FA|co~0, procesador, 1
instance = comp, \CAP10|RipCar:4:FA|co~1\, CAP10|\RipCar:4:FA|co~1, procesador, 1
instance = comp, \CAP10|QaddReg[5]\, CAP10|QaddReg[5], procesador, 1
instance = comp, \Geo_Loc|h_match_count[2]~18\, Geo_Loc|h_match_count[2]~18, procesador, 1
instance = comp, \Geo_Loc|LessThan0~0\, Geo_Loc|LessThan0~0, procesador, 1
instance = comp, \Geo_Loc|LessThan1~0\, Geo_Loc|LessThan1~0, procesador, 1
instance = comp, \Geo_Loc|LessThan1~1\, Geo_Loc|LessThan1~1, procesador, 1
instance = comp, \Geo_Loc|LessThan0~1\, Geo_Loc|LessThan0~1, procesador, 1
instance = comp, \Geo_Loc|h_match_count[2]~19\, Geo_Loc|h_match_count[2]~19, procesador, 1
instance = comp, \Geo_Loc|h_match_count[2]~20\, Geo_Loc|h_match_count[2]~20, procesador, 1
instance = comp, \Geo_Loc|h_match_count[0]\, Geo_Loc|h_match_count[0], procesador, 1
instance = comp, \Geo_Loc|h_match_count[1]~8\, Geo_Loc|h_match_count[1]~8, procesador, 1
instance = comp, \Geo_Loc|h_match_count[1]\, Geo_Loc|h_match_count[1], procesador, 1
instance = comp, \Geo_Loc|h_match_count[2]~10\, Geo_Loc|h_match_count[2]~10, procesador, 1
instance = comp, \Geo_Loc|h_match_count[2]\, Geo_Loc|h_match_count[2], procesador, 1
instance = comp, \Geo_Loc|h_match_count[3]~12\, Geo_Loc|h_match_count[3]~12, procesador, 1
instance = comp, \Geo_Loc|h_match_count[3]\, Geo_Loc|h_match_count[3], procesador, 1
instance = comp, \Geo_Loc|h_match_count[4]~14\, Geo_Loc|h_match_count[4]~14, procesador, 1
instance = comp, \Geo_Loc|h_match_count[4]\, Geo_Loc|h_match_count[4], procesador, 1
instance = comp, \Geo_Loc|h_match_count[5]~16\, Geo_Loc|h_match_count[5]~16, procesador, 1
instance = comp, \Geo_Loc|h_match_count[5]\, Geo_Loc|h_match_count[5], procesador, 1
instance = comp, \Geo_Loc|max_match[5]\, Geo_Loc|max_match[5], procesador, 1
instance = comp, \Geo_Loc|max_match[4]\, Geo_Loc|max_match[4], procesador, 1
instance = comp, \Geo_Loc|max_match[3]\, Geo_Loc|max_match[3], procesador, 1
instance = comp, \Geo_Loc|max_match[2]\, Geo_Loc|max_match[2], procesador, 1
instance = comp, \Geo_Loc|max_match[1]\, Geo_Loc|max_match[1], procesador, 1
instance = comp, \Geo_Loc|max_match[0]\, Geo_Loc|max_match[0], procesador, 1
instance = comp, \Geo_Loc|LessThan2~1\, Geo_Loc|LessThan2~1, procesador, 1
instance = comp, \Geo_Loc|LessThan2~3\, Geo_Loc|LessThan2~3, procesador, 1
instance = comp, \Geo_Loc|LessThan2~5\, Geo_Loc|LessThan2~5, procesador, 1
instance = comp, \Geo_Loc|LessThan2~7\, Geo_Loc|LessThan2~7, procesador, 1
instance = comp, \Geo_Loc|LessThan2~9\, Geo_Loc|LessThan2~9, procesador, 1
instance = comp, \Geo_Loc|LessThan2~10\, Geo_Loc|LessThan2~10, procesador, 1
instance = comp, \Geo_Loc|v_max_match[7]~0\, Geo_Loc|v_max_match[7]~0, procesador, 1
instance = comp, \Geo_Loc|v_max_match[7]\, Geo_Loc|v_max_match[7], procesador, 1
instance = comp, \Geo_Loc|Y_loc[7]\, Geo_Loc|Y_loc[7], procesador, 1
instance = comp, \Geo_Loc|v_max_match[6]\, Geo_Loc|v_max_match[6], procesador, 1
instance = comp, \Geo_Loc|Y_loc[6]\, Geo_Loc|Y_loc[6], procesador, 1
instance = comp, \Geo_Loc|v_max_match[5]\, Geo_Loc|v_max_match[5], procesador, 1
instance = comp, \Geo_Loc|Y_loc[5]\, Geo_Loc|Y_loc[5], procesador, 1
instance = comp, \Geo_Loc|v_max_match[4]\, Geo_Loc|v_max_match[4], procesador, 1
instance = comp, \Geo_Loc|Y_loc[4]\, Geo_Loc|Y_loc[4], procesador, 1
instance = comp, \Geo_Loc|v_max_match[3]\, Geo_Loc|v_max_match[3], procesador, 1
instance = comp, \Geo_Loc|Y_loc[3]\, Geo_Loc|Y_loc[3], procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\, Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\, Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\, Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\, Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\, Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\, Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[54]~0\, Div0|auto_generated|divider|divider|StageOut[54]~0, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[54]~1\, Div0|auto_generated|divider|divider|StageOut[54]~1, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[53]~3\, Div0|auto_generated|divider|divider|StageOut[53]~3, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[53]~2\, Div0|auto_generated|divider|divider|StageOut[53]~2, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[52]~5\, Div0|auto_generated|divider|divider|StageOut[52]~5, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[52]~4\, Div0|auto_generated|divider|divider|StageOut[52]~4, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[51]~6\, Div0|auto_generated|divider|divider|StageOut[51]~6, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[51]~7\, Div0|auto_generated|divider|divider|StageOut[51]~7, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[50]~8\, Div0|auto_generated|divider|divider|StageOut[50]~8, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[50]~9\, Div0|auto_generated|divider|divider|StageOut[50]~9, procesador, 1
instance = comp, \Geo_Loc|v_max_match[2]\, Geo_Loc|v_max_match[2], procesador, 1
instance = comp, \Geo_Loc|Y_loc[2]\, Geo_Loc|Y_loc[2], procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[49]~10\, Div0|auto_generated|divider|divider|StageOut[49]~10, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[49]~11\, Div0|auto_generated|divider|divider|StageOut[49]~11, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\, Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\, Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\, Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\, Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\, Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\, Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11, procesador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\, Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12, procesador, 1
instance = comp, \deco_centena|Mux6~0\, deco_centena|Mux6~0, procesador, 1
instance = comp, \deco_centena|Mux4~0\, deco_centena|Mux4~0, procesador, 1
instance = comp, \deco_centena|Mux1~0\, deco_centena|Mux1~0, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\, Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\, Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\, Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\, Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\, Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\, Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[54]~40\, Mod0|auto_generated|divider|divider|StageOut[54]~40, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[54]~41\, Mod0|auto_generated|divider|divider|StageOut[54]~41, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[53]~43\, Mod0|auto_generated|divider|divider|StageOut[53]~43, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[53]~42\, Mod0|auto_generated|divider|divider|StageOut[53]~42, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[52]~44\, Mod0|auto_generated|divider|divider|StageOut[52]~44, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[52]~45\, Mod0|auto_generated|divider|divider|StageOut[52]~45, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[51]~47\, Mod0|auto_generated|divider|divider|StageOut[51]~47, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[51]~46\, Mod0|auto_generated|divider|divider|StageOut[51]~46, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[50]~48\, Mod0|auto_generated|divider|divider|StageOut[50]~48, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[50]~49\, Mod0|auto_generated|divider|divider|StageOut[50]~49, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[49]~50\, Mod0|auto_generated|divider|divider|StageOut[49]~50, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[49]~51\, Mod0|auto_generated|divider|divider|StageOut[49]~51, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\, Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\, Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\, Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\, Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\, Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\, Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\, Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[63]~52\, Mod0|auto_generated|divider|divider|StageOut[63]~52, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[63]~63\, Mod0|auto_generated|divider|divider|StageOut[63]~63, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[62]~64\, Mod0|auto_generated|divider|divider|StageOut[62]~64, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[62]~53\, Mod0|auto_generated|divider|divider|StageOut[62]~53, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[61]~65\, Mod0|auto_generated|divider|divider|StageOut[61]~65, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[61]~54\, Mod0|auto_generated|divider|divider|StageOut[61]~54, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\, Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[16]~62\, Div1|auto_generated|divider|divider|StageOut[16]~62, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[18]~44\, Div1|auto_generated|divider|divider|StageOut[18]~44, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[18]~60\, Div1|auto_generated|divider|divider|StageOut[18]~60, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[17]~45\, Div1|auto_generated|divider|divider|StageOut[17]~45, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[17]~61\, Div1|auto_generated|divider|divider|StageOut[17]~61, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[16]~46\, Div1|auto_generated|divider|divider|StageOut[16]~46, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[60]~55\, Mod0|auto_generated|divider|divider|StageOut[60]~55, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[60]~66\, Mod0|auto_generated|divider|divider|StageOut[60]~66, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8\, Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[15]~47\, Div1|auto_generated|divider|divider|StageOut[15]~47, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[15]~63\, Div1|auto_generated|divider|divider|StageOut[15]~63, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[22]~65\, Div1|auto_generated|divider|divider|StageOut[22]~65, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[22]~49\, Div1|auto_generated|divider|divider|StageOut[22]~49, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[21]~66\, Div1|auto_generated|divider|divider|StageOut[21]~66, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[21]~50\, Div1|auto_generated|divider|divider|StageOut[21]~50, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[59]~56\, Mod0|auto_generated|divider|divider|StageOut[59]~56, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[59]~67\, Mod0|auto_generated|divider|divider|StageOut[59]~67, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10\, Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[20]~51\, Div1|auto_generated|divider|divider|StageOut[20]~51, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[20]~67\, Div1|auto_generated|divider|divider|StageOut[20]~67, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[23]~48\, Div1|auto_generated|divider|divider|StageOut[23]~48, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[23]~64\, Div1|auto_generated|divider|divider|StageOut[23]~64, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[28]~52\, Div1|auto_generated|divider|divider|StageOut[28]~52, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[28]~68\, Div1|auto_generated|divider|divider|StageOut[28]~68, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[27]~69\, Div1|auto_generated|divider|divider|StageOut[27]~69, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[27]~53\, Div1|auto_generated|divider|divider|StageOut[27]~53, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[26]~54\, Div1|auto_generated|divider|divider|StageOut[26]~54, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[26]~70\, Div1|auto_generated|divider|divider|StageOut[26]~70, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[25]~74\, Div1|auto_generated|divider|divider|StageOut[25]~74, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[58]~57\, Mod0|auto_generated|divider|divider|StageOut[58]~57, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[58]~58\, Mod0|auto_generated|divider|divider|StageOut[58]~58, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10\, Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[25]~55\, Div1|auto_generated|divider|divider|StageOut[25]~55, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[33]~71\, Div1|auto_generated|divider|divider|StageOut[33]~71, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[33]~56\, Div1|auto_generated|divider|divider|StageOut[33]~56, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[32]~72\, Div1|auto_generated|divider|divider|StageOut[32]~72, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[32]~57\, Div1|auto_generated|divider|divider|StageOut[32]~57, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[31]~73\, Div1|auto_generated|divider|divider|StageOut[31]~73, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[31]~58\, Div1|auto_generated|divider|divider|StageOut[31]~58, procesador, 1
instance = comp, \Geo_Loc|v_max_match[1]\, Geo_Loc|v_max_match[1], procesador, 1
instance = comp, \Geo_Loc|Y_loc[1]\, Geo_Loc|Y_loc[1], procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[57]~59\, Mod0|auto_generated|divider|divider|StageOut[57]~59, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[48]~60\, Mod0|auto_generated|divider|divider|StageOut[48]~60, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[48]~61\, Mod0|auto_generated|divider|divider|StageOut[48]~61, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14\, Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14, procesador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[57]~62\, Mod0|auto_generated|divider|divider|StageOut[57]~62, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10\, Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[30]~59\, Div1|auto_generated|divider|divider|StageOut[30]~59, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[30]~75\, Div1|auto_generated|divider|divider|StageOut[30]~75, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\, Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\, Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\, Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7, procesador, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8, procesador, 1
instance = comp, \deco_decena|Mux6~0\, deco_decena|Mux6~0, procesador, 1
instance = comp, \deco_decena|Mux5~0\, deco_decena|Mux5~0, procesador, 1
instance = comp, \deco_decena|Mux4~0\, deco_decena|Mux4~0, procesador, 1
instance = comp, \deco_decena|Mux3~0\, deco_decena|Mux3~0, procesador, 1
instance = comp, \deco_decena|Mux2~0\, deco_decena|Mux2~0, procesador, 1
instance = comp, \deco_decena|Mux1~0\, deco_decena|Mux1~0, procesador, 1
instance = comp, \deco_decena|Mux0~0\, deco_decena|Mux0~0, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\, Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\, Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\, Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\, Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[27]~55\, Mod1|auto_generated|divider|divider|StageOut[27]~55, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[27]~54\, Mod1|auto_generated|divider|divider|StageOut[27]~54, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[26]~56\, Mod1|auto_generated|divider|divider|StageOut[26]~56, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[26]~57\, Mod1|auto_generated|divider|divider|StageOut[26]~57, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[25]~59\, Mod1|auto_generated|divider|divider|StageOut[25]~59, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[25]~58\, Mod1|auto_generated|divider|divider|StageOut[25]~58, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[24]~61\, Mod1|auto_generated|divider|divider|StageOut[24]~61, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[24]~60\, Mod1|auto_generated|divider|divider|StageOut[24]~60, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\, Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\, Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\, Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\, Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\, Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[36]~96\, Mod1|auto_generated|divider|divider|StageOut[36]~96, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[36]~62\, Mod1|auto_generated|divider|divider|StageOut[36]~62, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[35]~63\, Mod1|auto_generated|divider|divider|StageOut[35]~63, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[35]~97\, Mod1|auto_generated|divider|divider|StageOut[35]~97, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[34]~98\, Mod1|auto_generated|divider|divider|StageOut[34]~98, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[34]~64\, Mod1|auto_generated|divider|divider|StageOut[34]~64, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[33]~65\, Mod1|auto_generated|divider|divider|StageOut[33]~65, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[33]~66\, Mod1|auto_generated|divider|divider|StageOut[33]~66, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[32]~68\, Mod1|auto_generated|divider|divider|StageOut[32]~68, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[32]~67\, Mod1|auto_generated|divider|divider|StageOut[32]~67, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\, Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\, Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\, Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6\, Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\, Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10\, Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[41]~73\, Mod1|auto_generated|divider|divider|StageOut[41]~73, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[41]~74\, Mod1|auto_generated|divider|divider|StageOut[41]~74, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[40]~76\, Mod1|auto_generated|divider|divider|StageOut[40]~76, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[40]~75\, Mod1|auto_generated|divider|divider|StageOut[40]~75, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[45]~89\, Mod1|auto_generated|divider|divider|StageOut[45]~89, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[45]~69\, Mod1|auto_generated|divider|divider|StageOut[45]~69, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[44]~90\, Mod1|auto_generated|divider|divider|StageOut[44]~90, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[44]~70\, Mod1|auto_generated|divider|divider|StageOut[44]~70, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[43]~71\, Mod1|auto_generated|divider|divider|StageOut[43]~71, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[43]~91\, Mod1|auto_generated|divider|divider|StageOut[43]~91, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[42]~99\, Mod1|auto_generated|divider|divider|StageOut[42]~99, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[42]~72\, Mod1|auto_generated|divider|divider|StageOut[42]~72, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\, Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\, Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\, Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[50]~83\, Mod1|auto_generated|divider|divider|StageOut[50]~83, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[54]~92\, Mod1|auto_generated|divider|divider|StageOut[54]~92, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[54]~79\, Mod1|auto_generated|divider|divider|StageOut[54]~79, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[53]~80\, Mod1|auto_generated|divider|divider|StageOut[53]~80, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[53]~93\, Mod1|auto_generated|divider|divider|StageOut[53]~93, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[52]~81\, Mod1|auto_generated|divider|divider|StageOut[52]~81, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[52]~94\, Mod1|auto_generated|divider|divider|StageOut[52]~94, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[51]~95\, Mod1|auto_generated|divider|divider|StageOut[51]~95, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[51]~82\, Mod1|auto_generated|divider|divider|StageOut[51]~82, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[50]~100\, Mod1|auto_generated|divider|divider|StageOut[50]~100, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[49]~85\, Mod1|auto_generated|divider|divider|StageOut[49]~85, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[49]~84\, Mod1|auto_generated|divider|divider|StageOut[49]~84, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[48]~77\, Mod1|auto_generated|divider|divider|StageOut[48]~77, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[48]~78\, Mod1|auto_generated|divider|divider|StageOut[48]~78, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\, Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\, Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\, Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\, Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\, Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\, Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\, Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\, Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[59]~88\, Mod1|auto_generated|divider|divider|StageOut[59]~88, procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[58]~87\, Mod1|auto_generated|divider|divider|StageOut[58]~87, procesador, 1
instance = comp, \Geo_Loc|v_max_match[0]\, Geo_Loc|v_max_match[0], procesador, 1
instance = comp, \Geo_Loc|Y_loc[0]\, Geo_Loc|Y_loc[0], procesador, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[57]~86\, Mod1|auto_generated|divider|divider|StageOut[57]~86, procesador, 1
instance = comp, \deco_unidad|Mux6~0\, deco_unidad|Mux6~0, procesador, 1
instance = comp, \deco_unidad|Mux5~0\, deco_unidad|Mux5~0, procesador, 1
instance = comp, \deco_unidad|Mux4~0\, deco_unidad|Mux4~0, procesador, 1
instance = comp, \deco_unidad|Mux3~0\, deco_unidad|Mux3~0, procesador, 1
instance = comp, \deco_unidad|Mux2~0\, deco_unidad|Mux2~0, procesador, 1
instance = comp, \deco_unidad|Mux1~0\, deco_unidad|Mux1~0, procesador, 1
instance = comp, \deco_unidad|Mux0~0\, deco_unidad|Mux0~0, procesador, 1
instance = comp, \CLK_25M|altpll_component|auto_generated|pll1\, CLK_25M|altpll_component|auto_generated|pll1, procesador, 1
instance = comp, \CLK_25M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, CLK_25M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, procesador, 1
instance = comp, \VGApart|Add1~0\, VGApart|Add1~0, procesador, 1
instance = comp, \VGApart|Add0~0\, VGApart|Add0~0, procesador, 1
instance = comp, \VGApart|h_count~3\, VGApart|h_count~3, procesador, 1
instance = comp, \VGApart|h_count[0]\, VGApart|h_count[0], procesador, 1
instance = comp, \VGApart|Add0~2\, VGApart|Add0~2, procesador, 1
instance = comp, \VGApart|h_count[1]\, VGApart|h_count[1], procesador, 1
instance = comp, \VGApart|Add0~4\, VGApart|Add0~4, procesador, 1
instance = comp, \VGApart|h_count[2]\, VGApart|h_count[2], procesador, 1
instance = comp, \VGApart|Add0~6\, VGApart|Add0~6, procesador, 1
instance = comp, \VGApart|h_count[3]\, VGApart|h_count[3], procesador, 1
instance = comp, \VGApart|Add0~8\, VGApart|Add0~8, procesador, 1
instance = comp, \VGApart|h_count[4]\, VGApart|h_count[4], procesador, 1
instance = comp, \VGApart|Add0~10\, VGApart|Add0~10, procesador, 1
instance = comp, \VGApart|h_count~2\, VGApart|h_count~2, procesador, 1
instance = comp, \VGApart|h_count[5]\, VGApart|h_count[5], procesador, 1
instance = comp, \VGApart|Add0~12\, VGApart|Add0~12, procesador, 1
instance = comp, \VGApart|h_count[6]\, VGApart|h_count[6], procesador, 1
instance = comp, \VGApart|Add0~14\, VGApart|Add0~14, procesador, 1
instance = comp, \VGApart|h_count[7]\, VGApart|h_count[7], procesador, 1
instance = comp, \VGApart|Add0~16\, VGApart|Add0~16, procesador, 1
instance = comp, \VGApart|h_count~0\, VGApart|h_count~0, procesador, 1
instance = comp, \VGApart|h_count[8]\, VGApart|h_count[8], procesador, 1
instance = comp, \VGApart|Equal0~0\, VGApart|Equal0~0, procesador, 1
instance = comp, \VGApart|Add0~18\, VGApart|Add0~18, procesador, 1
instance = comp, \VGApart|h_count~1\, VGApart|h_count~1, procesador, 1
instance = comp, \VGApart|h_count[9]\, VGApart|h_count[9], procesador, 1
instance = comp, \VGApart|Equal0~1\, VGApart|Equal0~1, procesador, 1
instance = comp, \VGApart|Equal0~2\, VGApart|Equal0~2, procesador, 1
instance = comp, \VGApart|v_count[0]\, VGApart|v_count[0], procesador, 1
instance = comp, \VGApart|Add1~2\, VGApart|Add1~2, procesador, 1
instance = comp, \VGApart|Equal1~2\, VGApart|Equal1~2, procesador, 1
instance = comp, \VGApart|Equal1~0\, VGApart|Equal1~0, procesador, 1
instance = comp, \VGApart|Equal1~1\, VGApart|Equal1~1, procesador, 1
instance = comp, \VGApart|Equal1~3\, VGApart|Equal1~3, procesador, 1
instance = comp, \VGApart|v_count~0\, VGApart|v_count~0, procesador, 1
instance = comp, \VGApart|v_count[1]\, VGApart|v_count[1], procesador, 1
instance = comp, \VGApart|Add1~4\, VGApart|Add1~4, procesador, 1
instance = comp, \VGApart|v_count~1\, VGApart|v_count~1, procesador, 1
instance = comp, \VGApart|v_count[2]\, VGApart|v_count[2], procesador, 1
instance = comp, \VGApart|Add1~6\, VGApart|Add1~6, procesador, 1
instance = comp, \VGApart|v_count~2\, VGApart|v_count~2, procesador, 1
instance = comp, \VGApart|v_count[3]\, VGApart|v_count[3], procesador, 1
instance = comp, \VGApart|Add1~8\, VGApart|Add1~8, procesador, 1
instance = comp, \VGApart|v_count[4]\, VGApart|v_count[4], procesador, 1
instance = comp, \VGApart|Add1~10\, VGApart|Add1~10, procesador, 1
instance = comp, \VGApart|v_count[5]\, VGApart|v_count[5], procesador, 1
instance = comp, \VGApart|Add1~12\, VGApart|Add1~12, procesador, 1
instance = comp, \VGApart|v_count[6]\, VGApart|v_count[6], procesador, 1
instance = comp, \VGApart|Add1~14\, VGApart|Add1~14, procesador, 1
instance = comp, \VGApart|v_count[7]\, VGApart|v_count[7], procesador, 1
instance = comp, \VGApart|Add1~16\, VGApart|Add1~16, procesador, 1
instance = comp, \VGApart|v_count[8]\, VGApart|v_count[8], procesador, 1
instance = comp, \VGApart|Add1~18\, VGApart|Add1~18, procesador, 1
instance = comp, \VGApart|v_count~3\, VGApart|v_count~3, procesador, 1
instance = comp, \VGApart|v_count[9]\, VGApart|v_count[9], procesador, 1
instance = comp, \VGApart|LessThan10~0\, VGApart|LessThan10~0, procesador, 1
instance = comp, \VGApart|LessThan5~0\, VGApart|LessThan5~0, procesador, 1
instance = comp, \VGApart|process_0~6\, VGApart|process_0~6, procesador, 1
instance = comp, \VGApart|video_on\, VGApart|video_on, procesador, 1
instance = comp, \VGApart|set_color~13\, VGApart|set_color~13, procesador, 1
instance = comp, \VGApart|set_color~14\, VGApart|set_color~14, procesador, 1
instance = comp, \VGApart|set_color~15\, VGApart|set_color~15, procesador, 1
instance = comp, \VGApart|set_color~6\, VGApart|set_color~6, procesador, 1
instance = comp, \VGApart|set_color~7\, VGApart|set_color~7, procesador, 1
instance = comp, \VGApart|set_color~5\, VGApart|set_color~5, procesador, 1
instance = comp, \VGApart|set_color~8\, VGApart|set_color~8, procesador, 1
instance = comp, \VGApart|Add4~0\, VGApart|Add4~0, procesador, 1
instance = comp, \VGApart|Add4~2\, VGApart|Add4~2, procesador, 1
instance = comp, \VGApart|Add4~4\, VGApart|Add4~4, procesador, 1
instance = comp, \VGApart|Add4~6\, VGApart|Add4~6, procesador, 1
instance = comp, \VGApart|set_color~9\, VGApart|set_color~9, procesador, 1
instance = comp, \VGApart|Add4~8\, VGApart|Add4~8, procesador, 1
instance = comp, \VGApart|Add4~10\, VGApart|Add4~10, procesador, 1
instance = comp, \VGApart|Add4~12\, VGApart|Add4~12, procesador, 1
instance = comp, \VGApart|Add4~14\, VGApart|Add4~14, procesador, 1
instance = comp, \VGApart|Add4~16\, VGApart|Add4~16, procesador, 1
instance = comp, \VGApart|set_color~10\, VGApart|set_color~10, procesador, 1
instance = comp, \VGApart|Add4~18\, VGApart|Add4~18, procesador, 1
instance = comp, \VGApart|set_color~11\, VGApart|set_color~11, procesador, 1
instance = comp, \VGApart|Add5~0\, VGApart|Add5~0, procesador, 1
instance = comp, \VGApart|Add5~2\, VGApart|Add5~2, procesador, 1
instance = comp, \VGApart|Add5~4\, VGApart|Add5~4, procesador, 1
instance = comp, \VGApart|Add5~6\, VGApart|Add5~6, procesador, 1
instance = comp, \VGApart|Add5~8\, VGApart|Add5~8, procesador, 1
instance = comp, \VGApart|Add5~10\, VGApart|Add5~10, procesador, 1
instance = comp, \VGApart|Add5~12\, VGApart|Add5~12, procesador, 1
instance = comp, \VGApart|Add5~14\, VGApart|Add5~14, procesador, 1
instance = comp, \VGApart|Add5~16\, VGApart|Add5~16, procesador, 1
instance = comp, \VGApart|Add5~18\, VGApart|Add5~18, procesador, 1
instance = comp, \VGApart|set_color~2\, VGApart|set_color~2, procesador, 1
instance = comp, \VGApart|set_color~3\, VGApart|set_color~3, procesador, 1
instance = comp, \VGApart|set_color~4\, VGApart|set_color~4, procesador, 1
instance = comp, \VGApart|set_color~0\, VGApart|set_color~0, procesador, 1
instance = comp, \VGApart|LessThan7~0\, VGApart|LessThan7~0, procesador, 1
instance = comp, \VGApart|set_color~1\, VGApart|set_color~1, procesador, 1
instance = comp, \VGApart|set_color~12\, VGApart|set_color~12, procesador, 1
instance = comp, \SW[4]~input\, SW[4]~input, procesador, 1
instance = comp, \VGApart|set_color~16\, VGApart|set_color~16, procesador, 1
instance = comp, \VGApart|set_color\, VGApart|set_color, procesador, 1
instance = comp, \VGApart|red~0\, VGApart|red~0, procesador, 1
instance = comp, \VGApart|LessThan5~1\, VGApart|LessThan5~1, procesador, 1
instance = comp, \VGApart|process_0~8\, VGApart|process_0~8, procesador, 1
instance = comp, \VGApart|process_0~9\, VGApart|process_0~9, procesador, 1
instance = comp, \VGApart|process_0~10\, VGApart|process_0~10, procesador, 1
instance = comp, \VGApart|enarRAMclk\, VGApart|enarRAMclk, procesador, 1
instance = comp, \rRAMclk~clkctrl\, rRAMclk~clkctrl, procesador, 1
instance = comp, \VGApart|process_0~7\, VGApart|process_0~7, procesador, 1
instance = comp, \VGApart|Add2~0\, VGApart|Add2~0, procesador, 1
instance = comp, \VGApart|RAM_adr0[15]~1\, VGApart|RAM_adr0[15]~1, procesador, 1
instance = comp, \VGApart|RAM_adr0[0]\, VGApart|RAM_adr0[0], procesador, 1
instance = comp, \VGApart|Add2~2\, VGApart|Add2~2, procesador, 1
instance = comp, \VGApart|RAM_adr0[1]\, VGApart|RAM_adr0[1], procesador, 1
instance = comp, \VGApart|Add2~4\, VGApart|Add2~4, procesador, 1
instance = comp, \VGApart|RAM_adr0[2]\, VGApart|RAM_adr0[2], procesador, 1
instance = comp, \VGApart|Add2~6\, VGApart|Add2~6, procesador, 1
instance = comp, \VGApart|RAM_adr0[3]\, VGApart|RAM_adr0[3], procesador, 1
instance = comp, \VGApart|Add2~8\, VGApart|Add2~8, procesador, 1
instance = comp, \VGApart|RAM_adr0[4]\, VGApart|RAM_adr0[4], procesador, 1
instance = comp, \VGApart|Add2~10\, VGApart|Add2~10, procesador, 1
instance = comp, \VGApart|RAM_adr0[5]\, VGApart|RAM_adr0[5], procesador, 1
instance = comp, \VGApart|Add2~12\, VGApart|Add2~12, procesador, 1
instance = comp, \VGApart|RAM_adr0[6]\, VGApart|RAM_adr0[6], procesador, 1
instance = comp, \VGApart|Add2~14\, VGApart|Add2~14, procesador, 1
instance = comp, \VGApart|RAM_adr0[7]\, VGApart|RAM_adr0[7], procesador, 1
instance = comp, \VGApart|Add2~16\, VGApart|Add2~16, procesador, 1
instance = comp, \VGApart|Equal2~3\, VGApart|Equal2~3, procesador, 1
instance = comp, \VGApart|Equal2~1\, VGApart|Equal2~1, procesador, 1
instance = comp, \VGApart|Equal2~2\, VGApart|Equal2~2, procesador, 1
instance = comp, \VGApart|Equal2~0\, VGApart|Equal2~0, procesador, 1
instance = comp, \VGApart|Equal2~4\, VGApart|Equal2~4, procesador, 1
instance = comp, \VGApart|RAM_adr0~4\, VGApart|RAM_adr0~4, procesador, 1
instance = comp, \VGApart|RAM_adr0[8]\, VGApart|RAM_adr0[8], procesador, 1
instance = comp, \VGApart|Add2~18\, VGApart|Add2~18, procesador, 1
instance = comp, \VGApart|RAM_adr0[9]\, VGApart|RAM_adr0[9], procesador, 1
instance = comp, \VGApart|Add2~20\, VGApart|Add2~20, procesador, 1
instance = comp, \VGApart|RAM_adr0[10]\, VGApart|RAM_adr0[10], procesador, 1
instance = comp, \VGApart|Add2~22\, VGApart|Add2~22, procesador, 1
instance = comp, \VGApart|RAM_adr0[11]\, VGApart|RAM_adr0[11], procesador, 1
instance = comp, \VGApart|Add2~24\, VGApart|Add2~24, procesador, 1
instance = comp, \VGApart|RAM_adr0[12]\, VGApart|RAM_adr0[12], procesador, 1
instance = comp, \VGApart|Add2~26\, VGApart|Add2~26, procesador, 1
instance = comp, \VGApart|RAM_adr0~3\, VGApart|RAM_adr0~3, procesador, 1
instance = comp, \VGApart|RAM_adr0[13]\, VGApart|RAM_adr0[13], procesador, 1
instance = comp, \VGApart|Add2~28\, VGApart|Add2~28, procesador, 1
instance = comp, \VGApart|RAM_adr0~2\, VGApart|RAM_adr0~2, procesador, 1
instance = comp, \VGApart|RAM_adr0[14]\, VGApart|RAM_adr0[14], procesador, 1
instance = comp, \VGApart|Add2~30\, VGApart|Add2~30, procesador, 1
instance = comp, \VGApart|RAM_adr0~0\, VGApart|RAM_adr0~0, procesador, 1
instance = comp, \VGApart|RAM_adr0[15]\, VGApart|RAM_adr0[15], procesador, 1
instance = comp, \VGApart|Add3~0\, VGApart|Add3~0, procesador, 1
instance = comp, \VGApart|RAM_adr1[15]~1\, VGApart|RAM_adr1[15]~1, procesador, 1
instance = comp, \VGApart|RAM_adr1[15]~2\, VGApart|RAM_adr1[15]~2, procesador, 1
instance = comp, \VGApart|RAM_adr1[0]\, VGApart|RAM_adr1[0], procesador, 1
instance = comp, \VGApart|Add3~2\, VGApart|Add3~2, procesador, 1
instance = comp, \VGApart|RAM_adr1[1]\, VGApart|RAM_adr1[1], procesador, 1
instance = comp, \VGApart|Add3~4\, VGApart|Add3~4, procesador, 1
instance = comp, \VGApart|RAM_adr1[2]\, VGApart|RAM_adr1[2], procesador, 1
instance = comp, \VGApart|Add3~6\, VGApart|Add3~6, procesador, 1
instance = comp, \VGApart|RAM_adr1[3]\, VGApart|RAM_adr1[3], procesador, 1
instance = comp, \VGApart|Add3~8\, VGApart|Add3~8, procesador, 1
instance = comp, \VGApart|RAM_adr1[4]\, VGApart|RAM_adr1[4], procesador, 1
instance = comp, \VGApart|Add3~10\, VGApart|Add3~10, procesador, 1
instance = comp, \VGApart|RAM_adr1[5]\, VGApart|RAM_adr1[5], procesador, 1
instance = comp, \VGApart|Add3~12\, VGApart|Add3~12, procesador, 1
instance = comp, \VGApart|RAM_adr1[6]\, VGApart|RAM_adr1[6], procesador, 1
instance = comp, \VGApart|Add3~14\, VGApart|Add3~14, procesador, 1
instance = comp, \VGApart|RAM_adr1[7]\, VGApart|RAM_adr1[7], procesador, 1
instance = comp, \VGApart|Add3~16\, VGApart|Add3~16, procesador, 1
instance = comp, \VGApart|Equal3~3\, VGApart|Equal3~3, procesador, 1
instance = comp, \VGApart|Equal3~0\, VGApart|Equal3~0, procesador, 1
instance = comp, \VGApart|Equal3~2\, VGApart|Equal3~2, procesador, 1
instance = comp, \VGApart|Equal3~1\, VGApart|Equal3~1, procesador, 1
instance = comp, \VGApart|Equal3~4\, VGApart|Equal3~4, procesador, 1
instance = comp, \VGApart|RAM_adr1~5\, VGApart|RAM_adr1~5, procesador, 1
instance = comp, \VGApart|RAM_adr1[8]\, VGApart|RAM_adr1[8], procesador, 1
instance = comp, \VGApart|Add3~18\, VGApart|Add3~18, procesador, 1
instance = comp, \VGApart|RAM_adr1[9]\, VGApart|RAM_adr1[9], procesador, 1
instance = comp, \VGApart|Add3~20\, VGApart|Add3~20, procesador, 1
instance = comp, \VGApart|RAM_adr1[10]\, VGApart|RAM_adr1[10], procesador, 1
instance = comp, \VGApart|Add3~22\, VGApart|Add3~22, procesador, 1
instance = comp, \VGApart|RAM_adr1[11]\, VGApart|RAM_adr1[11], procesador, 1
instance = comp, \VGApart|Add3~24\, VGApart|Add3~24, procesador, 1
instance = comp, \VGApart|RAM_adr1[12]\, VGApart|RAM_adr1[12], procesador, 1
instance = comp, \VGApart|Add3~26\, VGApart|Add3~26, procesador, 1
instance = comp, \VGApart|RAM_adr1~4\, VGApart|RAM_adr1~4, procesador, 1
instance = comp, \VGApart|RAM_adr1[13]\, VGApart|RAM_adr1[13], procesador, 1
instance = comp, \VGApart|Add3~28\, VGApart|Add3~28, procesador, 1
instance = comp, \VGApart|RAM_adr1~3\, VGApart|RAM_adr1~3, procesador, 1
instance = comp, \VGApart|RAM_adr1[14]\, VGApart|RAM_adr1[14], procesador, 1
instance = comp, \VGApart|Add3~30\, VGApart|Add3~30, procesador, 1
instance = comp, \VGApart|RAM_adr1~0\, VGApart|RAM_adr1~0, procesador, 1
instance = comp, \VGApart|RAM_adr1[15]\, VGApart|RAM_adr1[15], procesador, 1
instance = comp, \VGApart|RAMadr~0\, VGApart|RAMadr~0, procesador, 1
instance = comp, \VGApart|RAMadr[3]~1\, VGApart|RAMadr[3]~1, procesador, 1
instance = comp, \VGApart|RAMadr[15]\, VGApart|RAMadr[15], procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|address_reg_b[2]\, RAM32|altsyncram_component|auto_generated|address_reg_b[2], procesador, 1
instance = comp, \VGApart|RAMadr~3\, VGApart|RAMadr~3, procesador, 1
instance = comp, \VGApart|RAMadr[13]\, VGApart|RAMadr[13], procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|address_reg_b[0]\, RAM32|altsyncram_component|auto_generated|address_reg_b[0], procesador, 1
instance = comp, \CAP10|Add2~0\, CAP10|Add2~0, procesador, 1
instance = comp, \CAP10|RAM_adr[15]~1\, CAP10|RAM_adr[15]~1, procesador, 1
instance = comp, \CAP10|RAM_adr[15]~2\, CAP10|RAM_adr[15]~2, procesador, 1
instance = comp, \CAP10|RAM_adr[0]\, CAP10|RAM_adr[0], procesador, 1
instance = comp, \CAP10|Add2~2\, CAP10|Add2~2, procesador, 1
instance = comp, \CAP10|RAM_adr[1]\, CAP10|RAM_adr[1], procesador, 1
instance = comp, \CAP10|Add2~4\, CAP10|Add2~4, procesador, 1
instance = comp, \CAP10|RAM_adr[2]\, CAP10|RAM_adr[2], procesador, 1
instance = comp, \CAP10|Add2~6\, CAP10|Add2~6, procesador, 1
instance = comp, \CAP10|RAM_adr[3]\, CAP10|RAM_adr[3], procesador, 1
instance = comp, \CAP10|Add2~8\, CAP10|Add2~8, procesador, 1
instance = comp, \CAP10|RAM_adr[4]\, CAP10|RAM_adr[4], procesador, 1
instance = comp, \CAP10|Add2~10\, CAP10|Add2~10, procesador, 1
instance = comp, \CAP10|RAM_adr[5]\, CAP10|RAM_adr[5], procesador, 1
instance = comp, \CAP10|Add2~12\, CAP10|Add2~12, procesador, 1
instance = comp, \CAP10|RAM_adr[6]\, CAP10|RAM_adr[6], procesador, 1
instance = comp, \CAP10|Add2~14\, CAP10|Add2~14, procesador, 1
instance = comp, \CAP10|RAM_adr[7]\, CAP10|RAM_adr[7], procesador, 1
instance = comp, \CAP10|Equal2~3\, CAP10|Equal2~3, procesador, 1
instance = comp, \CAP10|Add2~16\, CAP10|Add2~16, procesador, 1
instance = comp, \CAP10|RAM_adr~5\, CAP10|RAM_adr~5, procesador, 1
instance = comp, \CAP10|RAM_adr[8]\, CAP10|RAM_adr[8], procesador, 1
instance = comp, \CAP10|Add2~18\, CAP10|Add2~18, procesador, 1
instance = comp, \CAP10|RAM_adr[9]\, CAP10|RAM_adr[9], procesador, 1
instance = comp, \CAP10|Add2~20\, CAP10|Add2~20, procesador, 1
instance = comp, \CAP10|RAM_adr[10]\, CAP10|RAM_adr[10], procesador, 1
instance = comp, \CAP10|Add2~22\, CAP10|Add2~22, procesador, 1
instance = comp, \CAP10|RAM_adr[11]\, CAP10|RAM_adr[11], procesador, 1
instance = comp, \CAP10|Add2~24\, CAP10|Add2~24, procesador, 1
instance = comp, \CAP10|RAM_adr[12]\, CAP10|RAM_adr[12], procesador, 1
instance = comp, \CAP10|Add2~26\, CAP10|Add2~26, procesador, 1
instance = comp, \CAP10|RAM_adr~4\, CAP10|RAM_adr~4, procesador, 1
instance = comp, \CAP10|RAM_adr[13]\, CAP10|RAM_adr[13], procesador, 1
instance = comp, \CAP10|Add2~28\, CAP10|Add2~28, procesador, 1
instance = comp, \CAP10|RAM_adr~3\, CAP10|RAM_adr~3, procesador, 1
instance = comp, \CAP10|RAM_adr[14]\, CAP10|RAM_adr[14], procesador, 1
instance = comp, \CAP10|Equal2~1\, CAP10|Equal2~1, procesador, 1
instance = comp, \CAP10|Equal2~4\, CAP10|Equal2~4, procesador, 1
instance = comp, \CAP10|Equal2~2\, CAP10|Equal2~2, procesador, 1
instance = comp, \CAP10|Equal2~5\, CAP10|Equal2~5, procesador, 1
instance = comp, \CAP10|Add2~30\, CAP10|Add2~30, procesador, 1
instance = comp, \CAP10|RAM_adr~0\, CAP10|RAM_adr~0, procesador, 1
instance = comp, \CAP10|RAM_adr[15]\, CAP10|RAM_adr[15], procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0\, RAM32|altsyncram_component|auto_generated|decode2|w_anode339w[3]~0, procesador, 1
instance = comp, \VGApart|RAMadr~2\, VGApart|RAMadr~2, procesador, 1
instance = comp, \VGApart|RAMadr[14]\, VGApart|RAMadr[14], procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|rden_decode_b|w_anode339w[3]~0\, RAM32|altsyncram_component|auto_generated|rden_decode_b|w_anode339w[3]~0, procesador, 1
instance = comp, \VGApart|RAMadr~4\, VGApart|RAMadr~4, procesador, 1
instance = comp, \VGApart|RAMadr[0]\, VGApart|RAMadr[0], procesador, 1
instance = comp, \VGApart|RAMadr~5\, VGApart|RAMadr~5, procesador, 1
instance = comp, \VGApart|RAMadr[1]\, VGApart|RAMadr[1], procesador, 1
instance = comp, \VGApart|RAMadr~6\, VGApart|RAMadr~6, procesador, 1
instance = comp, \VGApart|RAMadr[2]\, VGApart|RAMadr[2], procesador, 1
instance = comp, \VGApart|RAMadr~7\, VGApart|RAMadr~7, procesador, 1
instance = comp, \VGApart|RAMadr[3]\, VGApart|RAMadr[3], procesador, 1
instance = comp, \VGApart|RAMadr~8\, VGApart|RAMadr~8, procesador, 1
instance = comp, \VGApart|RAMadr[4]\, VGApart|RAMadr[4], procesador, 1
instance = comp, \VGApart|RAMadr~9\, VGApart|RAMadr~9, procesador, 1
instance = comp, \VGApart|RAMadr[5]\, VGApart|RAMadr[5], procesador, 1
instance = comp, \VGApart|RAMadr~10\, VGApart|RAMadr~10, procesador, 1
instance = comp, \VGApart|RAMadr[6]\, VGApart|RAMadr[6], procesador, 1
instance = comp, \VGApart|RAMadr~11\, VGApart|RAMadr~11, procesador, 1
instance = comp, \VGApart|RAMadr[7]\, VGApart|RAMadr[7], procesador, 1
instance = comp, \VGApart|RAMadr~12\, VGApart|RAMadr~12, procesador, 1
instance = comp, \VGApart|RAMadr[8]\, VGApart|RAMadr[8], procesador, 1
instance = comp, \VGApart|RAMadr~13\, VGApart|RAMadr~13, procesador, 1
instance = comp, \VGApart|RAMadr[9]\, VGApart|RAMadr[9], procesador, 1
instance = comp, \VGApart|RAMadr~14\, VGApart|RAMadr~14, procesador, 1
instance = comp, \VGApart|RAMadr[10]\, VGApart|RAMadr[10], procesador, 1
instance = comp, \VGApart|RAMadr~15\, VGApart|RAMadr~15, procesador, 1
instance = comp, \VGApart|RAMadr[11]\, VGApart|RAMadr[11], procesador, 1
instance = comp, \VGApart|RAMadr~16\, VGApart|RAMadr~16, procesador, 1
instance = comp, \VGApart|RAMadr[12]\, VGApart|RAMadr[12], procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a4\, RAM32|altsyncram_component|auto_generated|ram_block1a4, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|decode2|w_anode359w[3]~0\, RAM32|altsyncram_component|auto_generated|decode2|w_anode359w[3]~0, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|rden_decode_b|w_anode359w[3]~0\, RAM32|altsyncram_component|auto_generated|rden_decode_b|w_anode359w[3]~0, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a12\, RAM32|altsyncram_component|auto_generated|ram_block1a12, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|address_reg_b[1]\, RAM32|altsyncram_component|auto_generated|address_reg_b[1], procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|decode2|w_anode349w[3]~0\, RAM32|altsyncram_component|auto_generated|decode2|w_anode349w[3]~0, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|rden_decode_b|w_anode349w[3]~0\, RAM32|altsyncram_component|auto_generated|rden_decode_b|w_anode349w[3]~0, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a8\, RAM32|altsyncram_component|auto_generated|ram_block1a8, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|decode2|w_anode322w[3]\, RAM32|altsyncram_component|auto_generated|decode2|w_anode322w[3], procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|rden_decode_b|w_anode322w[3]\, RAM32|altsyncram_component|auto_generated|rden_decode_b|w_anode322w[3], procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a0\, RAM32|altsyncram_component|auto_generated|ram_block1a0, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|mux3|_~2\, RAM32|altsyncram_component|auto_generated|mux3|_~2, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|mux3|_~3\, RAM32|altsyncram_component|auto_generated|mux3|_~3, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|decode2|w_anode389w[3]~0\, RAM32|altsyncram_component|auto_generated|decode2|w_anode389w[3]~0, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|rden_decode_b|w_anode389w[3]~0\, RAM32|altsyncram_component|auto_generated|rden_decode_b|w_anode389w[3]~0, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a24\, RAM32|altsyncram_component|auto_generated|ram_block1a24, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|decode2|w_anode369w[3]~0\, RAM32|altsyncram_component|auto_generated|decode2|w_anode369w[3]~0, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|rden_decode_b|w_anode369w[3]~0\, RAM32|altsyncram_component|auto_generated|rden_decode_b|w_anode369w[3]~0, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a16\, RAM32|altsyncram_component|auto_generated|ram_block1a16, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|decode2|w_anode379w[3]~0\, RAM32|altsyncram_component|auto_generated|decode2|w_anode379w[3]~0, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|rden_decode_b|w_anode379w[3]~0\, RAM32|altsyncram_component|auto_generated|rden_decode_b|w_anode379w[3]~0, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a20\, RAM32|altsyncram_component|auto_generated|ram_block1a20, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|mux3|_~0\, RAM32|altsyncram_component|auto_generated|mux3|_~0, procesador, 1
instance = comp, \CAP10|Equal2~0\, CAP10|Equal2~0, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|rden_decode_b|w_anode399w[3]~0\, RAM32|altsyncram_component|auto_generated|rden_decode_b|w_anode399w[3]~0, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a28\, RAM32|altsyncram_component|auto_generated|ram_block1a28, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|mux3|_~1\, RAM32|altsyncram_component|auto_generated|mux3|_~1, procesador, 1
instance = comp, \VGApart|red~1\, VGApart|red~1, procesador, 1
instance = comp, \VGApart|red[0]~feeder\, VGApart|red[0]~feeder, procesador, 1
instance = comp, \VGApart|red[0]\, VGApart|red[0], procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a1\, RAM32|altsyncram_component|auto_generated|ram_block1a1, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a9\, RAM32|altsyncram_component|auto_generated|ram_block1a9, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|mux3|_~6\, RAM32|altsyncram_component|auto_generated|mux3|_~6, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a13\, RAM32|altsyncram_component|auto_generated|ram_block1a13, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a5\, RAM32|altsyncram_component|auto_generated|ram_block1a5, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|mux3|_~7\, RAM32|altsyncram_component|auto_generated|mux3|_~7, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a25\, RAM32|altsyncram_component|auto_generated|ram_block1a25, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a29\, RAM32|altsyncram_component|auto_generated|ram_block1a29, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a17\, RAM32|altsyncram_component|auto_generated|ram_block1a17, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a21\, RAM32|altsyncram_component|auto_generated|ram_block1a21, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|mux3|_~4\, RAM32|altsyncram_component|auto_generated|mux3|_~4, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|mux3|_~5\, RAM32|altsyncram_component|auto_generated|mux3|_~5, procesador, 1
instance = comp, \VGApart|red~2\, VGApart|red~2, procesador, 1
instance = comp, \VGApart|red[1]~feeder\, VGApart|red[1]~feeder, procesador, 1
instance = comp, \VGApart|red[1]\, VGApart|red[1], procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a10\, RAM32|altsyncram_component|auto_generated|ram_block1a10, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a2\, RAM32|altsyncram_component|auto_generated|ram_block1a2, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|mux3|_~10\, RAM32|altsyncram_component|auto_generated|mux3|_~10, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a14\, RAM32|altsyncram_component|auto_generated|ram_block1a14, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a6\, RAM32|altsyncram_component|auto_generated|ram_block1a6, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|mux3|_~11\, RAM32|altsyncram_component|auto_generated|mux3|_~11, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a26\, RAM32|altsyncram_component|auto_generated|ram_block1a26, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a30\, RAM32|altsyncram_component|auto_generated|ram_block1a30, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a18\, RAM32|altsyncram_component|auto_generated|ram_block1a18, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a22\, RAM32|altsyncram_component|auto_generated|ram_block1a22, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|mux3|_~8\, RAM32|altsyncram_component|auto_generated|mux3|_~8, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|mux3|_~9\, RAM32|altsyncram_component|auto_generated|mux3|_~9, procesador, 1
instance = comp, \VGApart|red~3\, VGApart|red~3, procesador, 1
instance = comp, \VGApart|red[2]\, VGApart|red[2], procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a31\, RAM32|altsyncram_component|auto_generated|ram_block1a31, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a19\, RAM32|altsyncram_component|auto_generated|ram_block1a19, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a23\, RAM32|altsyncram_component|auto_generated|ram_block1a23, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|mux3|_~12\, RAM32|altsyncram_component|auto_generated|mux3|_~12, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a27\, RAM32|altsyncram_component|auto_generated|ram_block1a27, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|mux3|_~13\, RAM32|altsyncram_component|auto_generated|mux3|_~13, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a15\, RAM32|altsyncram_component|auto_generated|ram_block1a15, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a7\, RAM32|altsyncram_component|auto_generated|ram_block1a7, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a11\, RAM32|altsyncram_component|auto_generated|ram_block1a11, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|ram_block1a3\, RAM32|altsyncram_component|auto_generated|ram_block1a3, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|mux3|_~14\, RAM32|altsyncram_component|auto_generated|mux3|_~14, procesador, 1
instance = comp, \RAM32|altsyncram_component|auto_generated|mux3|_~15\, RAM32|altsyncram_component|auto_generated|mux3|_~15, procesador, 1
instance = comp, \VGApart|red~4\, VGApart|red~4, procesador, 1
instance = comp, \VGApart|red[3]~feeder\, VGApart|red[3]~feeder, procesador, 1
instance = comp, \VGApart|red[3]\, VGApart|red[3], procesador, 1
instance = comp, \VGApart|green~0\, VGApart|green~0, procesador, 1
instance = comp, \VGApart|green~1\, VGApart|green~1, procesador, 1
instance = comp, \VGApart|green[0]\, VGApart|green[0], procesador, 1
instance = comp, \VGApart|green~2\, VGApart|green~2, procesador, 1
instance = comp, \VGApart|green~3\, VGApart|green~3, procesador, 1
instance = comp, \VGApart|green[1]\, VGApart|green[1], procesador, 1
instance = comp, \VGApart|green~4\, VGApart|green~4, procesador, 1
instance = comp, \VGApart|green~5\, VGApart|green~5, procesador, 1
instance = comp, \VGApart|green[2]\, VGApart|green[2], procesador, 1
instance = comp, \VGApart|green~6\, VGApart|green~6, procesador, 1
instance = comp, \VGApart|green~7\, VGApart|green~7, procesador, 1
instance = comp, \VGApart|green[3]\, VGApart|green[3], procesador, 1
instance = comp, \VGApart|blue[0]\, VGApart|blue[0], procesador, 1
instance = comp, \VGApart|blue[1]\, VGApart|blue[1], procesador, 1
instance = comp, \VGApart|blue[2]\, VGApart|blue[2], procesador, 1
instance = comp, \VGApart|blue[3]\, VGApart|blue[3], procesador, 1
instance = comp, \VGApart|process_0~1\, VGApart|process_0~1, procesador, 1
instance = comp, \VGApart|process_0~2\, VGApart|process_0~2, procesador, 1
instance = comp, \VGApart|process_0~0\, VGApart|process_0~0, procesador, 1
instance = comp, \VGApart|process_0~3\, VGApart|process_0~3, procesador, 1
instance = comp, \VGApart|Hsync_aux\, VGApart|Hsync_aux, procesador, 1
instance = comp, \VGApart|process_0~4\, VGApart|process_0~4, procesador, 1
instance = comp, \VGApart|process_0~5\, VGApart|process_0~5, procesador, 1
instance = comp, \VGApart|Vsync_aux\, VGApart|Vsync_aux, procesador, 1
instance = comp, \SW[5]~input\, SW[5]~input, procesador, 1
instance = comp, \SW[6]~input\, SW[6]~input, procesador, 1
instance = comp, \SW[7]~input\, SW[7]~input, procesador, 1
instance = comp, \SW[8]~input\, SW[8]~input, procesador, 1
instance = comp, \SW[9]~input\, SW[9]~input, procesador, 1
instance = comp, \SW[10]~input\, SW[10]~input, procesador, 1
