==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xazu2eg-sfvc784-1LV-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xazu2eg-sfvc784-1LV-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 99.478 MB.
INFO: [HLS 200-10] Analyzing design file 'CONV-IP/conv_standard_1x1.cc' ... 
WARNING: [HLS 207-5512] 'factor' in '#pragma HLS array_partition' is ignored: CONV-IP/conv_standard_1x1.cc:85:62
WARNING: [HLS 207-5512] 'factor' in '#pragma HLS array_partition' is ignored: CONV-IP/conv_standard_1x1.cc:86:62
WARNING: [HLS 207-5528] unexpected pragma argument 'instances', expects function/operation: CONV-IP/conv_standard_1x1.cc:89:24
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.7 seconds. CPU system time: 0.35 seconds. Elapsed time: 8.3 seconds; current allocated memory: 100.667 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_6' (CONV-IP/conv_standard_1x1.cc:102:23) in function 'CONV_1x1' completely with a factor of 16 (CONV-IP/conv_standard_1x1.cc:102:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_7' (CONV-IP/conv_standard_1x1.cc:124:23) in function 'CONV_1x1' completely with a factor of 16 (CONV-IP/conv_standard_1x1.cc:124:23)
INFO: [HLS 214-248] cyclic partitioned array 'bottom' on dimension 1 with 16 (CONV-IP/conv_standard_1x1.cc:81:1)
INFO: [HLS 214-248] cyclic partitioned array 't' on dimension 1 with 16 (CONV-IP/conv_standard_1x1.cc:83:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 17.49 seconds. CPU system time: 0.42 seconds. Elapsed time: 19.54 seconds; current allocated memory: 120.578 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 120.579 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 133.712 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 143.546 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (CONV-IP/conv_standard_1x1.cc:92) in function 'CONV_1x1' automatically.
INFO: [XFORM 203-101] Partitioning array 'weight_buf.V' (CONV-IP/conv_standard_1x1.cc:80) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf.V' (CONV-IP/conv_standard_1x1.cc:80) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (CONV-IP/conv_standard_1x1.cc:97:28) in function 'CONV_1x1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'CONV_1x1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'CONV_1x1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'CONV_1x1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'CONV_1x1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'CONV_1x1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'CONV_1x1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'CONV_1x1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'CONV_1x1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'CONV_1x1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'CONV_1x1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'CONV_1x1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'CONV_1x1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'CONV_1x1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'CONV_1x1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'CONV_1x1'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_engine_16' (CONV-IP/conv_standard_1x1.cc:71:2)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.85 seconds; current allocated memory: 188.281 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_1' (CONV-IP/conv_standard_1x1.cc:91:27) in function 'CONV_1x1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (CONV-IP/conv_standard_1x1.cc:96:27) in function 'CONV_1x1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.53 seconds. CPU system time: 0 seconds. Elapsed time: 3.56 seconds; current allocated memory: 205.750 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CONV_1x1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_engine_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'compute_engine_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'compute_engine_16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.27 seconds; current allocated memory: 208.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
