// Seed: 1485252520
module module_0 (
    output supply1 id_0,
    input wire id_1,
    input tri0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input tri0 id_5
    , id_8,
    input tri0 id_6
);
  wire [1 : 1] id_9;
  wire id_10 = -1;
  wire id_11;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input tri id_2,
    input tri0 id_3,
    input tri id_4,
    input tri1 id_5,
    input wire id_6,
    output logic id_7
);
  assign id_7 = 'b0 == 1;
  always @(1) id_7 = -1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_0,
      id_6,
      id_4,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
