---
layout: default
---

# Computer and AI Architecture （Spring 2019）
# 计算机与智能硬件体系结构

## General Info

Instructor: Chixiao Chen, 
Email: cxchen@fudan.edu.cn

Location: Z2209B, Fudan University (Zhangjiang Campus)

Time: Thursday Morning

Prerequisite: Verilog (You have to take courses like 数字逻辑, and finish projects by verilog/sv/chiesel/...)

Score: Homework Assignement (15% x 4)+ Final Project (40%)

## Course Calendar

 Week | Date | Lecture Title | Reading / Slides | Homework|
 ---- |  ---- |-----|-----|----|
1| Feb 28 | Introduction on Computer/AI Architecuture | [PDF](./calec1.pdf) | / |
2| Mar  7 | Instruction Set, MIPS vs RISC-V | [PDF](./calec2.pdf)  | / |
3| Mar 14 | Single Cycle RV32I, Pipeline-I | [PDF](./calec3.pdf) | [HW1](./cahw01.pdf) |
4| Mar 21 | Pipeline - II, Harzards| [PDF](./calec4.pdf) | HW1 Due| 
5| Mar 28 | Memory  | [PDF](./calec5.pdf)  | / |
6| Apr 4  | Bus, Accelerator and Co-processor | [PDF](./calec6.pdf)   | [HW2](./cahw02.pdf)|
7| Apr 11 | No Class |  | HW2 Due |
8| Apr 18 | Introduction for Machine Learning |  | /|
9| Apr 25 | Convolutional Neural Network  |  | HW3|
10|May 2  | Recurrent Neural Network and ML Frameworks |  | / |
11|May 9  | ISA for AI, SIMD/VLIW/Superscalar/Cambricon  |  | / |
12|May 16 | Many-Core for AI, GPU / CGRA |  | HW4 Due |
13|May 23 | Algorithm/Software/Hardware Codesign |  | / |
14|Jun  6 | TBD (to be determined) |  | / |
15|Jun  13 | TBD (to be determined) |  | / |
16|Jun 20 | Presentation Day|  | Final PJ Due |




[Back to CiH Home](../)
