<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='75' type='bool llvm::AMDGPURegisterBankInfo::applyMappingLoad(llvm::MachineInstr &amp; MI, const llvm::RegisterBankInfo::OperandsMapper &amp; OpdMapper, llvm::MachineRegisterInfo &amp; MRI) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1155' ll='1231' type='bool llvm::AMDGPURegisterBankInfo::applyMappingLoad(llvm::MachineInstr &amp; MI, const AMDGPURegisterBankInfo::OperandsMapper &amp; OpdMapper, llvm::MachineRegisterInfo &amp; MRI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3103' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
