C:/verilog/20240107_RFILE/B_ICC2018_grad_cell-based_final/RFILE.v {1 {vlog -work work -stats=none C:/verilog/20240107_RFILE/B_ICC2018_grad_cell-based_final/RFILE.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module RFILE

Top level modules:
	RFILE

} {} {}} C:/verilog/20240107_RFILE/B_ICC2018_grad_cell-based_final/testfixture.v {1 {vlog -work work -stats=none C:/verilog/20240107_RFILE/B_ICC2018_grad_cell-based_final/testfixture.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TABLE
-- Compiling module test

Top level modules:
	test

} {} {}} C:/verilog/20240107_RFILE/B_ICC2018_grad_cell-based_final/table.v {1 {vlog -work work -stats=none C:/verilog/20240107_RFILE/B_ICC2018_grad_cell-based_final/table.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TABLE

Top level modules:
	TABLE

} {} {}}
