--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3201 paths analyzed, 273 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.782ns.
--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_9 (SLICE_X15Y40.D1), 67 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sq_c_anim/x_6 (FF)
  Destination:          sq_c_anim/x_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.733ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.231 - 0.245)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sq_c_anim/x_6 to sq_c_anim/x_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y39.DQ      Tcko                  0.391   sq_c_anim/x<6>
                                                       sq_c_anim/x_6
    SLICE_X17Y38.C1      net (fanout=8)        0.668   sq_c_anim/x<6>
    SLICE_X17Y38.C       Tilo                  0.259   N4
                                                       sq_c_anim/x[11]_GND_5_o_LessThan_11_o_inv_SW0
    SLICE_X17Y38.A2      net (fanout=6)        0.451   N4
    SLICE_X17Y38.A       Tilo                  0.259   N4
                                                       sq_c_anim/x[11]_GND_5_o_LessThan_11_o_inv
    SLICE_X14Y38.AX      net (fanout=1)        0.411   sq_c_anim/x[11]_GND_5_o_LessThan_11_o_inv
    SLICE_X14Y38.COUT    Taxcy                 0.259   sq_c_anim/Mcount_x_cy<3>
                                                       sq_c_anim/Mcount_x_cy<3>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   sq_c_anim/Mcount_x_cy<3>
    SLICE_X14Y39.COUT    Tbyp                  0.076   sq_c_anim/Mcount_x_cy<7>
                                                       sq_c_anim/Mcount_x_cy<7>
    SLICE_X14Y40.CIN     net (fanout=1)        0.082   sq_c_anim/Mcount_x_cy<7>
    SLICE_X14Y40.BMUX    Tcinb                 0.260   sq_a_x1<3>
                                                       sq_c_anim/Mcount_x_xor<9>
    SLICE_X15Y40.D1      net (fanout=1)        1.292   sq_c_anim/Mcount_x9
    SLICE_X15Y40.CLK     Tas                   0.322   sq_c_anim/x<9>
                                                       sq_c_anim/x_9_rstpot
                                                       sq_c_anim/x_9
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (1.826ns logic, 2.907ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sq_c_anim/x_9 (FF)
  Destination:          sq_c_anim/x_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.545ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sq_c_anim/x_9 to sq_c_anim/x_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.DQ      Tcko                  0.391   sq_c_anim/x<9>
                                                       sq_c_anim/x_9
    SLICE_X17Y38.A3      net (fanout=14)       1.190   sq_c_anim/x<9>
    SLICE_X17Y38.A       Tilo                  0.259   N4
                                                       sq_c_anim/x[11]_GND_5_o_LessThan_11_o_inv
    SLICE_X14Y38.AX      net (fanout=1)        0.411   sq_c_anim/x[11]_GND_5_o_LessThan_11_o_inv
    SLICE_X14Y38.COUT    Taxcy                 0.259   sq_c_anim/Mcount_x_cy<3>
                                                       sq_c_anim/Mcount_x_cy<3>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   sq_c_anim/Mcount_x_cy<3>
    SLICE_X14Y39.COUT    Tbyp                  0.076   sq_c_anim/Mcount_x_cy<7>
                                                       sq_c_anim/Mcount_x_cy<7>
    SLICE_X14Y40.CIN     net (fanout=1)        0.082   sq_c_anim/Mcount_x_cy<7>
    SLICE_X14Y40.BMUX    Tcinb                 0.260   sq_a_x1<3>
                                                       sq_c_anim/Mcount_x_xor<9>
    SLICE_X15Y40.D1      net (fanout=1)        1.292   sq_c_anim/Mcount_x9
    SLICE_X15Y40.CLK     Tas                   0.322   sq_c_anim/x<9>
                                                       sq_c_anim/x_9_rstpot
                                                       sq_c_anim/x_9
    -------------------------------------------------  ---------------------------
    Total                                      4.545ns (1.567ns logic, 2.978ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sq_c_anim/x_5 (FF)
  Destination:          sq_c_anim/x_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.493ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.231 - 0.245)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sq_c_anim/x_5 to sq_c_anim/x_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y39.CQ      Tcko                  0.391   sq_c_anim/x<6>
                                                       sq_c_anim/x_5
    SLICE_X17Y41.D4      net (fanout=12)       0.680   sq_c_anim/x<5>
    SLICE_X17Y41.D       Tilo                  0.259   N30
                                                       sq_c_anim/x[11]_GND_5_o_LessThan_11_o1_SW0
    SLICE_X14Y38.C2      net (fanout=2)        0.833   N30
    SLICE_X14Y38.COUT    Topcyc                0.295   sq_c_anim/Mcount_x_cy<3>
                                                       sq_c_anim/Mcount_x_lut<2>
                                                       sq_c_anim/Mcount_x_cy<3>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   sq_c_anim/Mcount_x_cy<3>
    SLICE_X14Y39.COUT    Tbyp                  0.076   sq_c_anim/Mcount_x_cy<7>
                                                       sq_c_anim/Mcount_x_cy<7>
    SLICE_X14Y40.CIN     net (fanout=1)        0.082   sq_c_anim/Mcount_x_cy<7>
    SLICE_X14Y40.BMUX    Tcinb                 0.260   sq_a_x1<3>
                                                       sq_c_anim/Mcount_x_xor<9>
    SLICE_X15Y40.D1      net (fanout=1)        1.292   sq_c_anim/Mcount_x9
    SLICE_X15Y40.CLK     Tas                   0.322   sq_c_anim/x<9>
                                                       sq_c_anim/x_9_rstpot
                                                       sq_c_anim/x_9
    -------------------------------------------------  ---------------------------
    Total                                      4.493ns (1.603ns logic, 2.890ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_4 (SLICE_X15Y39.B3), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_9 (FF)
  Destination:          sq_c_anim/x_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.637ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.231 - 0.253)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_9 to sq_c_anim/x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.CQ      Tcko                  0.408   display/h_count<9>
                                                       display/h_count_9
    SLICE_X19Y43.B2      net (fanout=12)       1.078   display/h_count<9>
    SLICE_X19Y43.B       Tilo                  0.259   display/o_animate
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X19Y43.A4      net (fanout=6)        0.462   N18
    SLICE_X19Y43.A       Tilo                  0.259   display/o_animate
                                                       display/o_animate
    SLICE_X15Y38.D4      net (fanout=17)       1.105   animate
    SLICE_X15Y38.D       Tilo                  0.259   sq_c_anim/x<2>
                                                       sq_c_anim/Mcount_x_val1
    SLICE_X15Y39.B3      net (fanout=5)        0.485   sq_c_anim/Mcount_x_val
    SLICE_X15Y39.CLK     Tas                   0.322   sq_c_anim/x<6>
                                                       sq_c_anim/x_4_rstpot
                                                       sq_c_anim/x_4
    -------------------------------------------------  ---------------------------
    Total                                      4.637ns (1.507ns logic, 3.130ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_9_1 (FF)
  Destination:          sq_c_anim/x_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_9_1 to sq_c_anim/x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.AQ      Tcko                  0.391   display/v_count_6_1
                                                       display/v_count_9_1
    SLICE_X19Y44.D4      net (fanout=1)        0.791   display/v_count_9_1
    SLICE_X19Y44.D       Tilo                  0.259   display/v_count_6_1
                                                       display/o_animate_SW0
    SLICE_X19Y43.A3      net (fanout=4)        0.468   N16
    SLICE_X19Y43.A       Tilo                  0.259   display/o_animate
                                                       display/o_animate
    SLICE_X15Y38.D4      net (fanout=17)       1.105   animate
    SLICE_X15Y38.D       Tilo                  0.259   sq_c_anim/x<2>
                                                       sq_c_anim/Mcount_x_val1
    SLICE_X15Y39.B3      net (fanout=5)        0.485   sq_c_anim/Mcount_x_val
    SLICE_X15Y39.CLK     Tas                   0.322   sq_c_anim/x<6>
                                                       sq_c_anim/x_4_rstpot
                                                       sq_c_anim/x_4
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.490ns logic, 2.849ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_1 (FF)
  Destination:          sq_c_anim/x_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.345ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.231 - 0.248)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_1 to sq_c_anim/x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y41.AQ      Tcko                  0.391   display/h_count<4>
                                                       display/h_count_1
    SLICE_X16Y44.B2      net (fanout=7)        0.913   display/h_count<1>
    SLICE_X16Y44.B       Tilo                  0.203   N44
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW1
    SLICE_X19Y43.A5      net (fanout=3)        0.408   N42
    SLICE_X19Y43.A       Tilo                  0.259   display/o_animate
                                                       display/o_animate
    SLICE_X15Y38.D4      net (fanout=17)       1.105   animate
    SLICE_X15Y38.D       Tilo                  0.259   sq_c_anim/x<2>
                                                       sq_c_anim/Mcount_x_val1
    SLICE_X15Y39.B3      net (fanout=5)        0.485   sq_c_anim/Mcount_x_val
    SLICE_X15Y39.CLK     Tas                   0.322   sq_c_anim/x<6>
                                                       sq_c_anim/x_4_rstpot
                                                       sq_c_anim/x_4
    -------------------------------------------------  ---------------------------
    Total                                      4.345ns (1.434ns logic, 2.911ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_3 (SLICE_X15Y39.A3), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_9 (FF)
  Destination:          sq_c_anim/x_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.629ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.231 - 0.253)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_9 to sq_c_anim/x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.CQ      Tcko                  0.408   display/h_count<9>
                                                       display/h_count_9
    SLICE_X19Y43.B2      net (fanout=12)       1.078   display/h_count<9>
    SLICE_X19Y43.B       Tilo                  0.259   display/o_animate
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X19Y43.A4      net (fanout=6)        0.462   N18
    SLICE_X19Y43.A       Tilo                  0.259   display/o_animate
                                                       display/o_animate
    SLICE_X15Y38.D4      net (fanout=17)       1.105   animate
    SLICE_X15Y38.D       Tilo                  0.259   sq_c_anim/x<2>
                                                       sq_c_anim/Mcount_x_val1
    SLICE_X15Y39.A3      net (fanout=5)        0.477   sq_c_anim/Mcount_x_val
    SLICE_X15Y39.CLK     Tas                   0.322   sq_c_anim/x<6>
                                                       sq_c_anim/x_3_rstpot
                                                       sq_c_anim/x_3
    -------------------------------------------------  ---------------------------
    Total                                      4.629ns (1.507ns logic, 3.122ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_9_1 (FF)
  Destination:          sq_c_anim/x_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.331ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_9_1 to sq_c_anim/x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.AQ      Tcko                  0.391   display/v_count_6_1
                                                       display/v_count_9_1
    SLICE_X19Y44.D4      net (fanout=1)        0.791   display/v_count_9_1
    SLICE_X19Y44.D       Tilo                  0.259   display/v_count_6_1
                                                       display/o_animate_SW0
    SLICE_X19Y43.A3      net (fanout=4)        0.468   N16
    SLICE_X19Y43.A       Tilo                  0.259   display/o_animate
                                                       display/o_animate
    SLICE_X15Y38.D4      net (fanout=17)       1.105   animate
    SLICE_X15Y38.D       Tilo                  0.259   sq_c_anim/x<2>
                                                       sq_c_anim/Mcount_x_val1
    SLICE_X15Y39.A3      net (fanout=5)        0.477   sq_c_anim/Mcount_x_val
    SLICE_X15Y39.CLK     Tas                   0.322   sq_c_anim/x<6>
                                                       sq_c_anim/x_3_rstpot
                                                       sq_c_anim/x_3
    -------------------------------------------------  ---------------------------
    Total                                      4.331ns (1.490ns logic, 2.841ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_1 (FF)
  Destination:          sq_c_anim/x_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.337ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.231 - 0.248)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_1 to sq_c_anim/x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y41.AQ      Tcko                  0.391   display/h_count<4>
                                                       display/h_count_1
    SLICE_X16Y44.B2      net (fanout=7)        0.913   display/h_count<1>
    SLICE_X16Y44.B       Tilo                  0.203   N44
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW1
    SLICE_X19Y43.A5      net (fanout=3)        0.408   N42
    SLICE_X19Y43.A       Tilo                  0.259   display/o_animate
                                                       display/o_animate
    SLICE_X15Y38.D4      net (fanout=17)       1.105   animate
    SLICE_X15Y38.D       Tilo                  0.259   sq_c_anim/x<2>
                                                       sq_c_anim/Mcount_x_val1
    SLICE_X15Y39.A3      net (fanout=5)        0.477   sq_c_anim/Mcount_x_val
    SLICE_X15Y39.CLK     Tas                   0.322   sq_c_anim/x<6>
                                                       sq_c_anim/x_3_rstpot
                                                       sq_c_anim/x_3
    -------------------------------------------------  ---------------------------
    Total                                      4.337ns (1.434ns logic, 2.903ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point display/v_count_3 (SLICE_X18Y44.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/v_count_3 (FF)
  Destination:          display/v_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: display/v_count_3 to display/v_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.DQ      Tcko                  0.200   display/v_count<3>
                                                       display/v_count_3
    SLICE_X18Y44.D6      net (fanout=11)       0.042   display/v_count<3>
    SLICE_X18Y44.CLK     Tah         (-Th)    -0.190   display/v_count<3>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT41
                                                       display/v_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.390ns logic, 0.042ns route)
                                                       (90.3% logic, 9.7% route)

--------------------------------------------------------------------------------

Paths for end point cnt_13 (SLICE_X19Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_13 (FF)
  Destination:          cnt_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_13 to cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y38.AQ      Tcko                  0.198   cnt_15
                                                       cnt_13
    SLICE_X19Y38.A6      net (fanout=2)        0.023   cnt_13
    SLICE_X19Y38.CLK     Tah         (-Th)    -0.215   cnt_15
                                                       Madd_n0069_xor<14>11_INV_0
                                                       cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point display/h_count_4 (SLICE_X19Y41.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/h_count_4 (FF)
  Destination:          display/h_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: display/h_count_4 to display/h_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y41.DQ      Tcko                  0.198   display/h_count<4>
                                                       display/h_count_4
    SLICE_X19Y41.D6      net (fanout=5)        0.031   display/h_count<4>
    SLICE_X19Y41.CLK     Tah         (-Th)    -0.215   display/h_count<4>
                                                       display/h_count_4_rstpot
                                                       display/h_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sq_a_anim/x<2>/CLK
  Logical resource: sq_a_anim/x_0/CK
  Location pin: SLICE_X18Y37.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sq_a_anim/x<2>/CLK
  Logical resource: sq_a_anim/x_1/CK
  Location pin: SLICE_X18Y37.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.782|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3201 paths, 0 nets, and 612 connections

Design statistics:
   Minimum period:   4.782ns{1}   (Maximum frequency: 209.118MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 14 16:34:23 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



