5 14 101 4 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (rshift4.vcd) 2 -o (rshift4.cdd) 2 -v (rshift4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 rshift4.v 10 29 1
2 1 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 12 107000b 1 0 64 0 65 17 0 ffffffff 0 0 88888888 0 0 ffffffff 0 0 8888888 0 0 1 0 0 1 0
4 1 1 0 0 14
3 1 main.u$0 "main.u$0" 0 rshift4.v 14 18 1
2 2 15 5004a 1 0 21000 0 0 65 16 aaaaaaaa 66666666 aaaaaaaa 66666666 1 0
2 3 15 10001 0 1 1410 0 0 65 1 a
2 4 15 1004a 1 37 12 2 3
2 5 16 20002 1 0 1008 0 0 32 48 5 0
2 6 16 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 17 a000a 1 0 1008 0 0 32 48 1 0
2 8 17 50005 1 1 1010 0 0 65 1 a
2 9 17 5000a 1 10 1010 7 8 65 18 0 ffffffff 88888888 44444444 0 0 0 ffffffff 8888888 c4444444 0 0 0 1 1 0 0 0
2 10 17 10001 0 1 1410 0 0 65 1 a
2 11 17 1000a 1 37 32 9 10
4 11 0 0 0 17
4 6 0 11 0 16
4 4 11 6 6 15
3 1 main.u$1 "main.u$1" 0 rshift4.v 20 27 1
