// Library - final_project, Cell - AREG, View - schematic
// LAST TIME SAVED: Nov 24 20:13:58 2019
// NETLIST TIME: Nov 27 20:14:53 2019
`timescale 1ns / 1ps 

`worklib final_project
`view schematic

(* cds_ams_schematic *) 
(* dfII_lib="final_project", dfII_cell="AREG", dfII_view="schematic", worklib_name="final_project", view_name="schematic", last_save_time="Nov 24 20:13:58 2019" *)

module AREG (VDDA, VBAT, VSS, VREF);

output  VDDA;

inout  VBAT, VSS;

input  VREF;


endmodule
