Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 27 16:25:06 2023
| Host         : T7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file shell_check_timing_summary_routed.rpt -pb shell_check_timing_summary_routed.pb -rpx shell_check_timing_summary_routed.rpx -warn_on_violation
| Design       : shell_check
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: DUT_PB_4Hz/DUT_CLK_4Hz/clk_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.153        0.000                      0                   52        0.208        0.000                      0                   52        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_100m  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100m            5.153        0.000                      0                   52        0.208        0.000                      0                   52        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100m
  To Clock:  clk_100m

Setup :            0  Failing Endpoints,  Worst Slack        5.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.828ns (19.502%)  route 3.418ns (80.498%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/Q
                         net (fo=2, routed)           1.162     6.946    DUT_PB_4Hz/DUT_CLK_4Hz/count[20]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.124     7.070 f  DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_4/O
                         net (fo=1, routed)           0.943     8.013    DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_4_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.124     8.137 f  DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_2/O
                         net (fo=3, routed)           0.488     8.625    DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_2_n_0
    SLICE_X1Y96          LUT2 (Prop_lut2_I1_O)        0.124     8.749 r  DUT_PB_4Hz/DUT_CLK_4Hz/count[25]_i_1/O
                         net (fo=25, routed)          0.826     9.575    DUT_PB_4Hz/DUT_CLK_4Hz/clk_o
    SLICE_X0Y100         FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[21]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.728    DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.828ns (19.502%)  route 3.418ns (80.498%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/Q
                         net (fo=2, routed)           1.162     6.946    DUT_PB_4Hz/DUT_CLK_4Hz/count[20]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.124     7.070 f  DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_4/O
                         net (fo=1, routed)           0.943     8.013    DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_4_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.124     8.137 f  DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_2/O
                         net (fo=3, routed)           0.488     8.625    DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_2_n_0
    SLICE_X1Y96          LUT2 (Prop_lut2_I1_O)        0.124     8.749 r  DUT_PB_4Hz/DUT_CLK_4Hz/count[25]_i_1/O
                         net (fo=25, routed)          0.826     9.575    DUT_PB_4Hz/DUT_CLK_4Hz/clk_o
    SLICE_X0Y100         FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[22]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.728    DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.828ns (19.502%)  route 3.418ns (80.498%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/Q
                         net (fo=2, routed)           1.162     6.946    DUT_PB_4Hz/DUT_CLK_4Hz/count[20]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.124     7.070 f  DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_4/O
                         net (fo=1, routed)           0.943     8.013    DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_4_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.124     8.137 f  DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_2/O
                         net (fo=3, routed)           0.488     8.625    DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_2_n_0
    SLICE_X1Y96          LUT2 (Prop_lut2_I1_O)        0.124     8.749 r  DUT_PB_4Hz/DUT_CLK_4Hz/count[25]_i_1/O
                         net (fo=25, routed)          0.826     9.575    DUT_PB_4Hz/DUT_CLK_4Hz/clk_o
    SLICE_X0Y100         FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[23]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.728    DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.828ns (19.502%)  route 3.418ns (80.498%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/Q
                         net (fo=2, routed)           1.162     6.946    DUT_PB_4Hz/DUT_CLK_4Hz/count[20]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.124     7.070 f  DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_4/O
                         net (fo=1, routed)           0.943     8.013    DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_4_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.124     8.137 f  DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_2/O
                         net (fo=3, routed)           0.488     8.625    DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_2_n_0
    SLICE_X1Y96          LUT2 (Prop_lut2_I1_O)        0.124     8.749 r  DUT_PB_4Hz/DUT_CLK_4Hz/count[25]_i_1/O
                         net (fo=25, routed)          0.826     9.575    DUT_PB_4Hz/DUT_CLK_4Hz/clk_o
    SLICE_X0Y100         FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[24]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.728    DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.828ns (20.699%)  route 3.172ns (79.301%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/Q
                         net (fo=2, routed)           1.162     6.946    DUT_PB_4Hz/DUT_CLK_4Hz/count[20]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.124     7.070 f  DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_4/O
                         net (fo=1, routed)           0.943     8.013    DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_4_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.124     8.137 f  DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_2/O
                         net (fo=3, routed)           0.488     8.625    DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_2_n_0
    SLICE_X1Y96          LUT2 (Prop_lut2_I1_O)        0.124     8.749 r  DUT_PB_4Hz/DUT_CLK_4Hz/count[25]_i_1/O
                         net (fo=25, routed)          0.580     9.329    DUT_PB_4Hz/DUT_CLK_4Hz/clk_o
    SLICE_X0Y101         FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[25]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_R)       -0.429    14.728    DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.828ns (20.292%)  route 3.253ns (79.708%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/Q
                         net (fo=2, routed)           1.162     6.946    DUT_PB_4Hz/DUT_CLK_4Hz/count[20]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.124     7.070 f  DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_4/O
                         net (fo=1, routed)           0.943     8.013    DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_4_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.124     8.137 f  DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_2/O
                         net (fo=3, routed)           0.488     8.625    DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_2_n_0
    SLICE_X1Y96          LUT2 (Prop_lut2_I1_O)        0.124     8.749 r  DUT_PB_4Hz/DUT_CLK_4Hz/count[25]_i_1/O
                         net (fo=25, routed)          0.661     9.409    DUT_PB_4Hz/DUT_CLK_4Hz/clk_o
    SLICE_X0Y96          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.605    15.028    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[5]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.429    14.838    DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.828ns (20.292%)  route 3.253ns (79.708%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/Q
                         net (fo=2, routed)           1.162     6.946    DUT_PB_4Hz/DUT_CLK_4Hz/count[20]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.124     7.070 f  DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_4/O
                         net (fo=1, routed)           0.943     8.013    DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_4_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.124     8.137 f  DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_2/O
                         net (fo=3, routed)           0.488     8.625    DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_2_n_0
    SLICE_X1Y96          LUT2 (Prop_lut2_I1_O)        0.124     8.749 r  DUT_PB_4Hz/DUT_CLK_4Hz/count[25]_i_1/O
                         net (fo=25, routed)          0.661     9.409    DUT_PB_4Hz/DUT_CLK_4Hz/clk_o
    SLICE_X0Y96          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.605    15.028    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[6]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.429    14.838    DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.828ns (20.292%)  route 3.253ns (79.708%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/Q
                         net (fo=2, routed)           1.162     6.946    DUT_PB_4Hz/DUT_CLK_4Hz/count[20]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.124     7.070 f  DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_4/O
                         net (fo=1, routed)           0.943     8.013    DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_4_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.124     8.137 f  DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_2/O
                         net (fo=3, routed)           0.488     8.625    DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_2_n_0
    SLICE_X1Y96          LUT2 (Prop_lut2_I1_O)        0.124     8.749 r  DUT_PB_4Hz/DUT_CLK_4Hz/count[25]_i_1/O
                         net (fo=25, routed)          0.661     9.409    DUT_PB_4Hz/DUT_CLK_4Hz/clk_o
    SLICE_X0Y96          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.605    15.028    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[7]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.429    14.838    DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.828ns (20.292%)  route 3.253ns (79.708%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/Q
                         net (fo=2, routed)           1.162     6.946    DUT_PB_4Hz/DUT_CLK_4Hz/count[20]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.124     7.070 f  DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_4/O
                         net (fo=1, routed)           0.943     8.013    DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_4_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.124     8.137 f  DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_2/O
                         net (fo=3, routed)           0.488     8.625    DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_2_n_0
    SLICE_X1Y96          LUT2 (Prop_lut2_I1_O)        0.124     8.749 r  DUT_PB_4Hz/DUT_CLK_4Hz/count[25]_i_1/O
                         net (fo=25, routed)          0.661     9.409    DUT_PB_4Hz/DUT_CLK_4Hz/clk_o
    SLICE_X0Y96          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.605    15.028    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[8]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.429    14.838    DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.828ns (20.207%)  route 3.270ns (79.793%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[20]/Q
                         net (fo=2, routed)           1.162     6.946    DUT_PB_4Hz/DUT_CLK_4Hz/count[20]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.124     7.070 f  DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_4/O
                         net (fo=1, routed)           0.943     8.013    DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_4_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.124     8.137 f  DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_2/O
                         net (fo=3, routed)           0.488     8.625    DUT_PB_4Hz/DUT_CLK_4Hz/count[0]_i_2_n_0
    SLICE_X1Y96          LUT2 (Prop_lut2_I1_O)        0.124     8.749 r  DUT_PB_4Hz/DUT_CLK_4Hz/count[25]_i_1/O
                         net (fo=25, routed)          0.678     9.426    DUT_PB_4Hz/DUT_CLK_4Hz/clk_o
    SLICE_X0Y99          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.606    15.029    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/C
                         clock pessimism              0.300    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429    14.864    DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.392ns (67.558%)  route 0.188ns (32.442%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.188     1.853    DUT_PB_4Hz/DUT_CLK_4Hz/count[17]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.050 r  DUT_PB_4Hz/DUT_CLK_4Hz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.051    DUT_PB_4Hz/DUT_CLK_4Hz/count0_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.105 r  DUT_PB_4Hz/DUT_CLK_4Hz/count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.105    DUT_PB_4Hz/DUT_CLK_4Hz/data0[21]
    SLICE_X0Y100         FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[21]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.403ns (68.162%)  route 0.188ns (31.838%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.188     1.853    DUT_PB_4Hz/DUT_CLK_4Hz/count[17]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.050 r  DUT_PB_4Hz/DUT_CLK_4Hz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.051    DUT_PB_4Hz/DUT_CLK_4Hz/count0_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.116 r  DUT_PB_4Hz/DUT_CLK_4Hz/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.116    DUT_PB_4Hz/DUT_CLK_4Hz/data0[23]
    SLICE_X0Y100         FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[23]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.428ns (69.453%)  route 0.188ns (30.547%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.188     1.853    DUT_PB_4Hz/DUT_CLK_4Hz/count[17]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.050 r  DUT_PB_4Hz/DUT_CLK_4Hz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.051    DUT_PB_4Hz/DUT_CLK_4Hz/count0_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.141 r  DUT_PB_4Hz/DUT_CLK_4Hz/count0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.141    DUT_PB_4Hz/DUT_CLK_4Hz/data0[22]
    SLICE_X0Y100         FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[22]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.428ns (69.453%)  route 0.188ns (30.547%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.188     1.853    DUT_PB_4Hz/DUT_CLK_4Hz/count[17]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.050 r  DUT_PB_4Hz/DUT_CLK_4Hz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.051    DUT_PB_4Hz/DUT_CLK_4Hz/count0_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.141 r  DUT_PB_4Hz/DUT_CLK_4Hz/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.141    DUT_PB_4Hz/DUT_CLK_4Hz/data0[24]
    SLICE_X0Y100         FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[24]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.431ns (69.601%)  route 0.188ns (30.399%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.188     1.853    DUT_PB_4Hz/DUT_CLK_4Hz/count[17]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.050 r  DUT_PB_4Hz/DUT_CLK_4Hz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.051    DUT_PB_4Hz/DUT_CLK_4Hz/count0_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.090 r  DUT_PB_4Hz/DUT_CLK_4Hz/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.090    DUT_PB_4Hz/DUT_CLK_4Hz/count0_carry__4_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.144 r  DUT_PB_4Hz/DUT_CLK_4Hz/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.144    DUT_PB_4Hz/DUT_CLK_4Hz/data0[25]
    SLICE_X0Y101         FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[25]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DUT_PB_4Hz/DUT_CLK_4Hz/clk_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_PB_4Hz/DUT_CLK_4Hz/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.604     1.523    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/clk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  DUT_PB_4Hz/DUT_CLK_4Hz/clk_o_reg/Q
                         net (fo=3, routed)           0.168     1.833    DUT_PB_4Hz/DUT_CLK_4Hz/clk
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     1.878 r  DUT_PB_4Hz/DUT_CLK_4Hz/clk_o_i_1/O
                         net (fo=1, routed)           0.000     1.878    DUT_PB_4Hz/DUT_CLK_4Hz/clk_o_i_1_n_0
    SLICE_X1Y96          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.877     2.042    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/clk_o_reg/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.091     1.614    DUT_PB_4Hz/DUT_CLK_4Hz/clk_o_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.604     1.523    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[1]/Q
                         net (fo=2, routed)           0.184     1.848    DUT_PB_4Hz/DUT_CLK_4Hz/count[1]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.963 r  DUT_PB_4Hz/DUT_CLK_4Hz/count0_carry/O[0]
                         net (fo=1, routed)           0.000     1.963    DUT_PB_4Hz/DUT_CLK_4Hz/data0[1]
    SLICE_X0Y95          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.877     2.042    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[1]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[13]/Q
                         net (fo=2, routed)           0.188     1.853    DUT_PB_4Hz/DUT_CLK_4Hz/count[13]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.968 r  DUT_PB_4Hz/DUT_CLK_4Hz/count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.968    DUT_PB_4Hz/DUT_CLK_4Hz/data0[13]
    SLICE_X0Y98          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[13]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.105     1.629    DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.188     1.853    DUT_PB_4Hz/DUT_CLK_4Hz/count[17]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.968 r  DUT_PB_4Hz/DUT_CLK_4Hz/count0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.968    DUT_PB_4Hz/DUT_CLK_4Hz/data0[17]
    SLICE_X0Y99          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.105     1.629    DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.604     1.523    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[5]/Q
                         net (fo=2, routed)           0.188     1.852    DUT_PB_4Hz/DUT_CLK_4Hz/count[5]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.967 r  DUT_PB_4Hz/DUT_CLK_4Hz/count0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.967    DUT_PB_4Hz/DUT_CLK_4Hz/data0[5]
    SLICE_X0Y96          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.877     2.042    DUT_PB_4Hz/DUT_CLK_4Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[5]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.339    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     DUT_PB_4Hz/DUT_CLK_4Hz/clk_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     DUT_PB_4Hz/DUT_CLK_4Hz/clk_o_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     DUT_PB_4Hz/DUT_CLK_4Hz/clk_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     DUT_PB_4Hz/DUT_CLK_4Hz/count_reg[17]/C



