// Seed: 443963001
module module_0 ();
  always @(posedge id_1) begin
    id_1[1] += 1 <= 1;
    disable id_2;
  end
endmodule
module module_1;
  assign id_1 = 1;
  assign id_1 = 1'h0 ^ 1;
  tri id_2;
  assign id_2 = 1;
  always @(negedge id_1) #1;
  module_0();
endmodule
module module_2 (
    input uwire id_0,
    output tri id_1,
    input tri1 id_2,
    output supply1 id_3
);
  always begin
    if ((id_2) | id_2 == id_2) id_3 = 1'b0;
  end
  module_0();
endmodule
