{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1765081192790 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab6 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"lab6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1765081192833 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765081192864 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765081192864 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1765081192989 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1765081192989 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765081193645 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765081193645 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1765081193645 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 7349 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1765081193645 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 7350 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1765081193645 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 7351 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1765081193645 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1765081193645 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "130 130 " "No exact pin location assignment(s) for 130 pins of 130 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[31\] " "Pin ALUresult\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[31] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[30\] " "Pin ALUresult\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[30] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[29\] " "Pin ALUresult\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[29] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[28\] " "Pin ALUresult\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[28] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[27\] " "Pin ALUresult\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[27] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[26\] " "Pin ALUresult\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[26] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[25\] " "Pin ALUresult\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[25] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[24\] " "Pin ALUresult\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[24] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[23\] " "Pin ALUresult\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[23] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[22\] " "Pin ALUresult\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[22] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[21\] " "Pin ALUresult\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[21] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[20\] " "Pin ALUresult\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[20] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[19\] " "Pin ALUresult\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[19] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[18\] " "Pin ALUresult\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[18] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[17\] " "Pin ALUresult\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[17] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[16\] " "Pin ALUresult\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[16] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[15\] " "Pin ALUresult\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[15] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[14\] " "Pin ALUresult\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[14] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[13\] " "Pin ALUresult\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[13] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[12\] " "Pin ALUresult\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[12] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[11\] " "Pin ALUresult\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[11] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[10\] " "Pin ALUresult\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[10] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[9\] " "Pin ALUresult\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[9] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[8\] " "Pin ALUresult\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[8] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[7\] " "Pin ALUresult\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[7] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[6\] " "Pin ALUresult\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[6] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[5\] " "Pin ALUresult\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[5] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[4\] " "Pin ALUresult\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[4] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[3\] " "Pin ALUresult\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[3] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[2\] " "Pin ALUresult\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[2] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[1\] " "Pin ALUresult\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[1] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUresult\[0\] " "Pin ALUresult\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUresult[0] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 584 2584 2760 600 "ALUresult" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUresult[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[31\] " "Pin Instruction_o\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[31] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[30\] " "Pin Instruction_o\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[30] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[29\] " "Pin Instruction_o\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[29] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[28\] " "Pin Instruction_o\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[28] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[27\] " "Pin Instruction_o\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[27] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[26\] " "Pin Instruction_o\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[26] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[25\] " "Pin Instruction_o\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[25] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[24\] " "Pin Instruction_o\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[24] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[23\] " "Pin Instruction_o\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[23] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[22\] " "Pin Instruction_o\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[22] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[21\] " "Pin Instruction_o\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[21] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[20\] " "Pin Instruction_o\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[20] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[19\] " "Pin Instruction_o\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[19] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[18\] " "Pin Instruction_o\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[18] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[17\] " "Pin Instruction_o\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[17] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[16\] " "Pin Instruction_o\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[16] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[15\] " "Pin Instruction_o\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[15] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[14\] " "Pin Instruction_o\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[14] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[13\] " "Pin Instruction_o\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[13] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[12\] " "Pin Instruction_o\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[12] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[11\] " "Pin Instruction_o\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[11] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[10\] " "Pin Instruction_o\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[10] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[9\] " "Pin Instruction_o\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[9] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[8\] " "Pin Instruction_o\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[8] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[7\] " "Pin Instruction_o\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[7] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[6\] " "Pin Instruction_o\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[6] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[5\] " "Pin Instruction_o\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[5] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[4\] " "Pin Instruction_o\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[4] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[3\] " "Pin Instruction_o\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[3] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[2\] " "Pin Instruction_o\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[2] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[1\] " "Pin Instruction_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[1] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_o\[0\] " "Pin Instruction_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_o[0] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 704 488 679 720 "Instruction_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[31\] " "Pin PC_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[31] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[30\] " "Pin PC_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[30] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[29\] " "Pin PC_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[29] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[28\] " "Pin PC_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[28] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[27\] " "Pin PC_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[27] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[26\] " "Pin PC_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[26] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[25\] " "Pin PC_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[25] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[24\] " "Pin PC_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[24] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[23\] " "Pin PC_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[23] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[22\] " "Pin PC_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[22] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[21\] " "Pin PC_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[21] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[20\] " "Pin PC_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[20] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[19\] " "Pin PC_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[19] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[18\] " "Pin PC_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[18] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[17\] " "Pin PC_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[17] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[16\] " "Pin PC_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[16] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[15\] " "Pin PC_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[15] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[14\] " "Pin PC_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[14] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[13\] " "Pin PC_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[13] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[12\] " "Pin PC_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[12] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[11\] " "Pin PC_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[11] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[10\] " "Pin PC_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[10] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[9\] " "Pin PC_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[9] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[8\] " "Pin PC_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[8] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[7\] " "Pin PC_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[7] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[6\] " "Pin PC_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[6] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[5\] " "Pin PC_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[5] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[4\] " "Pin PC_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[4] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[3\] " "Pin PC_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[3] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[2\] " "Pin PC_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[2] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[1\] " "Pin PC_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[1] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[0\] " "Pin PC_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[0] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 592 176 352 608 "PC_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[31\] " "Pin WriteData\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[31] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[30\] " "Pin WriteData\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[30] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[29\] " "Pin WriteData\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[29] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[28\] " "Pin WriteData\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[28] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[27\] " "Pin WriteData\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[27] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[26\] " "Pin WriteData\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[26] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[25\] " "Pin WriteData\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[25] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[24\] " "Pin WriteData\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[24] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[23\] " "Pin WriteData\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[23] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[22\] " "Pin WriteData\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[22] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[21\] " "Pin WriteData\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[21] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[20\] " "Pin WriteData\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[20] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[19\] " "Pin WriteData\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[19] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[18\] " "Pin WriteData\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[18] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[17\] " "Pin WriteData\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[17] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[16\] " "Pin WriteData\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[16] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[15\] " "Pin WriteData\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[15] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[14\] " "Pin WriteData\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[14] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3333 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[13\] " "Pin WriteData\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[13] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3334 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[12\] " "Pin WriteData\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[12] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3335 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[11\] " "Pin WriteData\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[11] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3336 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[10\] " "Pin WriteData\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[10] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3337 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[9\] " "Pin WriteData\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[9] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3338 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[8\] " "Pin WriteData\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[8] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3339 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[7\] " "Pin WriteData\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[7] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3340 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[6\] " "Pin WriteData\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[6] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3341 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[5\] " "Pin WriteData\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[5] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[4\] " "Pin WriteData\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[4] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[3\] " "Pin WriteData\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[3] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[2\] " "Pin WriteData\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[2] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[1\] " "Pin WriteData\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[1] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[0\] " "Pin WriteData\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[0] } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 696 3808 3985 712 "WriteData" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Pin Reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reset } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 496 -160 8 512 "Reset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 1160 -240 -72 1176 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765081193817 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1765081193817 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu_pipeline.sdc " "Reading SDC File: 'cpu_pipeline.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1765081194129 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1765081194176 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1765081194176 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1765081194176 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      clk_sys " "  10.000      clk_sys" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1765081194176 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1765081194176 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "CLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Promoted node CLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765081194379 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 1160 -240 -72 1176 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3348 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765081194379 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node Reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765081194379 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reset } } } { "CPU_pipeline.bdf" "" { Schematic "D:/CE118/lab6/lab6/CPU_pipeline.bdf" { { 496 -160 8 512 "Reset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CE118/lab6/lab6/" { { 0 { 0 ""} 0 3349 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765081194379 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1765081194707 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765081194723 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765081194723 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765081194723 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765081194723 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1765081194738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1765081194738 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1765081194738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1765081194848 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1765081194848 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1765081194848 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "128 unused 3.3V 0 128 0 " "Number of I/O pins in group: 128 (unused VREF, 3.3V VCCIO, 0 input, 128 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1765081194848 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1765081194848 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1765081194848 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1765081194848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1765081194848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1765081194848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1765081194848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1765081194848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1765081194848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1765081194848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1765081194848 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1765081194848 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1765081194848 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1765081194941 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1765081195691 ""}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|CPU_pipeline\|Reset~clkctrl " "Asynchronous signal \|CPU_pipeline\|Reset~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1765081195722 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1765081195722 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "1 0 " "Found 1 asynchronous signals of which 0 will be pipelined" {  } {  } 0 128018 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "Quartus II" 0 -1 1765081195722 ""}  } {  } 0 128016 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "Fitter" 0 -1 1765081195722 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "Fitter" 0 -1 1765081195738 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1765081195754 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 2167 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 2167 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1765081198202 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1765081198202 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1765081199217 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1765081199217 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1765081202900 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:08 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:08" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1765081203259 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765081203290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1765081205618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765081207352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1765081207383 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1765081214435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765081214435 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1765081214466 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1765081214872 ""}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 128027 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "Fitter" 0 -1 1765081214919 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "Fitter" 0 -1 1765081214919 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1765081214919 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1417 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 1417 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1765081224595 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1765081224595 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1765081227860 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1765081227860 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1765081235394 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Starting physical synthesis algorithm fanout splitting" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1765081235394 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "fanout splitting 0 " "Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1765081235628 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:22 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:22" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1765081235972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1765081236425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "D:/CE118/lab6/lab6/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1765081238810 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1765081238810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765081241122 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.77 " "Total time spent on timing analysis during the Fitter is 4.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1765081241216 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765081241216 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "128 " "Found 128 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[31\] 0 " "Pin \"ALUresult\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[30\] 0 " "Pin \"ALUresult\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[29\] 0 " "Pin \"ALUresult\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[28\] 0 " "Pin \"ALUresult\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[27\] 0 " "Pin \"ALUresult\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[26\] 0 " "Pin \"ALUresult\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[25\] 0 " "Pin \"ALUresult\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[24\] 0 " "Pin \"ALUresult\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[23\] 0 " "Pin \"ALUresult\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[22\] 0 " "Pin \"ALUresult\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[21\] 0 " "Pin \"ALUresult\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[20\] 0 " "Pin \"ALUresult\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[19\] 0 " "Pin \"ALUresult\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[18\] 0 " "Pin \"ALUresult\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[17\] 0 " "Pin \"ALUresult\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[16\] 0 " "Pin \"ALUresult\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[15\] 0 " "Pin \"ALUresult\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[14\] 0 " "Pin \"ALUresult\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[13\] 0 " "Pin \"ALUresult\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[12\] 0 " "Pin \"ALUresult\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[11\] 0 " "Pin \"ALUresult\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[10\] 0 " "Pin \"ALUresult\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[9\] 0 " "Pin \"ALUresult\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[8\] 0 " "Pin \"ALUresult\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[7\] 0 " "Pin \"ALUresult\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[6\] 0 " "Pin \"ALUresult\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[5\] 0 " "Pin \"ALUresult\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[4\] 0 " "Pin \"ALUresult\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[3\] 0 " "Pin \"ALUresult\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[2\] 0 " "Pin \"ALUresult\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[1\] 0 " "Pin \"ALUresult\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUresult\[0\] 0 " "Pin \"ALUresult\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[31\] 0 " "Pin \"Instruction_o\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[30\] 0 " "Pin \"Instruction_o\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[29\] 0 " "Pin \"Instruction_o\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[28\] 0 " "Pin \"Instruction_o\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[27\] 0 " "Pin \"Instruction_o\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[26\] 0 " "Pin \"Instruction_o\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[25\] 0 " "Pin \"Instruction_o\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[24\] 0 " "Pin \"Instruction_o\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[23\] 0 " "Pin \"Instruction_o\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[22\] 0 " "Pin \"Instruction_o\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[21\] 0 " "Pin \"Instruction_o\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[20\] 0 " "Pin \"Instruction_o\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[19\] 0 " "Pin \"Instruction_o\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[18\] 0 " "Pin \"Instruction_o\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[17\] 0 " "Pin \"Instruction_o\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[16\] 0 " "Pin \"Instruction_o\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[15\] 0 " "Pin \"Instruction_o\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[14\] 0 " "Pin \"Instruction_o\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[13\] 0 " "Pin \"Instruction_o\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[12\] 0 " "Pin \"Instruction_o\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[11\] 0 " "Pin \"Instruction_o\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[10\] 0 " "Pin \"Instruction_o\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[9\] 0 " "Pin \"Instruction_o\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[8\] 0 " "Pin \"Instruction_o\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[7\] 0 " "Pin \"Instruction_o\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[6\] 0 " "Pin \"Instruction_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[5\] 0 " "Pin \"Instruction_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[4\] 0 " "Pin \"Instruction_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[3\] 0 " "Pin \"Instruction_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[2\] 0 " "Pin \"Instruction_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[1\] 0 " "Pin \"Instruction_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_o\[0\] 0 " "Pin \"Instruction_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[31\] 0 " "Pin \"PC_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[30\] 0 " "Pin \"PC_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[29\] 0 " "Pin \"PC_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[28\] 0 " "Pin \"PC_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[27\] 0 " "Pin \"PC_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[26\] 0 " "Pin \"PC_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[25\] 0 " "Pin \"PC_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[24\] 0 " "Pin \"PC_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[23\] 0 " "Pin \"PC_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[22\] 0 " "Pin \"PC_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[21\] 0 " "Pin \"PC_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[20\] 0 " "Pin \"PC_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[19\] 0 " "Pin \"PC_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[18\] 0 " "Pin \"PC_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[17\] 0 " "Pin \"PC_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[16\] 0 " "Pin \"PC_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[15\] 0 " "Pin \"PC_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[14\] 0 " "Pin \"PC_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[13\] 0 " "Pin \"PC_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[12\] 0 " "Pin \"PC_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[11\] 0 " "Pin \"PC_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[10\] 0 " "Pin \"PC_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[9\] 0 " "Pin \"PC_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[8\] 0 " "Pin \"PC_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[7\] 0 " "Pin \"PC_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[6\] 0 " "Pin \"PC_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[5\] 0 " "Pin \"PC_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[4\] 0 " "Pin \"PC_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[3\] 0 " "Pin \"PC_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[2\] 0 " "Pin \"PC_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[1\] 0 " "Pin \"PC_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[0\] 0 " "Pin \"PC_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[31\] 0 " "Pin \"WriteData\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[30\] 0 " "Pin \"WriteData\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[29\] 0 " "Pin \"WriteData\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[28\] 0 " "Pin \"WriteData\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[27\] 0 " "Pin \"WriteData\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[26\] 0 " "Pin \"WriteData\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[25\] 0 " "Pin \"WriteData\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[24\] 0 " "Pin \"WriteData\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[23\] 0 " "Pin \"WriteData\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[22\] 0 " "Pin \"WriteData\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[21\] 0 " "Pin \"WriteData\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[20\] 0 " "Pin \"WriteData\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[19\] 0 " "Pin \"WriteData\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[18\] 0 " "Pin \"WriteData\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[17\] 0 " "Pin \"WriteData\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[16\] 0 " "Pin \"WriteData\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[15\] 0 " "Pin \"WriteData\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[14\] 0 " "Pin \"WriteData\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[13\] 0 " "Pin \"WriteData\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[12\] 0 " "Pin \"WriteData\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[11\] 0 " "Pin \"WriteData\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[10\] 0 " "Pin \"WriteData\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[9\] 0 " "Pin \"WriteData\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[8\] 0 " "Pin \"WriteData\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[7\] 0 " "Pin \"WriteData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[6\] 0 " "Pin \"WriteData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[5\] 0 " "Pin \"WriteData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[4\] 0 " "Pin \"WriteData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[3\] 0 " "Pin \"WriteData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[2\] 0 " "Pin \"WriteData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[1\] 0 " "Pin \"WriteData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[0\] 0 " "Pin \"WriteData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1765081241298 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1765081241298 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765081242016 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765081242204 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765081243003 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765081243450 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1765081243700 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CE118/lab6/lab6/output_files/lab6.fit.smsg " "Generated suppressed messages file D:/CE118/lab6/lab6/output_files/lab6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1765081244138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4968 " "Peak virtual memory: 4968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765081244934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 07 11:20:44 2025 " "Processing ended: Sun Dec 07 11:20:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765081244934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765081244934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765081244934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765081244934 ""}
