\hypertarget{stm32h7xx__hal__rcc__ex_8h_source}{}\doxysection{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}
\label{stm32h7xx__hal__rcc__ex_8h_source}\index{C:/Users/User\_4/STM32CubeIDE/workspace\_1.10.1/ethernet\_UDB/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_rcc\_ex.h@{C:/Users/User\_4/STM32CubeIDE/workspace\_1.10.1/ethernet\_UDB/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_rcc\_ex.h}}
\mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{18 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{19 \textcolor{preprocessor}{\#ifndef STM32H7xx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{20 \textcolor{preprocessor}{\#define STM32H7xx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{21 }
\DoxyCodeLine{22 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{23  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{24 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{25 }
\DoxyCodeLine{26 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{27 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32h7xx__hal__def_8h}{stm32h7xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{28 }
\DoxyCodeLine{37 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{45 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{46 \{}
\DoxyCodeLine{47 }
\DoxyCodeLine{48   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a83eca8b6efcc48c2201fbe14e08e7422}{PLL2M}};       }
\DoxyCodeLine{51   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a762f17d416d8eb4077efbb4902f6ee0c}{PLL2N}};       }
\DoxyCodeLine{56   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_aa92b48cc78194ebefd09891c76d978d9}{PLL2P}};       }
\DoxyCodeLine{60   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a0390228752feb6154d24c930ecc5e77f}{PLL2Q}};        }
\DoxyCodeLine{63   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_adf7940e4bf0166ca23933077ab61ce0b}{PLL2R}};        }
\DoxyCodeLine{65   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a64e8a8643041abc8f6975b46f5bf23dd}{PLL2RGE}};      }
\DoxyCodeLine{67   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a31d2b90e692776de4068d1cced9529e9}{PLL2VCOSEL}};   }
\DoxyCodeLine{70   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_ab2038a39196a31cc9a4c5b70d048c6cc}{PLL2FRACN}};    }
\DoxyCodeLine{72 \}\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def}{RCC\_PLL2InitTypeDef}};}
\DoxyCodeLine{73 }
\DoxyCodeLine{77 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{78 \{}
\DoxyCodeLine{79 }
\DoxyCodeLine{80   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a5587c368ebacdc27205eb832c2f91af6}{PLL3M}};       }
\DoxyCodeLine{83   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a21a36271c6710b44403dbcfb419dc1fb}{PLL3N}};       }
\DoxyCodeLine{88   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_aae5e3f3fa4d08e1167cd4aaad2711f5a}{PLL3P}};       }
\DoxyCodeLine{92   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a9dd2986188104a0ef363cbc04c61ad0f}{PLL3Q}};        }
\DoxyCodeLine{95   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a3fd91d26d5651e1adccba173871475f5}{PLL3R}};        }
\DoxyCodeLine{97   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a67d78f132dc1414771190177e34165a2}{PLL3RGE}};      }
\DoxyCodeLine{99   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a83f1fbc4b616e3e344c574154ca96402}{PLL3VCOSEL}};   }
\DoxyCodeLine{102   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_ab3f92197f68d0959987e610a0e938f7b}{PLL3FRACN}};    }
\DoxyCodeLine{104 \}\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def}{RCC\_PLL3InitTypeDef}};}
\DoxyCodeLine{105 }
\DoxyCodeLine{109 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{110 \{}
\DoxyCodeLine{111   uint32\_t PLL1\_P\_Frequency;}
\DoxyCodeLine{112   uint32\_t PLL1\_Q\_Frequency;}
\DoxyCodeLine{113   uint32\_t PLL1\_R\_Frequency;}
\DoxyCodeLine{114 \}\mbox{\hyperlink{struct_p_l_l1___clocks_type_def}{PLL1\_ClocksTypeDef}};}
\DoxyCodeLine{115 }
\DoxyCodeLine{119 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{120 \{}
\DoxyCodeLine{121   uint32\_t PLL2\_P\_Frequency;}
\DoxyCodeLine{122   uint32\_t PLL2\_Q\_Frequency;}
\DoxyCodeLine{123   uint32\_t PLL2\_R\_Frequency;}
\DoxyCodeLine{124 \}\mbox{\hyperlink{struct_p_l_l2___clocks_type_def}{PLL2\_ClocksTypeDef}};}
\DoxyCodeLine{125 }
\DoxyCodeLine{129 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{130 \{}
\DoxyCodeLine{131   uint32\_t PLL3\_P\_Frequency;}
\DoxyCodeLine{132   uint32\_t PLL3\_Q\_Frequency;}
\DoxyCodeLine{133   uint32\_t PLL3\_R\_Frequency;}
\DoxyCodeLine{134 \}\mbox{\hyperlink{struct_p_l_l3___clocks_type_def}{PLL3\_ClocksTypeDef}};}
\DoxyCodeLine{135 }
\DoxyCodeLine{136 }
\DoxyCodeLine{140 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{141 \{}
\DoxyCodeLine{142   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}};   }
\DoxyCodeLine{145   \mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def}{RCC\_PLL2InitTypeDef}} \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}};        }
\DoxyCodeLine{148   \mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def}{RCC\_PLL3InitTypeDef}} \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}};        }
\DoxyCodeLine{151   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_add8b46eef0569a1b9af4af413da0b634}{FmcClockSelection}};     }
\DoxyCodeLine{154 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{155   uint32\_t QspiClockSelection;    }
\DoxyCodeLine{157 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{158 }
\DoxyCodeLine{159 \textcolor{preprocessor}{\#if defined(OCTOSPI1) || defined(OCTOSPI2)}}
\DoxyCodeLine{160   uint32\_t OspiClockSelection;    }
\DoxyCodeLine{162 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*(OCTOSPI1) || (OCTOSPI2)*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{163 }
\DoxyCodeLine{164 }
\DoxyCodeLine{165 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{166   uint32\_t DsiClockSelection;     }
\DoxyCodeLine{168 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{169 }
\DoxyCodeLine{170   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a174913c08c7f3bcda4f6a97edbe8628b}{SdmmcClockSelection}};    }
\DoxyCodeLine{173   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a051738051123d1e7e1e735eaf06d7fba}{CkperClockSelection}};   }
\DoxyCodeLine{176   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{Sai1ClockSelection}};     }
\DoxyCodeLine{179 \textcolor{preprocessor}{\#if defined(SAI3)}}
\DoxyCodeLine{180   uint32\_t Sai23ClockSelection;     }
\DoxyCodeLine{182 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{183 }
\DoxyCodeLine{184 \textcolor{preprocessor}{\#if defined(RCC\_CDCCIP1R\_SAI2ASEL)}}
\DoxyCodeLine{185   uint32\_t Sai2AClockSelection;     }
\DoxyCodeLine{187 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CDCCIP1R\_SAI2ASEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{188 }
\DoxyCodeLine{189 \textcolor{preprocessor}{\#if defined(RCC\_CDCCIP1R\_SAI2BSEL)}}
\DoxyCodeLine{190   uint32\_t Sai2BClockSelection;     }
\DoxyCodeLine{192 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CDCCIP1R\_SAI2BSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{193 }
\DoxyCodeLine{194   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a75f3b81f202c54a91c968759db0ecf6e}{Spi123ClockSelection}};     }
\DoxyCodeLine{197   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_abed3ec857e0ee216ac90a3287741035a}{Spi45ClockSelection}};     }
\DoxyCodeLine{200   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4d9395629c1c0acaab6e26d27bff767f}{SpdifrxClockSelection}};   }
\DoxyCodeLine{203   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a76b4f8efa54d7a59d686b8da6aab5e73}{Dfsdm1ClockSelection}};    }
\DoxyCodeLine{206 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{207   uint32\_t Dfsdm2ClockSelection;    }
\DoxyCodeLine{209 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM2\_BASE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{210 }
\DoxyCodeLine{211 \textcolor{preprocessor}{\#if defined(FDCAN1) || defined(FDCAN2)}}
\DoxyCodeLine{212   uint32\_t FdcanClockSelection;   }
\DoxyCodeLine{214 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*FDCAN1 || FDCAN2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{215 }
\DoxyCodeLine{216   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae302304bf47f553c65d3618d17f84e3b}{Swpmi1ClockSelection}};   }
\DoxyCodeLine{219   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aedaf6244b914e772dbd8fb5726952c30}{Usart234578ClockSelection}};   }
\DoxyCodeLine{222   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aa45c8166ee733dd26bd9278edbb23d23}{Usart16ClockSelection}};  }
\DoxyCodeLine{225    uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ad2ddb2fbd0dbfc86cc5ae6dfab26b195}{RngClockSelection}};      }
\DoxyCodeLine{228 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{229    uint32\_t I2c1235ClockSelection;  }
\DoxyCodeLine{231 \textcolor{preprocessor}{\#else }}
\DoxyCodeLine{232    uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a31e95932213f430767f8a3fa71b13c17}{I2c123ClockSelection}};   }
\DoxyCodeLine{234 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{235 }
\DoxyCodeLine{236   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4fc582af08e1d5123cb69df41a412777}{UsbClockSelection}};      }
\DoxyCodeLine{239   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6d9e430dc55e4e7875b3f7850a0def3c}{CecClockSelection}};     }
\DoxyCodeLine{242   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}{Lptim1ClockSelection}};   }
\DoxyCodeLine{245   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a85cccba6173592abc09b69859459de55}{Lpuart1ClockSelection}};  }
\DoxyCodeLine{248   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6a3119ef1737f9c82ef446ad74b3fd0e}{I2c4ClockSelection}};     }
\DoxyCodeLine{251   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a417ceec4819ae29f6b0cf9b455d985c4}{Lptim2ClockSelection}};   }
\DoxyCodeLine{254   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a2eb631fb934ebcd2a59e166582ade78c}{Lptim345ClockSelection}};   }
\DoxyCodeLine{257   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a28e358df2e95d000ccf4984cd14250e8}{AdcClockSelection}};      }
\DoxyCodeLine{259 \textcolor{preprocessor}{\#if defined(SAI4)}}
\DoxyCodeLine{260   uint32\_t Sai4AClockSelection;     }
\DoxyCodeLine{263   uint32\_t Sai4BClockSelection;     }
\DoxyCodeLine{265 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{266 }
\DoxyCodeLine{267   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae25171683fc9359e790357e8d49fd1b8}{Spi6ClockSelection}};     }
\DoxyCodeLine{270   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{RTCClockSelection}};      }
\DoxyCodeLine{273 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{274   uint32\_t Hrtim1ClockSelection;      }
\DoxyCodeLine{276 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HRTIM1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{277 }
\DoxyCodeLine{278   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ed872be022ac98c5443730c10dfc5c4}{TIMPresSelection}};       }
\DoxyCodeLine{280 \}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}};}
\DoxyCodeLine{281 }
\DoxyCodeLine{283 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{284 \textcolor{preprocessor}{\#define I2c123ClockSelection I2c1235ClockSelection}}
\DoxyCodeLine{285 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{286 \textcolor{preprocessor}{\#define I2c1235ClockSelection I2c123ClockSelection}}
\DoxyCodeLine{287 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{288 }
\DoxyCodeLine{289 }
\DoxyCodeLine{293 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{294 \{}
\DoxyCodeLine{295   uint32\_t \mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_affb82025da5b8d4a06e61f1690460f4d}{Prescaler}};             }
\DoxyCodeLine{298   uint32\_t \mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a8ce78da716e053d4aa5a8c972524f4ad}{Source}};                }
\DoxyCodeLine{301   uint32\_t \mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_aa8163c013b720459c0e6a92c84d5bef9}{Polarity}};              }
\DoxyCodeLine{304   uint32\_t \mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a670045cfad50e7e4b3a31c0119d6e4fd}{ReloadValue}};           }
\DoxyCodeLine{308   uint32\_t \mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a70e47ab67aa8deb615b77b4b120c5863}{ErrorLimitValue}};       }
\DoxyCodeLine{311   uint32\_t \mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a33d4291a43bf4a02c59e67c23d090c32}{HSI48CalibrationValue}}; }
\DoxyCodeLine{314 \}\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def}{RCC\_CRSInitTypeDef}};}
\DoxyCodeLine{315 }
\DoxyCodeLine{319 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{320 \{}
\DoxyCodeLine{321   uint32\_t \mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def_a670045cfad50e7e4b3a31c0119d6e4fd}{ReloadValue}};           }
\DoxyCodeLine{324   uint32\_t \mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def_a33d4291a43bf4a02c59e67c23d090c32}{HSI48CalibrationValue}}; }
\DoxyCodeLine{327   uint32\_t \mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def_a4daae605939159f7f1dd079c6cfe59a8}{FreqErrorCapture}};      }
\DoxyCodeLine{331   uint32\_t \mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def_a25a4c347bbdb1f1c8f6d977fc83a0817}{FreqErrorDirection}};    }
\DoxyCodeLine{336 \}\mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def}{RCC\_CRSSynchroInfoTypeDef}};}
\DoxyCodeLine{337 }
\DoxyCodeLine{343 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{352 \textcolor{preprocessor}{\#if defined(UART9) \&\& defined(USART10)}}
\DoxyCodeLine{353 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_USART16910       (0x00000001U)}}
\DoxyCodeLine{354 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_USART1           RCC\_PERIPHCLK\_USART16910}}
\DoxyCodeLine{355 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_USART6           RCC\_PERIPHCLK\_USART16910}}
\DoxyCodeLine{356 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_UART9            RCC\_PERIPHCLK\_USART16910}}
\DoxyCodeLine{357 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_USART10          RCC\_PERIPHCLK\_USART16910}}
\DoxyCodeLine{358 \textcolor{comment}{/*alias*/}}
\DoxyCodeLine{359 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_USART16          RCC\_PERIPHCLK\_USART16910}}
\DoxyCodeLine{360 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{361 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_USART16          (0x00000001U)}}
\DoxyCodeLine{362 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_USART1           RCC\_PERIPHCLK\_USART16}}
\DoxyCodeLine{363 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_USART6           RCC\_PERIPHCLK\_USART16}}
\DoxyCodeLine{364 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{365 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_USART16910       RCC\_PERIPHCLK\_USART16}}
\DoxyCodeLine{366 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART9 \&\& USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{367 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_USART234578      (0x00000002U)}}
\DoxyCodeLine{368 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_USART2           RCC\_PERIPHCLK\_USART234578}}
\DoxyCodeLine{369 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_USART3           RCC\_PERIPHCLK\_USART234578}}
\DoxyCodeLine{370 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_UART4            RCC\_PERIPHCLK\_USART234578}}
\DoxyCodeLine{371 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_UART5            RCC\_PERIPHCLK\_USART234578}}
\DoxyCodeLine{372 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_UART7            RCC\_PERIPHCLK\_USART234578}}
\DoxyCodeLine{373 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_UART8            RCC\_PERIPHCLK\_USART234578}}
\DoxyCodeLine{374 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_LPUART1          (0x00000004U)}}
\DoxyCodeLine{375 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{376 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2C1235          (0x00000008U)}}
\DoxyCodeLine{377 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2C1             RCC\_PERIPHCLK\_I2C1235}}
\DoxyCodeLine{378 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2C2             RCC\_PERIPHCLK\_I2C1235}}
\DoxyCodeLine{379 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2C3             RCC\_PERIPHCLK\_I2C1235}}
\DoxyCodeLine{380 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{381 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2C123           RCC\_PERIPHCLK\_I2C1235}}
\DoxyCodeLine{382 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{383 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2C123           (0x00000008U)}}
\DoxyCodeLine{384 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2C1             RCC\_PERIPHCLK\_I2C123}}
\DoxyCodeLine{385 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2C2             RCC\_PERIPHCLK\_I2C123}}
\DoxyCodeLine{386 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2C3             RCC\_PERIPHCLK\_I2C123}}
\DoxyCodeLine{387 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{388 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2C4             (0x00000010U)}}
\DoxyCodeLine{389 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{390 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2C5             RCC\_PERIPHCLK\_I2C1235}}
\DoxyCodeLine{391 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{392 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_LPTIM1           (0x00000020U)}}
\DoxyCodeLine{393 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_LPTIM2           (0x00000040U)}}
\DoxyCodeLine{394 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_LPTIM345         (0x00000080U)}}
\DoxyCodeLine{395 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_LPTIM3           RCC\_PERIPHCLK\_LPTIM345}}
\DoxyCodeLine{396 \textcolor{preprocessor}{\#if defined(LPTIM4)}}
\DoxyCodeLine{397 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_LPTIM4           RCC\_PERIPHCLK\_LPTIM345}}
\DoxyCodeLine{398 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{399 \textcolor{preprocessor}{\#if defined(LPTIM5)}}
\DoxyCodeLine{400 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_LPTIM5           RCC\_PERIPHCLK\_LPTIM345}}
\DoxyCodeLine{401 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{402 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SAI1             (0x00000100U)}}
\DoxyCodeLine{403 \textcolor{preprocessor}{\#if defined(SAI3)}}
\DoxyCodeLine{404 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SAI23            (0x00000200U)}}
\DoxyCodeLine{405 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SAI2             RCC\_PERIPHCLK\_SAI23}}
\DoxyCodeLine{406 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SAI3             RCC\_PERIPHCLK\_SAI23}}
\DoxyCodeLine{407 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{408 \textcolor{preprocessor}{\#if defined(RCC\_CDCCIP1R\_SAI2ASEL\_0)}}
\DoxyCodeLine{409 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SAI2A            (0x00000200U)}}
\DoxyCodeLine{410 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CDCCIP1R\_SAI2ASEL\_0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{411 \textcolor{preprocessor}{\#if defined(RCC\_CDCCIP1R\_SAI2BSEL\_0)}}
\DoxyCodeLine{412 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SAI2B            (0x00000400U)}}
\DoxyCodeLine{413 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CDCCIP1R\_SAI2BSEL\_0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{414 \textcolor{preprocessor}{\#if defined(SAI4)}}
\DoxyCodeLine{415 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SAI4A            (0x00000400U)}}
\DoxyCodeLine{416 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SAI4B            (0x00000800U)}}
\DoxyCodeLine{417 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{418 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SPI123           (0x00001000U)}}
\DoxyCodeLine{419 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SPI1             RCC\_PERIPHCLK\_SPI123}}
\DoxyCodeLine{420 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SPI2             RCC\_PERIPHCLK\_SPI123}}
\DoxyCodeLine{421 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SPI3             RCC\_PERIPHCLK\_SPI123}}
\DoxyCodeLine{422 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SPI45            (0x00002000U)}}
\DoxyCodeLine{423 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SPI4             RCC\_PERIPHCLK\_SPI45}}
\DoxyCodeLine{424 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SPI5             RCC\_PERIPHCLK\_SPI45}}
\DoxyCodeLine{425 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SPI6             (0x00004000U)}}
\DoxyCodeLine{426 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_FDCAN            (0x00008000U)}}
\DoxyCodeLine{427 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SDMMC            (0x00010000U)}}
\DoxyCodeLine{428 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_RNG              (0x00020000U)}}
\DoxyCodeLine{429 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_USB              (0x00040000U)}}
\DoxyCodeLine{430 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_ADC              (0x00080000U)}}
\DoxyCodeLine{431 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SWPMI1           (0x00100000U)}}
\DoxyCodeLine{432 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_DFSDM1           (0x00200000U)}}
\DoxyCodeLine{433 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{434 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_DFSDM2           (0x00000800U)}}
\DoxyCodeLine{435 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{436 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_RTC              (0x00400000U)}}
\DoxyCodeLine{437 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_CEC              (0x00800000U)}}
\DoxyCodeLine{438 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_FMC              (0x01000000U)}}
\DoxyCodeLine{439 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{440 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_QSPI             (0x02000000U)}}
\DoxyCodeLine{441 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{442 \textcolor{preprocessor}{\#if defined(OCTOSPI1) || defined(OCTOSPI2)}}
\DoxyCodeLine{443 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_OSPI             (0x02000000U)}}
\DoxyCodeLine{444 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined(OCTOSPI1) || defined(OCTOSPI2) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{445 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_DSI              (0x04000000U)}}
\DoxyCodeLine{446 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SPDIFRX          (0x08000000U)}}
\DoxyCodeLine{447 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{448 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_HRTIM1           (0x10000000U)}}
\DoxyCodeLine{449 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HRTIM1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{450 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{451 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_LTDC             (0x20000000U)}}
\DoxyCodeLine{452 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{453 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_TIM              (0x40000000U)}}
\DoxyCodeLine{454 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_CKPER            (0x80000000U)}}
\DoxyCodeLine{455 }
\DoxyCodeLine{464 \textcolor{preprocessor}{\#define RCC\_PLL2\_DIVP                RCC\_PLLCFGR\_DIVP2EN}}
\DoxyCodeLine{465 \textcolor{preprocessor}{\#define RCC\_PLL2\_DIVQ                RCC\_PLLCFGR\_DIVQ2EN}}
\DoxyCodeLine{466 \textcolor{preprocessor}{\#define RCC\_PLL2\_DIVR                RCC\_PLLCFGR\_DIVR2EN}}
\DoxyCodeLine{467 }
\DoxyCodeLine{475 \textcolor{preprocessor}{\#define RCC\_PLL3\_DIVP                RCC\_PLLCFGR\_DIVP3EN}}
\DoxyCodeLine{476 \textcolor{preprocessor}{\#define RCC\_PLL3\_DIVQ                RCC\_PLLCFGR\_DIVQ3EN}}
\DoxyCodeLine{477 \textcolor{preprocessor}{\#define RCC\_PLL3\_DIVR                RCC\_PLLCFGR\_DIVR3EN}}
\DoxyCodeLine{478 }
\DoxyCodeLine{486 \textcolor{preprocessor}{\#define RCC\_PLL2VCIRANGE\_0                RCC\_PLLCFGR\_PLL2RGE\_0        }}
\DoxyCodeLine{487 \textcolor{preprocessor}{\#define RCC\_PLL2VCIRANGE\_1                RCC\_PLLCFGR\_PLL2RGE\_1        }}
\DoxyCodeLine{488 \textcolor{preprocessor}{\#define RCC\_PLL2VCIRANGE\_2                RCC\_PLLCFGR\_PLL2RGE\_2        }}
\DoxyCodeLine{489 \textcolor{preprocessor}{\#define RCC\_PLL2VCIRANGE\_3                RCC\_PLLCFGR\_PLL2RGE\_3        }}
\DoxyCodeLine{499 \textcolor{preprocessor}{\#define RCC\_PLL2VCOWIDE                 (0x00000000U)}}
\DoxyCodeLine{500 \textcolor{preprocessor}{\#define RCC\_PLL2VCOMEDIUM               RCC\_PLLCFGR\_PLL2VCOSEL}}
\DoxyCodeLine{501 }
\DoxyCodeLine{509 \textcolor{preprocessor}{\#define RCC\_PLL3VCIRANGE\_0                RCC\_PLLCFGR\_PLL3RGE\_0         }}
\DoxyCodeLine{510 \textcolor{preprocessor}{\#define RCC\_PLL3VCIRANGE\_1                RCC\_PLLCFGR\_PLL3RGE\_1         }}
\DoxyCodeLine{511 \textcolor{preprocessor}{\#define RCC\_PLL3VCIRANGE\_2                RCC\_PLLCFGR\_PLL3RGE\_2         }}
\DoxyCodeLine{512 \textcolor{preprocessor}{\#define RCC\_PLL3VCIRANGE\_3                RCC\_PLLCFGR\_PLL3RGE\_3         }}
\DoxyCodeLine{522 \textcolor{preprocessor}{\#define RCC\_PLL3VCOWIDE                 (0x00000000U)}}
\DoxyCodeLine{523 \textcolor{preprocessor}{\#define RCC\_PLL3VCOMEDIUM               RCC\_PLLCFGR\_PLL3VCOSEL}}
\DoxyCodeLine{524 }
\DoxyCodeLine{532 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_USART16SEL)}}
\DoxyCodeLine{533 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_D2PCLK2    (0x00000000U)}}
\DoxyCodeLine{534 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{535 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_PCLK2        RCC\_USART16CLKSOURCE\_D2PCLK2}}
\DoxyCodeLine{536 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_PLL2         RCC\_D2CCIP2R\_USART16SEL\_0}}
\DoxyCodeLine{537 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_PLL3         RCC\_D2CCIP2R\_USART16SEL\_1}}
\DoxyCodeLine{538 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_HSI         (RCC\_D2CCIP2R\_USART16SEL\_0 | RCC\_D2CCIP2R\_USART16SEL\_1)}}
\DoxyCodeLine{539 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_CSI          RCC\_D2CCIP2R\_USART16SEL\_2}}
\DoxyCodeLine{540 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_LSE         (RCC\_D2CCIP2R\_USART16SEL\_0 | RCC\_D2CCIP2R\_USART16SEL\_2)}}
\DoxyCodeLine{541 }
\DoxyCodeLine{542 \textcolor{preprocessor}{\#elif defined(RCC\_CDCCIP2R\_USART16910SEL)}}
\DoxyCodeLine{543 \textcolor{preprocessor}{\#define RCC\_USART16910CLKSOURCE\_CDPCLK2   (0x00000000U)}}
\DoxyCodeLine{544 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{545 \textcolor{preprocessor}{\#define RCC\_USART16910CLKSOURCE\_D2PCLK2   RCC\_USART16910CLKSOURCE\_CDPCLK2}}
\DoxyCodeLine{546 \textcolor{preprocessor}{\#define RCC\_USART16910CLKSOURCE\_PLL2      RCC\_CDCCIP2R\_USART16910SEL\_0}}
\DoxyCodeLine{547 \textcolor{preprocessor}{\#define RCC\_USART16910CLKSOURCE\_PLL3      RCC\_CDCCIP2R\_USART16910SEL\_1}}
\DoxyCodeLine{548 \textcolor{preprocessor}{\#define RCC\_USART16910CLKSOURCE\_HSI      (RCC\_CDCCIP2R\_USART16910SEL\_0 | RCC\_CDCCIP2R\_USART16910SEL\_1)}}
\DoxyCodeLine{549 \textcolor{preprocessor}{\#define RCC\_USART16910CLKSOURCE\_CSI       RCC\_CDCCIP2R\_USART16910SEL\_2}}
\DoxyCodeLine{550 \textcolor{preprocessor}{\#define RCC\_USART16910CLKSOURCE\_LSE      (RCC\_CDCCIP2R\_USART16910SEL\_0 | RCC\_CDCCIP2R\_USART16910SEL\_2)}}
\DoxyCodeLine{551 }
\DoxyCodeLine{552 \textcolor{comment}{/*  Aliases */}}
\DoxyCodeLine{553 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_CDPCLK2     RCC\_USART16910CLKSOURCE\_CDPCLK2}}
\DoxyCodeLine{554 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_PCLK2       RCC\_USART16CLKSOURCE\_CDPCLK2}}
\DoxyCodeLine{555 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_D2PCLK2     RCC\_USART16CLKSOURCE\_CDPCLK2}}
\DoxyCodeLine{556 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_PLL2        RCC\_USART16910CLKSOURCE\_PLL2}}
\DoxyCodeLine{557 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_PLL3        RCC\_USART16910CLKSOURCE\_PLL3}}
\DoxyCodeLine{558 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_HSI         RCC\_USART16910CLKSOURCE\_HSI}}
\DoxyCodeLine{559 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_CSI         RCC\_USART16910CLKSOURCE\_CSI}}
\DoxyCodeLine{560 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_LSE         RCC\_USART16910CLKSOURCE\_LSE}}
\DoxyCodeLine{561 }
\DoxyCodeLine{562 \textcolor{preprocessor}{\#else  }\textcolor{comment}{/* RCC\_D2CCIP2R\_USART16910SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{563 \textcolor{preprocessor}{\#define RCC\_USART16910CLKSOURCE\_D2PCLK2   (0x00000000U)}}
\DoxyCodeLine{564 \textcolor{preprocessor}{\#define RCC\_USART16910CLKSOURCE\_PLL2      RCC\_D2CCIP2R\_USART16910SEL\_0}}
\DoxyCodeLine{565 \textcolor{preprocessor}{\#define RCC\_USART16910CLKSOURCE\_PLL3      RCC\_D2CCIP2R\_USART16910SEL\_1}}
\DoxyCodeLine{566 \textcolor{preprocessor}{\#define RCC\_USART16910CLKSOURCE\_HSI      (RCC\_D2CCIP2R\_USART16910SEL\_0 | RCC\_D2CCIP2R\_USART16910SEL\_1)}}
\DoxyCodeLine{567 \textcolor{preprocessor}{\#define RCC\_USART16910CLKSOURCE\_CSI       RCC\_D2CCIP2R\_USART16910SEL\_2}}
\DoxyCodeLine{568 \textcolor{preprocessor}{\#define RCC\_USART16910CLKSOURCE\_LSE      (RCC\_D2CCIP2R\_USART16910SEL\_0 | RCC\_D2CCIP2R\_USART16910SEL\_2)}}
\DoxyCodeLine{569 }
\DoxyCodeLine{570 \textcolor{comment}{/*  Aliases */}}
\DoxyCodeLine{571 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_D2PCLK2     RCC\_USART16910CLKSOURCE\_D2PCLK2}}
\DoxyCodeLine{572 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_PCLK2       RCC\_USART16910CLKSOURCE\_D2PCLK2}}
\DoxyCodeLine{573 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_PLL2        RCC\_USART16910CLKSOURCE\_PLL2}}
\DoxyCodeLine{574 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_PLL3        RCC\_USART16910CLKSOURCE\_PLL3}}
\DoxyCodeLine{575 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_HSI         RCC\_USART16910CLKSOURCE\_HSI}}
\DoxyCodeLine{576 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_CSI         RCC\_USART16910CLKSOURCE\_CSI}}
\DoxyCodeLine{577 \textcolor{preprocessor}{\#define RCC\_USART16CLKSOURCE\_LSE         RCC\_USART16910CLKSOURCE\_LSE}}
\DoxyCodeLine{578 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_USART16SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{586 \textcolor{preprocessor}{\#define RCC\_USART1CLKSOURCE\_D2PCLK2   RCC\_USART16CLKSOURCE\_D2PCLK2}}
\DoxyCodeLine{587 \textcolor{preprocessor}{\#define RCC\_USART1CLKSOURCE\_PLL2      RCC\_USART16CLKSOURCE\_PLL2}}
\DoxyCodeLine{588 \textcolor{preprocessor}{\#define RCC\_USART1CLKSOURCE\_PLL3      RCC\_USART16CLKSOURCE\_PLL3}}
\DoxyCodeLine{589 \textcolor{preprocessor}{\#define RCC\_USART1CLKSOURCE\_HSI       RCC\_USART16CLKSOURCE\_HSI}}
\DoxyCodeLine{590 \textcolor{preprocessor}{\#define RCC\_USART1CLKSOURCE\_CSI       RCC\_USART16CLKSOURCE\_CSI}}
\DoxyCodeLine{591 \textcolor{preprocessor}{\#define RCC\_USART1CLKSOURCE\_LSE       RCC\_USART16CLKSOURCE\_LSE}}
\DoxyCodeLine{599 \textcolor{preprocessor}{\#define RCC\_USART6CLKSOURCE\_D2PCLK2   RCC\_USART16CLKSOURCE\_D2PCLK2}}
\DoxyCodeLine{600 \textcolor{preprocessor}{\#define RCC\_USART6CLKSOURCE\_PLL2      RCC\_USART16CLKSOURCE\_PLL2}}
\DoxyCodeLine{601 \textcolor{preprocessor}{\#define RCC\_USART6CLKSOURCE\_PLL3      RCC\_USART16CLKSOURCE\_PLL3}}
\DoxyCodeLine{602 \textcolor{preprocessor}{\#define RCC\_USART6CLKSOURCE\_HSI       RCC\_USART16CLKSOURCE\_HSI}}
\DoxyCodeLine{603 \textcolor{preprocessor}{\#define RCC\_USART6CLKSOURCE\_CSI       RCC\_USART16CLKSOURCE\_CSI}}
\DoxyCodeLine{604 \textcolor{preprocessor}{\#define RCC\_USART6CLKSOURCE\_LSE       RCC\_USART16CLKSOURCE\_LSE}}
\DoxyCodeLine{605 }
\DoxyCodeLine{610 \textcolor{preprocessor}{\#if defined(UART9)}}
\DoxyCodeLine{614 \textcolor{preprocessor}{\#define RCC\_UART9CLKSOURCE\_D2PCLK2   RCC\_USART16CLKSOURCE\_D2PCLK2}}
\DoxyCodeLine{615 \textcolor{preprocessor}{\#define RCC\_UART9CLKSOURCE\_PLL2      RCC\_USART16CLKSOURCE\_PLL2}}
\DoxyCodeLine{616 \textcolor{preprocessor}{\#define RCC\_UART9CLKSOURCE\_PLL3      RCC\_USART16CLKSOURCE\_PLL3}}
\DoxyCodeLine{617 \textcolor{preprocessor}{\#define RCC\_UART9CLKSOURCE\_HSI       RCC\_USART16CLKSOURCE\_HSI}}
\DoxyCodeLine{618 \textcolor{preprocessor}{\#define RCC\_UART9CLKSOURCE\_CSI       RCC\_USART16CLKSOURCE\_CSI}}
\DoxyCodeLine{619 \textcolor{preprocessor}{\#define RCC\_UART9CLKSOURCE\_LSE       RCC\_USART16CLKSOURCE\_LSE}}
\DoxyCodeLine{623 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART9 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{624 }
\DoxyCodeLine{625 \textcolor{preprocessor}{\#if defined(USART10)}}
\DoxyCodeLine{629 \textcolor{preprocessor}{\#define RCC\_USART10CLKSOURCE\_D2PCLK2   RCC\_USART16CLKSOURCE\_D2PCLK2}}
\DoxyCodeLine{630 \textcolor{preprocessor}{\#define RCC\_USART10CLKSOURCE\_PLL2      RCC\_USART16CLKSOURCE\_PLL2}}
\DoxyCodeLine{631 \textcolor{preprocessor}{\#define RCC\_USART10CLKSOURCE\_PLL3      RCC\_USART16CLKSOURCE\_PLL3}}
\DoxyCodeLine{632 \textcolor{preprocessor}{\#define RCC\_USART10CLKSOURCE\_HSI       RCC\_USART16CLKSOURCE\_HSI}}
\DoxyCodeLine{633 \textcolor{preprocessor}{\#define RCC\_USART10CLKSOURCE\_CSI       RCC\_USART16CLKSOURCE\_CSI}}
\DoxyCodeLine{634 \textcolor{preprocessor}{\#define RCC\_USART10CLKSOURCE\_LSE       RCC\_USART16CLKSOURCE\_LSE}}
\DoxyCodeLine{638 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USART10 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{639 }
\DoxyCodeLine{643 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_USART28SEL)}}
\DoxyCodeLine{644 \textcolor{preprocessor}{\#define RCC\_USART234578CLKSOURCE\_D2PCLK1    (0x00000000U)}}
\DoxyCodeLine{645 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{646 \textcolor{preprocessor}{\#define RCC\_USART234578CLKSOURCE\_PCLK1      RCC\_USART234578CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{647 \textcolor{preprocessor}{\#define RCC\_USART234578CLKSOURCE\_PLL2       RCC\_D2CCIP2R\_USART28SEL\_0}}
\DoxyCodeLine{648 \textcolor{preprocessor}{\#define RCC\_USART234578CLKSOURCE\_PLL3       RCC\_D2CCIP2R\_USART28SEL\_1}}
\DoxyCodeLine{649 \textcolor{preprocessor}{\#define RCC\_USART234578CLKSOURCE\_HSI        (RCC\_D2CCIP2R\_USART28SEL\_0 | RCC\_D2CCIP2R\_USART28SEL\_1)}}
\DoxyCodeLine{650 \textcolor{preprocessor}{\#define RCC\_USART234578CLKSOURCE\_CSI        RCC\_D2CCIP2R\_USART28SEL\_2}}
\DoxyCodeLine{651 \textcolor{preprocessor}{\#define RCC\_USART234578CLKSOURCE\_LSE        (RCC\_D2CCIP2R\_USART28SEL\_0 | RCC\_D2CCIP2R\_USART28SEL\_2)}}
\DoxyCodeLine{652 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{653 \textcolor{preprocessor}{\#define RCC\_USART234578CLKSOURCE\_CDPCLK1   (0x00000000U)}}
\DoxyCodeLine{654 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{655 \textcolor{preprocessor}{\#define RCC\_USART234578CLKSOURCE\_PCLK1     RCC\_USART234578CLKSOURCE\_CDPCLK1}}
\DoxyCodeLine{656 \textcolor{preprocessor}{\#define RCC\_USART234578CLKSOURCE\_D2PCLK1   RCC\_USART234578CLKSOURCE\_CDPCLK1}}
\DoxyCodeLine{657 \textcolor{preprocessor}{\#define RCC\_USART234578CLKSOURCE\_PLL2      RCC\_CDCCIP2R\_USART234578SEL\_0}}
\DoxyCodeLine{658 \textcolor{preprocessor}{\#define RCC\_USART234578CLKSOURCE\_PLL3      RCC\_CDCCIP2R\_USART234578SEL\_1}}
\DoxyCodeLine{659 \textcolor{preprocessor}{\#define RCC\_USART234578CLKSOURCE\_HSI      (RCC\_CDCCIP2R\_USART234578SEL\_0 | RCC\_CDCCIP2R\_USART234578SEL\_1)}}
\DoxyCodeLine{660 \textcolor{preprocessor}{\#define RCC\_USART234578CLKSOURCE\_CSI       RCC\_CDCCIP2R\_USART234578SEL\_2}}
\DoxyCodeLine{661 \textcolor{preprocessor}{\#define RCC\_USART234578CLKSOURCE\_LSE      (RCC\_CDCCIP2R\_USART234578SEL\_0 | RCC\_CDCCIP2R\_USART234578SEL\_2)}}
\DoxyCodeLine{662 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_USART28SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{670 \textcolor{preprocessor}{\#define RCC\_USART2CLKSOURCE\_D2PCLK1   RCC\_USART234578CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{671 \textcolor{preprocessor}{\#define RCC\_USART2CLKSOURCE\_PLL2      RCC\_USART234578CLKSOURCE\_PLL2}}
\DoxyCodeLine{672 \textcolor{preprocessor}{\#define RCC\_USART2CLKSOURCE\_PLL3      RCC\_USART234578CLKSOURCE\_PLL3}}
\DoxyCodeLine{673 \textcolor{preprocessor}{\#define RCC\_USART2CLKSOURCE\_HSI       RCC\_USART234578CLKSOURCE\_HSI}}
\DoxyCodeLine{674 \textcolor{preprocessor}{\#define RCC\_USART2CLKSOURCE\_CSI       RCC\_USART234578CLKSOURCE\_CSI}}
\DoxyCodeLine{675 \textcolor{preprocessor}{\#define RCC\_USART2CLKSOURCE\_LSE       RCC\_USART234578CLKSOURCE\_LSE}}
\DoxyCodeLine{676 }
\DoxyCodeLine{684 \textcolor{preprocessor}{\#define RCC\_USART3CLKSOURCE\_D2PCLK1   RCC\_USART234578CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{685 \textcolor{preprocessor}{\#define RCC\_USART3CLKSOURCE\_PLL2      RCC\_USART234578CLKSOURCE\_PLL2}}
\DoxyCodeLine{686 \textcolor{preprocessor}{\#define RCC\_USART3CLKSOURCE\_PLL3      RCC\_USART234578CLKSOURCE\_PLL3}}
\DoxyCodeLine{687 \textcolor{preprocessor}{\#define RCC\_USART3CLKSOURCE\_HSI       RCC\_USART234578CLKSOURCE\_HSI}}
\DoxyCodeLine{688 \textcolor{preprocessor}{\#define RCC\_USART3CLKSOURCE\_CSI       RCC\_USART234578CLKSOURCE\_CSI}}
\DoxyCodeLine{689 \textcolor{preprocessor}{\#define RCC\_USART3CLKSOURCE\_LSE       RCC\_USART234578CLKSOURCE\_LSE}}
\DoxyCodeLine{690 }
\DoxyCodeLine{698 \textcolor{preprocessor}{\#define RCC\_UART4CLKSOURCE\_D2PCLK1   RCC\_USART234578CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{699 \textcolor{preprocessor}{\#define RCC\_UART4CLKSOURCE\_PLL2      RCC\_USART234578CLKSOURCE\_PLL2}}
\DoxyCodeLine{700 \textcolor{preprocessor}{\#define RCC\_UART4CLKSOURCE\_PLL3      RCC\_USART234578CLKSOURCE\_PLL3}}
\DoxyCodeLine{701 \textcolor{preprocessor}{\#define RCC\_UART4CLKSOURCE\_HSI       RCC\_USART234578CLKSOURCE\_HSI}}
\DoxyCodeLine{702 \textcolor{preprocessor}{\#define RCC\_UART4CLKSOURCE\_CSI       RCC\_USART234578CLKSOURCE\_CSI}}
\DoxyCodeLine{703 \textcolor{preprocessor}{\#define RCC\_UART4CLKSOURCE\_LSE       RCC\_USART234578CLKSOURCE\_LSE}}
\DoxyCodeLine{704 }
\DoxyCodeLine{712 \textcolor{preprocessor}{\#define RCC\_UART5CLKSOURCE\_D2PCLK1   RCC\_USART234578CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{713 \textcolor{preprocessor}{\#define RCC\_UART5CLKSOURCE\_PLL2      RCC\_USART234578CLKSOURCE\_PLL2}}
\DoxyCodeLine{714 \textcolor{preprocessor}{\#define RCC\_UART5CLKSOURCE\_PLL3      RCC\_USART234578CLKSOURCE\_PLL3}}
\DoxyCodeLine{715 \textcolor{preprocessor}{\#define RCC\_UART5CLKSOURCE\_HSI       RCC\_USART234578CLKSOURCE\_HSI}}
\DoxyCodeLine{716 \textcolor{preprocessor}{\#define RCC\_UART5CLKSOURCE\_CSI       RCC\_USART234578CLKSOURCE\_CSI}}
\DoxyCodeLine{717 \textcolor{preprocessor}{\#define RCC\_UART5CLKSOURCE\_LSE       RCC\_USART234578CLKSOURCE\_LSE}}
\DoxyCodeLine{718 }
\DoxyCodeLine{726 \textcolor{preprocessor}{\#define RCC\_UART7CLKSOURCE\_D2PCLK1   RCC\_USART234578CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{727 \textcolor{preprocessor}{\#define RCC\_UART7CLKSOURCE\_PLL2      RCC\_USART234578CLKSOURCE\_PLL2}}
\DoxyCodeLine{728 \textcolor{preprocessor}{\#define RCC\_UART7CLKSOURCE\_PLL3      RCC\_USART234578CLKSOURCE\_PLL3}}
\DoxyCodeLine{729 \textcolor{preprocessor}{\#define RCC\_UART7CLKSOURCE\_HSI       RCC\_USART234578CLKSOURCE\_HSI}}
\DoxyCodeLine{730 \textcolor{preprocessor}{\#define RCC\_UART7CLKSOURCE\_CSI       RCC\_USART234578CLKSOURCE\_CSI}}
\DoxyCodeLine{731 \textcolor{preprocessor}{\#define RCC\_UART7CLKSOURCE\_LSE       RCC\_USART234578CLKSOURCE\_LSE}}
\DoxyCodeLine{732 }
\DoxyCodeLine{740 \textcolor{preprocessor}{\#define RCC\_UART8CLKSOURCE\_D2PCLK1   RCC\_USART234578CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{741 \textcolor{preprocessor}{\#define RCC\_UART8CLKSOURCE\_PLL2      RCC\_USART234578CLKSOURCE\_PLL2}}
\DoxyCodeLine{742 \textcolor{preprocessor}{\#define RCC\_UART8CLKSOURCE\_PLL3      RCC\_USART234578CLKSOURCE\_PLL3}}
\DoxyCodeLine{743 \textcolor{preprocessor}{\#define RCC\_UART8CLKSOURCE\_HSI       RCC\_USART234578CLKSOURCE\_HSI}}
\DoxyCodeLine{744 \textcolor{preprocessor}{\#define RCC\_UART8CLKSOURCE\_CSI       RCC\_USART234578CLKSOURCE\_CSI}}
\DoxyCodeLine{745 \textcolor{preprocessor}{\#define RCC\_UART8CLKSOURCE\_LSE       RCC\_USART234578CLKSOURCE\_LSE}}
\DoxyCodeLine{746 }
\DoxyCodeLine{754 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_LPUART1SEL)}}
\DoxyCodeLine{755 \textcolor{preprocessor}{\#define RCC\_LPUART1CLKSOURCE\_D3PCLK1    (0x00000000U)}}
\DoxyCodeLine{756 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{757 \textcolor{preprocessor}{\#define RCC\_LPUART1CLKSOURCE\_PCLK4     RCC\_LPUART1CLKSOURCE\_D3PCLK1}}
\DoxyCodeLine{758 \textcolor{preprocessor}{\#define RCC\_LPUART1CLKSOURCE\_PLL2      RCC\_D3CCIPR\_LPUART1SEL\_0}}
\DoxyCodeLine{759 \textcolor{preprocessor}{\#define RCC\_LPUART1CLKSOURCE\_PLL3      RCC\_D3CCIPR\_LPUART1SEL\_1}}
\DoxyCodeLine{760 \textcolor{preprocessor}{\#define RCC\_LPUART1CLKSOURCE\_HSI       (RCC\_D3CCIPR\_LPUART1SEL\_0 | RCC\_D3CCIPR\_LPUART1SEL\_1)}}
\DoxyCodeLine{761 \textcolor{preprocessor}{\#define RCC\_LPUART1CLKSOURCE\_CSI        RCC\_D3CCIPR\_LPUART1SEL\_2}}
\DoxyCodeLine{762 \textcolor{preprocessor}{\#define RCC\_LPUART1CLKSOURCE\_LSE       (RCC\_D3CCIPR\_LPUART1SEL\_2 | RCC\_D3CCIPR\_LPUART1SEL\_0)}}
\DoxyCodeLine{763 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{764 \textcolor{preprocessor}{\#define RCC\_LPUART1CLKSOURCE\_SRDPCLK4   (0x00000000U)}}
\DoxyCodeLine{765 \textcolor{comment}{/* alias*/}}
\DoxyCodeLine{766 \textcolor{preprocessor}{\#define RCC\_LPUART1CLKSOURCE\_PCLK4     RCC\_LPUART1CLKSOURCE\_SRDPCLK4}}
\DoxyCodeLine{767 \textcolor{preprocessor}{\#define RCC\_LPUART1CLKSOURCE\_D3PCLK1   RCC\_LPUART1CLKSOURCE\_SRDPCLK4}}
\DoxyCodeLine{768 \textcolor{preprocessor}{\#define RCC\_LPUART1CLKSOURCE\_PLL2      RCC\_SRDCCIPR\_LPUART1SEL\_0}}
\DoxyCodeLine{769 \textcolor{preprocessor}{\#define RCC\_LPUART1CLKSOURCE\_PLL3      RCC\_SRDCCIPR\_LPUART1SEL\_1}}
\DoxyCodeLine{770 \textcolor{preprocessor}{\#define RCC\_LPUART1CLKSOURCE\_HSI       (RCC\_SRDCCIPR\_LPUART1SEL\_0 | RCC\_SRDCCIPR\_LPUART1SEL\_1)}}
\DoxyCodeLine{771 \textcolor{preprocessor}{\#define RCC\_LPUART1CLKSOURCE\_CSI        RCC\_SRDCCIPR\_LPUART1SEL\_2}}
\DoxyCodeLine{772 \textcolor{preprocessor}{\#define RCC\_LPUART1CLKSOURCE\_LSE       (RCC\_SRDCCIPR\_LPUART1SEL\_2 | RCC\_SRDCCIPR\_LPUART1SEL\_0)}}
\DoxyCodeLine{773 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_LPUART1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{781 \textcolor{preprocessor}{\#if defined (RCC\_D2CCIP2R\_I2C123SEL)}}
\DoxyCodeLine{782 \textcolor{preprocessor}{\#define RCC\_I2C123CLKSOURCE\_D2PCLK1      (0x00000000U)}}
\DoxyCodeLine{783 \textcolor{preprocessor}{\#define RCC\_I2C123CLKSOURCE\_PLL3         RCC\_D2CCIP2R\_I2C123SEL\_0}}
\DoxyCodeLine{784 \textcolor{preprocessor}{\#define RCC\_I2C123CLKSOURCE\_HSI          RCC\_D2CCIP2R\_I2C123SEL\_1}}
\DoxyCodeLine{785 \textcolor{preprocessor}{\#define RCC\_I2C123CLKSOURCE\_CSI         (RCC\_D2CCIP2R\_I2C123SEL\_0 | RCC\_D2CCIP2R\_I2C123SEL\_1)}}
\DoxyCodeLine{786 \textcolor{comment}{/* aliases */}}
\DoxyCodeLine{787 \textcolor{preprocessor}{\#define RCC\_I2C1235CLKSOURCE\_D2PCLK1     RCC\_I2C123CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{788 \textcolor{preprocessor}{\#define RCC\_I2C1235CLKSOURCE\_PLL3        RCC\_I2C123CLKSOURCE\_PLL3}}
\DoxyCodeLine{789 \textcolor{preprocessor}{\#define RCC\_I2C1235CLKSOURCE\_HSI         RCC\_I2C123CLKSOURCE\_HSI}}
\DoxyCodeLine{790 \textcolor{preprocessor}{\#define RCC\_I2C1235CLKSOURCE\_CSI         RCC\_I2C123CLKSOURCE\_CSI}}
\DoxyCodeLine{791 \textcolor{preprocessor}{\#elif defined(RCC\_CDCCIP2R\_I2C123SEL)}}
\DoxyCodeLine{792 \textcolor{preprocessor}{\#define RCC\_I2C123CLKSOURCE\_CDPCLK1      (0x00000000U)}}
\DoxyCodeLine{793 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{794 \textcolor{preprocessor}{\#define RCC\_I2C123CLKSOURCE\_D2PCLK1      RCC\_I2C123CLKSOURCE\_CDPCLK1}}
\DoxyCodeLine{795 \textcolor{preprocessor}{\#define RCC\_I2C123CLKSOURCE\_PLL3         RCC\_CDCCIP2R\_I2C123SEL\_0}}
\DoxyCodeLine{796 \textcolor{preprocessor}{\#define RCC\_I2C123CLKSOURCE\_HSI          RCC\_CDCCIP2R\_I2C123SEL\_1}}
\DoxyCodeLine{797 \textcolor{preprocessor}{\#define RCC\_I2C123CLKSOURCE\_CSI         (RCC\_CDCCIP2R\_I2C123SEL\_0 | RCC\_CDCCIP2R\_I2C123SEL\_1)}}
\DoxyCodeLine{798 \textcolor{comment}{/* aliases */}}
\DoxyCodeLine{799 \textcolor{preprocessor}{\#define RCC\_I2C1235CLKSOURCE\_D2PCLK1     RCC\_I2C123CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{800 \textcolor{preprocessor}{\#define RCC\_I2C1235CLKSOURCE\_PLL3        RCC\_I2C123CLKSOURCE\_PLL3}}
\DoxyCodeLine{801 \textcolor{preprocessor}{\#define RCC\_I2C1235CLKSOURCE\_HSI         RCC\_I2C123CLKSOURCE\_HSI}}
\DoxyCodeLine{802 \textcolor{preprocessor}{\#define RCC\_I2C1235CLKSOURCE\_CSI         RCC\_I2C123CLKSOURCE\_CSI}}
\DoxyCodeLine{803 \textcolor{preprocessor}{\#elif defined(I2C5)}}
\DoxyCodeLine{804 \textcolor{preprocessor}{\#define RCC\_I2C1235CLKSOURCE\_D2PCLK1      (0x00000000U)}}
\DoxyCodeLine{805 \textcolor{preprocessor}{\#define RCC\_I2C1235CLKSOURCE\_PLL3        RCC\_D2CCIP2R\_I2C1235SEL\_0}}
\DoxyCodeLine{806 \textcolor{preprocessor}{\#define RCC\_I2C1235CLKSOURCE\_HSI         RCC\_D2CCIP2R\_I2C1235SEL\_1}}
\DoxyCodeLine{807 \textcolor{preprocessor}{\#define RCC\_I2C1235CLKSOURCE\_CSI         (RCC\_D2CCIP2R\_I2C1235SEL\_0 | RCC\_D2CCIP2R\_I2C1235SEL\_1)}}
\DoxyCodeLine{808 \textcolor{comment}{/* aliases */}}
\DoxyCodeLine{809 \textcolor{preprocessor}{\#define RCC\_I2C123CLKSOURCE\_D2PCLK1      RCC\_I2C1235CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{810 \textcolor{preprocessor}{\#define RCC\_I2C123CLKSOURCE\_PLL3         RCC\_I2C1235CLKSOURCE\_PLL3}}
\DoxyCodeLine{811 \textcolor{preprocessor}{\#define RCC\_I2C123CLKSOURCE\_HSI          RCC\_I2C1235CLKSOURCE\_HSI}}
\DoxyCodeLine{812 \textcolor{preprocessor}{\#define RCC\_I2C123CLKSOURCE\_CSI          RCC\_I2C1235CLKSOURCE\_CSI}}
\DoxyCodeLine{813 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_I2C123SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{821 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{822 \textcolor{preprocessor}{\#define RCC\_I2C1CLKSOURCE\_D2PCLK1     RCC\_I2C1235CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{823 \textcolor{preprocessor}{\#define RCC\_I2C1CLKSOURCE\_PLL3        RCC\_I2C1235CLKSOURCE\_PLL3}}
\DoxyCodeLine{824 \textcolor{preprocessor}{\#define RCC\_I2C1CLKSOURCE\_HSI         RCC\_I2C1235CLKSOURCE\_HSI}}
\DoxyCodeLine{825 \textcolor{preprocessor}{\#define RCC\_I2C1CLKSOURCE\_CSI         RCC\_I2C1235CLKSOURCE\_CSI}}
\DoxyCodeLine{826 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{827 \textcolor{preprocessor}{\#define RCC\_I2C1CLKSOURCE\_D2PCLK1     RCC\_I2C123CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{828 \textcolor{preprocessor}{\#define RCC\_I2C1CLKSOURCE\_PLL3        RCC\_I2C123CLKSOURCE\_PLL3}}
\DoxyCodeLine{829 \textcolor{preprocessor}{\#define RCC\_I2C1CLKSOURCE\_HSI         RCC\_I2C123CLKSOURCE\_HSI}}
\DoxyCodeLine{830 \textcolor{preprocessor}{\#define RCC\_I2C1CLKSOURCE\_CSI         RCC\_I2C123CLKSOURCE\_CSI}}
\DoxyCodeLine{831 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{832 }
\DoxyCodeLine{840 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{841 \textcolor{preprocessor}{\#define RCC\_I2C2CLKSOURCE\_D2PCLK1     RCC\_I2C1235CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{842 \textcolor{preprocessor}{\#define RCC\_I2C2CLKSOURCE\_PLL3        RCC\_I2C1235CLKSOURCE\_PLL3}}
\DoxyCodeLine{843 \textcolor{preprocessor}{\#define RCC\_I2C2CLKSOURCE\_HSI         RCC\_I2C1235CLKSOURCE\_HSI}}
\DoxyCodeLine{844 \textcolor{preprocessor}{\#define RCC\_I2C2CLKSOURCE\_CSI         RCC\_I2C1235CLKSOURCE\_CSI}}
\DoxyCodeLine{845 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{846 \textcolor{preprocessor}{\#define RCC\_I2C2CLKSOURCE\_D2PCLK1     RCC\_I2C123CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{847 \textcolor{preprocessor}{\#define RCC\_I2C2CLKSOURCE\_PLL3        RCC\_I2C123CLKSOURCE\_PLL3}}
\DoxyCodeLine{848 \textcolor{preprocessor}{\#define RCC\_I2C2CLKSOURCE\_HSI         RCC\_I2C123CLKSOURCE\_HSI}}
\DoxyCodeLine{849 \textcolor{preprocessor}{\#define RCC\_I2C2CLKSOURCE\_CSI         RCC\_I2C123CLKSOURCE\_CSI}}
\DoxyCodeLine{850 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{851 }
\DoxyCodeLine{859 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{860 \textcolor{preprocessor}{\#define RCC\_I2C3CLKSOURCE\_D2PCLK1     RCC\_I2C1235CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{861 \textcolor{preprocessor}{\#define RCC\_I2C3CLKSOURCE\_PLL3        RCC\_I2C1235CLKSOURCE\_PLL3}}
\DoxyCodeLine{862 \textcolor{preprocessor}{\#define RCC\_I2C3CLKSOURCE\_HSI         RCC\_I2C1235CLKSOURCE\_HSI}}
\DoxyCodeLine{863 \textcolor{preprocessor}{\#define RCC\_I2C3CLKSOURCE\_CSI         RCC\_I2C1235CLKSOURCE\_CSI}}
\DoxyCodeLine{864 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{865 \textcolor{preprocessor}{\#define RCC\_I2C3CLKSOURCE\_D2PCLK1     RCC\_I2C123CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{866 \textcolor{preprocessor}{\#define RCC\_I2C3CLKSOURCE\_PLL3        RCC\_I2C123CLKSOURCE\_PLL3}}
\DoxyCodeLine{867 \textcolor{preprocessor}{\#define RCC\_I2C3CLKSOURCE\_HSI         RCC\_I2C123CLKSOURCE\_HSI}}
\DoxyCodeLine{868 \textcolor{preprocessor}{\#define RCC\_I2C3CLKSOURCE\_CSI         RCC\_I2C123CLKSOURCE\_CSI}}
\DoxyCodeLine{869 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{870 }
\DoxyCodeLine{878 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_I2C4SEL)}}
\DoxyCodeLine{879 \textcolor{preprocessor}{\#define RCC\_I2C4CLKSOURCE\_D3PCLK1      (0x00000000U)}}
\DoxyCodeLine{880 \textcolor{preprocessor}{\#define RCC\_I2C4CLKSOURCE\_PLL3         RCC\_D3CCIPR\_I2C4SEL\_0}}
\DoxyCodeLine{881 \textcolor{preprocessor}{\#define RCC\_I2C4CLKSOURCE\_HSI          RCC\_D3CCIPR\_I2C4SEL\_1}}
\DoxyCodeLine{882 \textcolor{preprocessor}{\#define RCC\_I2C4CLKSOURCE\_CSI         (RCC\_D3CCIPR\_I2C4SEL\_0 | RCC\_D3CCIPR\_I2C4SEL\_1)}}
\DoxyCodeLine{883 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{884 \textcolor{preprocessor}{\#define RCC\_I2C4CLKSOURCE\_SRDPCLK4     (0x00000000U)}}
\DoxyCodeLine{885 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{886 \textcolor{preprocessor}{\#define RCC\_I2C4CLKSOURCE\_D3PCLK1     RCC\_I2C4CLKSOURCE\_SRDPCLK4}}
\DoxyCodeLine{887 \textcolor{preprocessor}{\#define RCC\_I2C4CLKSOURCE\_PLL3         RCC\_SRDCCIPR\_I2C4SEL\_0}}
\DoxyCodeLine{888 \textcolor{preprocessor}{\#define RCC\_I2C4CLKSOURCE\_HSI          RCC\_SRDCCIPR\_I2C4SEL\_1}}
\DoxyCodeLine{889 \textcolor{preprocessor}{\#define RCC\_I2C4CLKSOURCE\_CSI         (RCC\_SRDCCIPR\_I2C4SEL\_0 | RCC\_SRDCCIPR\_I2C4SEL\_1)}}
\DoxyCodeLine{890 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_I2C4SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{891 }
\DoxyCodeLine{895 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{899 \textcolor{preprocessor}{\#define RCC\_I2C5CLKSOURCE\_D2PCLK1      RCC\_I2C1235CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{900 \textcolor{preprocessor}{\#define RCC\_I2C5CLKSOURCE\_PLL3         RCC\_I2C1235CLKSOURCE\_PLL3}}
\DoxyCodeLine{901 \textcolor{preprocessor}{\#define RCC\_I2C5CLKSOURCE\_HSI          RCC\_I2C1235CLKSOURCE\_HSI}}
\DoxyCodeLine{902 \textcolor{preprocessor}{\#define RCC\_I2C5CLKSOURCE\_CSI          RCC\_I2C1235CLKSOURCE\_CSI}}
\DoxyCodeLine{903 }
\DoxyCodeLine{907 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{908 }
\DoxyCodeLine{912 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_RNGSEL)}}
\DoxyCodeLine{913 \textcolor{preprocessor}{\#define RCC\_RNGCLKSOURCE\_HSI48        (0x00000000U)}}
\DoxyCodeLine{914 \textcolor{preprocessor}{\#define RCC\_RNGCLKSOURCE\_PLL           RCC\_D2CCIP2R\_RNGSEL\_0}}
\DoxyCodeLine{915 \textcolor{preprocessor}{\#define RCC\_RNGCLKSOURCE\_LSE           RCC\_D2CCIP2R\_RNGSEL\_1}}
\DoxyCodeLine{916 \textcolor{preprocessor}{\#define RCC\_RNGCLKSOURCE\_LSI           RCC\_D2CCIP2R\_RNGSEL}}
\DoxyCodeLine{917 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{918 \textcolor{preprocessor}{\#define RCC\_RNGCLKSOURCE\_HSI48        (0x00000000U)}}
\DoxyCodeLine{919 \textcolor{preprocessor}{\#define RCC\_RNGCLKSOURCE\_PLL           RCC\_CDCCIP2R\_RNGSEL\_0}}
\DoxyCodeLine{920 \textcolor{preprocessor}{\#define RCC\_RNGCLKSOURCE\_LSE           RCC\_CDCCIP2R\_RNGSEL\_1}}
\DoxyCodeLine{921 \textcolor{preprocessor}{\#define RCC\_RNGCLKSOURCE\_LSI           RCC\_CDCCIP2R\_RNGSEL}}
\DoxyCodeLine{922 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_RNGSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{923 }
\DoxyCodeLine{927 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{928 }
\DoxyCodeLine{932 \textcolor{preprocessor}{\#define RCC\_HRTIM1CLK\_TIMCLK                (0x00000000U)}}
\DoxyCodeLine{933 \textcolor{preprocessor}{\#define RCC\_HRTIM1CLK\_CPUCLK                RCC\_CFGR\_HRTIMSEL}}
\DoxyCodeLine{934 }
\DoxyCodeLine{938 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{939 }
\DoxyCodeLine{943 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_USBSEL)}}
\DoxyCodeLine{944 \textcolor{preprocessor}{\#define RCC\_USBCLKSOURCE\_PLL                  RCC\_D2CCIP2R\_USBSEL\_0}}
\DoxyCodeLine{945 \textcolor{preprocessor}{\#define RCC\_USBCLKSOURCE\_PLL3                 RCC\_D2CCIP2R\_USBSEL\_1}}
\DoxyCodeLine{946 \textcolor{preprocessor}{\#define RCC\_USBCLKSOURCE\_HSI48                RCC\_D2CCIP2R\_USBSEL}}
\DoxyCodeLine{947 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{948 \textcolor{preprocessor}{\#define RCC\_USBCLKSOURCE\_PLL                  RCC\_CDCCIP2R\_USBSEL\_0}}
\DoxyCodeLine{949 \textcolor{preprocessor}{\#define RCC\_USBCLKSOURCE\_PLL3                 RCC\_CDCCIP2R\_USBSEL\_1}}
\DoxyCodeLine{950 \textcolor{preprocessor}{\#define RCC\_USBCLKSOURCE\_HSI48                RCC\_CDCCIP2R\_USBSEL}}
\DoxyCodeLine{951 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_USBSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{952 }
\DoxyCodeLine{960 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SAI1SEL)}}
\DoxyCodeLine{961 \textcolor{preprocessor}{\#define RCC\_SAI1CLKSOURCE\_PLL         (0x00000000U)}}
\DoxyCodeLine{962 \textcolor{preprocessor}{\#define RCC\_SAI1CLKSOURCE\_PLL2         RCC\_D2CCIP1R\_SAI1SEL\_0}}
\DoxyCodeLine{963 \textcolor{preprocessor}{\#define RCC\_SAI1CLKSOURCE\_PLL3         RCC\_D2CCIP1R\_SAI1SEL\_1}}
\DoxyCodeLine{964 \textcolor{preprocessor}{\#define RCC\_SAI1CLKSOURCE\_PIN         (RCC\_D2CCIP1R\_SAI1SEL\_0 | RCC\_D2CCIP1R\_SAI1SEL\_1)}}
\DoxyCodeLine{965 \textcolor{preprocessor}{\#define RCC\_SAI1CLKSOURCE\_CLKP         RCC\_D2CCIP1R\_SAI1SEL\_2}}
\DoxyCodeLine{966 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{967 \textcolor{preprocessor}{\#define RCC\_SAI1CLKSOURCE\_PLL         (0x00000000U)}}
\DoxyCodeLine{968 \textcolor{preprocessor}{\#define RCC\_SAI1CLKSOURCE\_PLL2         RCC\_CDCCIP1R\_SAI1SEL\_0}}
\DoxyCodeLine{969 \textcolor{preprocessor}{\#define RCC\_SAI1CLKSOURCE\_PLL3         RCC\_CDCCIP1R\_SAI1SEL\_1}}
\DoxyCodeLine{970 \textcolor{preprocessor}{\#define RCC\_SAI1CLKSOURCE\_PIN         (RCC\_CDCCIP1R\_SAI1SEL\_0 | RCC\_CDCCIP1R\_SAI1SEL\_1)}}
\DoxyCodeLine{971 \textcolor{preprocessor}{\#define RCC\_SAI1CLKSOURCE\_CLKP         RCC\_CDCCIP1R\_SAI1SEL\_2}}
\DoxyCodeLine{972 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SAI1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{977 \textcolor{preprocessor}{\#if defined(SAI3)}}
\DoxyCodeLine{981 \textcolor{preprocessor}{\#define RCC\_SAI23CLKSOURCE\_PLL         (0x00000000U)}}
\DoxyCodeLine{982 \textcolor{preprocessor}{\#define RCC\_SAI23CLKSOURCE\_PLL2         RCC\_D2CCIP1R\_SAI23SEL\_0}}
\DoxyCodeLine{983 \textcolor{preprocessor}{\#define RCC\_SAI23CLKSOURCE\_PLL3         RCC\_D2CCIP1R\_SAI23SEL\_1}}
\DoxyCodeLine{984 \textcolor{preprocessor}{\#define RCC\_SAI23CLKSOURCE\_PIN         (RCC\_D2CCIP1R\_SAI23SEL\_0 | RCC\_D2CCIP1R\_SAI23SEL\_1)}}
\DoxyCodeLine{985 \textcolor{preprocessor}{\#define RCC\_SAI23CLKSOURCE\_CLKP         RCC\_D2CCIP1R\_SAI23SEL\_2}}
\DoxyCodeLine{993 \textcolor{preprocessor}{\#define RCC\_SAI2CLKSOURCE\_PLL         RCC\_SAI23CLKSOURCE\_PLL}}
\DoxyCodeLine{994 \textcolor{preprocessor}{\#define RCC\_SAI2CLKSOURCE\_PLL2        RCC\_SAI23CLKSOURCE\_PLL2}}
\DoxyCodeLine{995 \textcolor{preprocessor}{\#define RCC\_SAI2CLKSOURCE\_PLL3        RCC\_SAI23CLKSOURCE\_PLL3}}
\DoxyCodeLine{996 \textcolor{preprocessor}{\#define RCC\_SAI2CLKSOURCE\_PIN         RCC\_SAI23CLKSOURCE\_PIN}}
\DoxyCodeLine{997 \textcolor{preprocessor}{\#define RCC\_SAI2CLKSOURCE\_CLKP        RCC\_SAI23CLKSOURCE\_CLKP}}
\DoxyCodeLine{998 }
\DoxyCodeLine{1006 \textcolor{preprocessor}{\#define RCC\_SAI3CLKSOURCE\_PLL         RCC\_SAI23CLKSOURCE\_PLL}}
\DoxyCodeLine{1007 \textcolor{preprocessor}{\#define RCC\_SAI3CLKSOURCE\_PLL2        RCC\_SAI23CLKSOURCE\_PLL2}}
\DoxyCodeLine{1008 \textcolor{preprocessor}{\#define RCC\_SAI3CLKSOURCE\_PLL3        RCC\_SAI23CLKSOURCE\_PLL3}}
\DoxyCodeLine{1009 \textcolor{preprocessor}{\#define RCC\_SAI3CLKSOURCE\_PIN         RCC\_SAI23CLKSOURCE\_PIN}}
\DoxyCodeLine{1010 \textcolor{preprocessor}{\#define RCC\_SAI3CLKSOURCE\_CLKP        RCC\_SAI23CLKSOURCE\_CLKP}}
\DoxyCodeLine{1014 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1015 }
\DoxyCodeLine{1016 \textcolor{preprocessor}{\#if defined(RCC\_CDCCIP1R\_SAI2ASEL)}}
\DoxyCodeLine{1020 \textcolor{preprocessor}{\#define RCC\_SAI2ACLKSOURCE\_PLL         (0x00000000U)}}
\DoxyCodeLine{1021 \textcolor{preprocessor}{\#define RCC\_SAI2ACLKSOURCE\_PLL2         RCC\_CDCCIP1R\_SAI2ASEL\_0}}
\DoxyCodeLine{1022 \textcolor{preprocessor}{\#define RCC\_SAI2ACLKSOURCE\_PLL3         RCC\_CDCCIP1R\_SAI2ASEL\_1}}
\DoxyCodeLine{1023 \textcolor{preprocessor}{\#define RCC\_SAI2ACLKSOURCE\_PIN         (RCC\_CDCCIP1R\_SAI2ASEL\_0 | RCC\_CDCCIP1R\_SAI2ASEL\_1)}}
\DoxyCodeLine{1024 \textcolor{preprocessor}{\#define RCC\_SAI2ACLKSOURCE\_CLKP         RCC\_CDCCIP1R\_SAI2ASEL\_2}}
\DoxyCodeLine{1025 \textcolor{preprocessor}{\#define RCC\_SAI2ACLKSOURCE\_SPDIF       (RCC\_CDCCIP1R\_SAI2ASEL\_0 | RCC\_CDCCIP1R\_SAI2ASEL\_2)}}
\DoxyCodeLine{1029 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CDCCIP1R\_SAI2ASEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1030 }
\DoxyCodeLine{1031 \textcolor{preprocessor}{\#if defined(RCC\_CDCCIP1R\_SAI2BSEL)}}
\DoxyCodeLine{1035 \textcolor{preprocessor}{\#define RCC\_SAI2BCLKSOURCE\_PLL         (0x00000000U)}}
\DoxyCodeLine{1036 \textcolor{preprocessor}{\#define RCC\_SAI2BCLKSOURCE\_PLL2         RCC\_CDCCIP1R\_SAI2BSEL\_0}}
\DoxyCodeLine{1037 \textcolor{preprocessor}{\#define RCC\_SAI2BCLKSOURCE\_PLL3         RCC\_CDCCIP1R\_SAI2BSEL\_1}}
\DoxyCodeLine{1038 \textcolor{preprocessor}{\#define RCC\_SAI2BCLKSOURCE\_PIN         (RCC\_CDCCIP1R\_SAI2BSEL\_0 | RCC\_CDCCIP1R\_SAI2BSEL\_1)}}
\DoxyCodeLine{1039 \textcolor{preprocessor}{\#define RCC\_SAI2BCLKSOURCE\_CLKP         RCC\_CDCCIP1R\_SAI2BSEL\_2}}
\DoxyCodeLine{1040 \textcolor{preprocessor}{\#define RCC\_SAI2BCLKSOURCE\_SPDIF       (RCC\_CDCCIP1R\_SAI2BSEL\_0 | RCC\_CDCCIP1R\_SAI2BSEL\_2)}}
\DoxyCodeLine{1044 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CDCCIP1R\_SAI2BSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1045 }
\DoxyCodeLine{1046 }
\DoxyCodeLine{1050 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SPI123SEL)}}
\DoxyCodeLine{1051 \textcolor{preprocessor}{\#define RCC\_SPI123CLKSOURCE\_PLL         (0x00000000U)}}
\DoxyCodeLine{1052 \textcolor{preprocessor}{\#define RCC\_SPI123CLKSOURCE\_PLL2         RCC\_D2CCIP1R\_SPI123SEL\_0}}
\DoxyCodeLine{1053 \textcolor{preprocessor}{\#define RCC\_SPI123CLKSOURCE\_PLL3         RCC\_D2CCIP1R\_SPI123SEL\_1}}
\DoxyCodeLine{1054 \textcolor{preprocessor}{\#define RCC\_SPI123CLKSOURCE\_PIN         (RCC\_D2CCIP1R\_SPI123SEL\_0 | RCC\_D2CCIP1R\_SPI123SEL\_1)}}
\DoxyCodeLine{1055 \textcolor{preprocessor}{\#define RCC\_SPI123CLKSOURCE\_CLKP         RCC\_D2CCIP1R\_SPI123SEL\_2}}
\DoxyCodeLine{1056 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1057 \textcolor{preprocessor}{\#define RCC\_SPI123CLKSOURCE\_PLL         (0x00000000U)}}
\DoxyCodeLine{1058 \textcolor{preprocessor}{\#define RCC\_SPI123CLKSOURCE\_PLL2         RCC\_CDCCIP1R\_SPI123SEL\_0}}
\DoxyCodeLine{1059 \textcolor{preprocessor}{\#define RCC\_SPI123CLKSOURCE\_PLL3         RCC\_CDCCIP1R\_SPI123SEL\_1}}
\DoxyCodeLine{1060 \textcolor{preprocessor}{\#define RCC\_SPI123CLKSOURCE\_PIN         (RCC\_CDCCIP1R\_SPI123SEL\_0 | RCC\_CDCCIP1R\_SPI123SEL\_1)}}
\DoxyCodeLine{1061 \textcolor{preprocessor}{\#define RCC\_SPI123CLKSOURCE\_CLKP         RCC\_CDCCIP1R\_SPI123SEL\_2}}
\DoxyCodeLine{1062 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SPI123SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1070 \textcolor{preprocessor}{\#define RCC\_SPI1CLKSOURCE\_PLL         RCC\_SPI123CLKSOURCE\_PLL}}
\DoxyCodeLine{1071 \textcolor{preprocessor}{\#define RCC\_SPI1CLKSOURCE\_PLL2        RCC\_SPI123CLKSOURCE\_PLL2}}
\DoxyCodeLine{1072 \textcolor{preprocessor}{\#define RCC\_SPI1CLKSOURCE\_PLL3        RCC\_SPI123CLKSOURCE\_PLL3}}
\DoxyCodeLine{1073 \textcolor{preprocessor}{\#define RCC\_SPI1CLKSOURCE\_PIN         RCC\_SPI123CLKSOURCE\_PIN}}
\DoxyCodeLine{1074 \textcolor{preprocessor}{\#define RCC\_SPI1CLKSOURCE\_CLKP        RCC\_SPI123CLKSOURCE\_CLKP}}
\DoxyCodeLine{1075 }
\DoxyCodeLine{1083 \textcolor{preprocessor}{\#define RCC\_SPI2CLKSOURCE\_PLL         RCC\_SPI123CLKSOURCE\_PLL}}
\DoxyCodeLine{1084 \textcolor{preprocessor}{\#define RCC\_SPI2CLKSOURCE\_PLL2        RCC\_SPI123CLKSOURCE\_PLL2}}
\DoxyCodeLine{1085 \textcolor{preprocessor}{\#define RCC\_SPI2CLKSOURCE\_PLL3        RCC\_SPI123CLKSOURCE\_PLL3}}
\DoxyCodeLine{1086 \textcolor{preprocessor}{\#define RCC\_SPI2CLKSOURCE\_PIN         RCC\_SPI123CLKSOURCE\_PIN}}
\DoxyCodeLine{1087 \textcolor{preprocessor}{\#define RCC\_SPI2CLKSOURCE\_CLKP        RCC\_SPI123CLKSOURCE\_CLKP}}
\DoxyCodeLine{1088 }
\DoxyCodeLine{1096 \textcolor{preprocessor}{\#define RCC\_SPI3CLKSOURCE\_PLL         RCC\_SPI123CLKSOURCE\_PLL}}
\DoxyCodeLine{1097 \textcolor{preprocessor}{\#define RCC\_SPI3CLKSOURCE\_PLL2        RCC\_SPI123CLKSOURCE\_PLL2}}
\DoxyCodeLine{1098 \textcolor{preprocessor}{\#define RCC\_SPI3CLKSOURCE\_PLL3        RCC\_SPI123CLKSOURCE\_PLL3}}
\DoxyCodeLine{1099 \textcolor{preprocessor}{\#define RCC\_SPI3CLKSOURCE\_PIN         RCC\_SPI123CLKSOURCE\_PIN}}
\DoxyCodeLine{1100 \textcolor{preprocessor}{\#define RCC\_SPI3CLKSOURCE\_CLKP        RCC\_SPI123CLKSOURCE\_CLKP}}
\DoxyCodeLine{1101 }
\DoxyCodeLine{1109 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SPI45SEL)}}
\DoxyCodeLine{1110 \textcolor{preprocessor}{\#define RCC\_SPI45CLKSOURCE\_D2PCLK1     (0x00000000U)}}
\DoxyCodeLine{1111 \textcolor{preprocessor}{\#define RCC\_SPI45CLKSOURCE\_PCLK1        RCC\_SPI45CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{1112 \textcolor{preprocessor}{\#define RCC\_SPI45CLKSOURCE\_PLL2         RCC\_D2CCIP1R\_SPI45SEL\_0}}
\DoxyCodeLine{1113 \textcolor{preprocessor}{\#define RCC\_SPI45CLKSOURCE\_PLL3         RCC\_D2CCIP1R\_SPI45SEL\_1}}
\DoxyCodeLine{1114 \textcolor{preprocessor}{\#define RCC\_SPI45CLKSOURCE\_HSI         (RCC\_D2CCIP1R\_SPI45SEL\_0 | RCC\_D2CCIP1R\_SPI45SEL\_1)}}
\DoxyCodeLine{1115 \textcolor{preprocessor}{\#define RCC\_SPI45CLKSOURCE\_CSI          RCC\_D2CCIP1R\_SPI45SEL\_2}}
\DoxyCodeLine{1116 \textcolor{preprocessor}{\#define RCC\_SPI45CLKSOURCE\_HSE         (RCC\_D2CCIP1R\_SPI45SEL\_0 | RCC\_D2CCIP1R\_SPI45SEL\_2)}}
\DoxyCodeLine{1117 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1118 \textcolor{preprocessor}{\#define RCC\_SPI45CLKSOURCE\_CDPCLK1     (0x00000000U)}}
\DoxyCodeLine{1119 \textcolor{comment}{/* aliases */}}
\DoxyCodeLine{1120 \textcolor{preprocessor}{\#define RCC\_SPI45CLKSOURCE\_D2PCLK1      RCC\_SPI45CLKSOURCE\_CDPCLK1  }\textcolor{comment}{/* D2PCLK1 is used in STM32H74xxx, STM32H75xxx, STM32H72xxx and STM32H73xxx family lines */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1121 \textcolor{preprocessor}{\#define RCC\_SPI45CLKSOURCE\_PCLK1        RCC\_SPI45CLKSOURCE\_CDPCLK1}}
\DoxyCodeLine{1122 \textcolor{preprocessor}{\#define RCC\_SPI45CLKSOURCE\_PLL2         RCC\_CDCCIP1R\_SPI45SEL\_0}}
\DoxyCodeLine{1123 \textcolor{preprocessor}{\#define RCC\_SPI45CLKSOURCE\_PLL3         RCC\_CDCCIP1R\_SPI45SEL\_1}}
\DoxyCodeLine{1124 \textcolor{preprocessor}{\#define RCC\_SPI45CLKSOURCE\_HSI         (RCC\_CDCCIP1R\_SPI45SEL\_0 | RCC\_CDCCIP1R\_SPI45SEL\_1)}}
\DoxyCodeLine{1125 \textcolor{preprocessor}{\#define RCC\_SPI45CLKSOURCE\_CSI          RCC\_CDCCIP1R\_SPI45SEL\_2}}
\DoxyCodeLine{1126 \textcolor{preprocessor}{\#define RCC\_SPI45CLKSOURCE\_HSE         (RCC\_CDCCIP1R\_SPI45SEL\_0 | RCC\_CDCCIP1R\_SPI45SEL\_2)}}
\DoxyCodeLine{1127 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SPI45SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1135 \textcolor{preprocessor}{\#define RCC\_SPI4CLKSOURCE\_D2PCLK1     RCC\_SPI45CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{1136 \textcolor{preprocessor}{\#define RCC\_SPI4CLKSOURCE\_PLL2        RCC\_SPI45CLKSOURCE\_PLL2}}
\DoxyCodeLine{1137 \textcolor{preprocessor}{\#define RCC\_SPI4CLKSOURCE\_PLL3        RCC\_SPI45CLKSOURCE\_PLL3}}
\DoxyCodeLine{1138 \textcolor{preprocessor}{\#define RCC\_SPI4CLKSOURCE\_HSI         RCC\_SPI45CLKSOURCE\_HSI}}
\DoxyCodeLine{1139 \textcolor{preprocessor}{\#define RCC\_SPI4CLKSOURCE\_CSI         RCC\_SPI45CLKSOURCE\_CSI}}
\DoxyCodeLine{1140 \textcolor{preprocessor}{\#define RCC\_SPI4CLKSOURCE\_HSE         RCC\_SPI45CLKSOURCE\_HSE}}
\DoxyCodeLine{1141 }
\DoxyCodeLine{1149 \textcolor{preprocessor}{\#define RCC\_SPI5CLKSOURCE\_D2PCLK1     RCC\_SPI45CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{1150 \textcolor{preprocessor}{\#define RCC\_SPI5CLKSOURCE\_PLL2        RCC\_SPI45CLKSOURCE\_PLL2}}
\DoxyCodeLine{1151 \textcolor{preprocessor}{\#define RCC\_SPI5CLKSOURCE\_PLL3        RCC\_SPI45CLKSOURCE\_PLL3}}
\DoxyCodeLine{1152 \textcolor{preprocessor}{\#define RCC\_SPI5CLKSOURCE\_HSI         RCC\_SPI45CLKSOURCE\_HSI}}
\DoxyCodeLine{1153 \textcolor{preprocessor}{\#define RCC\_SPI5CLKSOURCE\_CSI         RCC\_SPI45CLKSOURCE\_CSI}}
\DoxyCodeLine{1154 \textcolor{preprocessor}{\#define RCC\_SPI5CLKSOURCE\_HSE         RCC\_SPI45CLKSOURCE\_HSE}}
\DoxyCodeLine{1155 }
\DoxyCodeLine{1163 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_SPI6SEL)}}
\DoxyCodeLine{1164 \textcolor{preprocessor}{\#define RCC\_SPI6CLKSOURCE\_D3PCLK1     (0x00000000U)}}
\DoxyCodeLine{1165 \textcolor{preprocessor}{\#define RCC\_SPI6CLKSOURCE\_PCLK4        RCC\_SPI6CLKSOURCE\_D3PCLK1}}
\DoxyCodeLine{1166 \textcolor{preprocessor}{\#define RCC\_SPI6CLKSOURCE\_PLL2         RCC\_D3CCIPR\_SPI6SEL\_0}}
\DoxyCodeLine{1167 \textcolor{preprocessor}{\#define RCC\_SPI6CLKSOURCE\_PLL3         RCC\_D3CCIPR\_SPI6SEL\_1}}
\DoxyCodeLine{1168 \textcolor{preprocessor}{\#define RCC\_SPI6CLKSOURCE\_HSI         (RCC\_D3CCIPR\_SPI6SEL\_0 | RCC\_D3CCIPR\_SPI6SEL\_1)}}
\DoxyCodeLine{1169 \textcolor{preprocessor}{\#define RCC\_SPI6CLKSOURCE\_CSI          RCC\_D3CCIPR\_SPI6SEL\_2}}
\DoxyCodeLine{1170 \textcolor{preprocessor}{\#define RCC\_SPI6CLKSOURCE\_HSE         (RCC\_D3CCIPR\_SPI6SEL\_0 | RCC\_D3CCIPR\_SPI6SEL\_2)}}
\DoxyCodeLine{1171 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1172 \textcolor{preprocessor}{\#define RCC\_SPI6CLKSOURCE\_SRDPCLK4    (0x00000000U)}}
\DoxyCodeLine{1173 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{1174 \textcolor{preprocessor}{\#define RCC\_SPI6CLKSOURCE\_D3PCLK1      RCC\_SPI6CLKSOURCE\_SRDPCLK4  }\textcolor{comment}{/* D3PCLK1 is used in STM32H74xxx, STM32H75xxx, STM32H72xxx and STM32H73xxx family lines */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1175 \textcolor{preprocessor}{\#define RCC\_SPI6CLKSOURCE\_PCLK4        RCC\_SPI6CLKSOURCE\_SRDPCLK4}}
\DoxyCodeLine{1176 \textcolor{preprocessor}{\#define RCC\_SPI6CLKSOURCE\_PLL2         RCC\_SRDCCIPR\_SPI6SEL\_0}}
\DoxyCodeLine{1177 \textcolor{preprocessor}{\#define RCC\_SPI6CLKSOURCE\_PLL3         RCC\_SRDCCIPR\_SPI6SEL\_1}}
\DoxyCodeLine{1178 \textcolor{preprocessor}{\#define RCC\_SPI6CLKSOURCE\_HSI         (RCC\_SRDCCIPR\_SPI6SEL\_0 | RCC\_SRDCCIPR\_SPI6SEL\_1)}}
\DoxyCodeLine{1179 \textcolor{preprocessor}{\#define RCC\_SPI6CLKSOURCE\_CSI          RCC\_SRDCCIPR\_SPI6SEL\_2}}
\DoxyCodeLine{1180 \textcolor{preprocessor}{\#define RCC\_SPI6CLKSOURCE\_HSE         (RCC\_SRDCCIPR\_SPI6SEL\_0 | RCC\_SRDCCIPR\_SPI6SEL\_2)}}
\DoxyCodeLine{1181 \textcolor{preprocessor}{\#define RCC\_SPI6CLKSOURCE\_PIN         (RCC\_SRDCCIPR\_SPI6SEL\_1 | RCC\_SRDCCIPR\_SPI6SEL\_2)}}
\DoxyCodeLine{1182 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_SPI6SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1183 }
\DoxyCodeLine{1189 \textcolor{preprocessor}{\#if defined(SAI4\_Block\_A)}}
\DoxyCodeLine{1193 \textcolor{preprocessor}{\#define RCC\_SAI4ACLKSOURCE\_PLL         (0x00000000U)}}
\DoxyCodeLine{1194 \textcolor{preprocessor}{\#define RCC\_SAI4ACLKSOURCE\_PLL2         RCC\_D3CCIPR\_SAI4ASEL\_0}}
\DoxyCodeLine{1195 \textcolor{preprocessor}{\#define RCC\_SAI4ACLKSOURCE\_PLL3         RCC\_D3CCIPR\_SAI4ASEL\_1}}
\DoxyCodeLine{1196 \textcolor{preprocessor}{\#define RCC\_SAI4ACLKSOURCE\_PIN         (RCC\_D3CCIPR\_SAI4ASEL\_0 | RCC\_D3CCIPR\_SAI4ASEL\_1)}}
\DoxyCodeLine{1197 \textcolor{preprocessor}{\#define RCC\_SAI4ACLKSOURCE\_CLKP         RCC\_D3CCIPR\_SAI4ASEL\_2}}
\DoxyCodeLine{1198 \textcolor{preprocessor}{\#if defined(RCC\_VER\_3\_0)}}
\DoxyCodeLine{1199 \textcolor{preprocessor}{\#define RCC\_SAI4ACLKSOURCE\_SPDIF       (RCC\_D3CCIPR\_SAI4ASEL\_2 | RCC\_D3CCIPR\_SAI4ASEL\_0)}}
\DoxyCodeLine{1200 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*RCC\_VER\_3\_0*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1201 }
\DoxyCodeLine{1205 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI4\_Block\_A */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1206 }
\DoxyCodeLine{1207 }
\DoxyCodeLine{1208 }
\DoxyCodeLine{1209 \textcolor{preprocessor}{\#if defined(SAI4\_Block\_B)}}
\DoxyCodeLine{1213 \textcolor{preprocessor}{\#define RCC\_SAI4BCLKSOURCE\_PLL         (0x00000000U)}}
\DoxyCodeLine{1214 \textcolor{preprocessor}{\#define RCC\_SAI4BCLKSOURCE\_PLL2         RCC\_D3CCIPR\_SAI4BSEL\_0}}
\DoxyCodeLine{1215 \textcolor{preprocessor}{\#define RCC\_SAI4BCLKSOURCE\_PLL3         RCC\_D3CCIPR\_SAI4BSEL\_1}}
\DoxyCodeLine{1216 \textcolor{preprocessor}{\#define RCC\_SAI4BCLKSOURCE\_PIN         (RCC\_D3CCIPR\_SAI4BSEL\_0 | RCC\_D3CCIPR\_SAI4BSEL\_1)}}
\DoxyCodeLine{1217 \textcolor{preprocessor}{\#define RCC\_SAI4BCLKSOURCE\_CLKP         RCC\_D3CCIPR\_SAI4BSEL\_2}}
\DoxyCodeLine{1218 \textcolor{preprocessor}{\#if defined(RCC\_VER\_3\_0)}}
\DoxyCodeLine{1219 \textcolor{preprocessor}{\#define RCC\_SAI4BCLKSOURCE\_SPDIF       (RCC\_D3CCIPR\_SAI4BSEL\_2 | RCC\_D3CCIPR\_SAI4BSEL\_0)}}
\DoxyCodeLine{1220 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_VER\_3\_0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1221 }
\DoxyCodeLine{1225 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI4\_Block\_B */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1226 }
\DoxyCodeLine{1227 }
\DoxyCodeLine{1231 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_LPTIM1SEL)}}
\DoxyCodeLine{1232 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_D2PCLK1        (0x00000000U)}}
\DoxyCodeLine{1233 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{1234 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_PCLK1         RCC\_LPTIM1CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{1235 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_PLL2          RCC\_D2CCIP2R\_LPTIM1SEL\_0}}
\DoxyCodeLine{1236 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_PLL3          RCC\_D2CCIP2R\_LPTIM1SEL\_1}}
\DoxyCodeLine{1237 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_LSE          (RCC\_D2CCIP2R\_LPTIM1SEL\_0 | RCC\_D2CCIP2R\_LPTIM1SEL\_1)}}
\DoxyCodeLine{1238 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_LSI           RCC\_D2CCIP2R\_LPTIM1SEL\_2}}
\DoxyCodeLine{1239 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_CLKP         (RCC\_D2CCIP2R\_LPTIM1SEL\_0 | RCC\_D2CCIP2R\_LPTIM1SEL\_2)}}
\DoxyCodeLine{1240 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1241 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_CDPCLK1        (0x00000000U)}}
\DoxyCodeLine{1242 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{1243 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_PCLK1         RCC\_LPTIM1CLKSOURCE\_CDPCLK1}}
\DoxyCodeLine{1244 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_D2PCLK1       RCC\_LPTIM1CLKSOURCE\_CDPCLK1}}
\DoxyCodeLine{1245 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_PLL2          RCC\_CDCCIP2R\_LPTIM1SEL\_0}}
\DoxyCodeLine{1246 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_PLL3          RCC\_CDCCIP2R\_LPTIM1SEL\_1}}
\DoxyCodeLine{1247 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_LSE          (RCC\_CDCCIP2R\_LPTIM1SEL\_0 | RCC\_CDCCIP2R\_LPTIM1SEL\_1)}}
\DoxyCodeLine{1248 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_LSI           RCC\_CDCCIP2R\_LPTIM1SEL\_2}}
\DoxyCodeLine{1249 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_CLKP         (RCC\_CDCCIP2R\_LPTIM1SEL\_0 | RCC\_CDCCIP2R\_LPTIM1SEL\_2)}}
\DoxyCodeLine{1250 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_LPTIM1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1251 }
\DoxyCodeLine{1259 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_LPTIM2SEL)}}
\DoxyCodeLine{1260 \textcolor{preprocessor}{\#define RCC\_LPTIM2CLKSOURCE\_D3PCLK1       (0x00000000U)}}
\DoxyCodeLine{1261 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{1262 \textcolor{preprocessor}{\#define RCC\_LPTIM2CLKSOURCE\_PCLK4         RCC\_LPTIM2CLKSOURCE\_D3PCLK1}}
\DoxyCodeLine{1263 \textcolor{preprocessor}{\#define RCC\_LPTIM2CLKSOURCE\_PLL2          RCC\_D3CCIPR\_LPTIM2SEL\_0}}
\DoxyCodeLine{1264 \textcolor{preprocessor}{\#define RCC\_LPTIM2CLKSOURCE\_PLL3          RCC\_D3CCIPR\_LPTIM2SEL\_1}}
\DoxyCodeLine{1265 \textcolor{preprocessor}{\#define RCC\_LPTIM2CLKSOURCE\_LSE          (RCC\_D3CCIPR\_LPTIM2SEL\_0 | RCC\_D3CCIPR\_LPTIM2SEL\_1)}}
\DoxyCodeLine{1266 \textcolor{preprocessor}{\#define RCC\_LPTIM2CLKSOURCE\_LSI           RCC\_D3CCIPR\_LPTIM2SEL\_2}}
\DoxyCodeLine{1267 \textcolor{preprocessor}{\#define RCC\_LPTIM2CLKSOURCE\_CLKP         (RCC\_D3CCIPR\_LPTIM2SEL\_0 | RCC\_D3CCIPR\_LPTIM2SEL\_2)}}
\DoxyCodeLine{1268 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1269 \textcolor{preprocessor}{\#define RCC\_LPTIM2CLKSOURCE\_SRDPCLK4       (0x00000000U)}}
\DoxyCodeLine{1270 \textcolor{comment}{/*alias*/}}
\DoxyCodeLine{1271 \textcolor{preprocessor}{\#define RCC\_LPTIM2CLKSOURCE\_PCLK4         RCC\_LPTIM2CLKSOURCE\_SRDPCLK4}}
\DoxyCodeLine{1272 \textcolor{preprocessor}{\#define RCC\_LPTIM2CLKSOURCE\_D3PCLK1       RCC\_LPTIM2CLKSOURCE\_SRDPCLK4}}
\DoxyCodeLine{1273 \textcolor{preprocessor}{\#define RCC\_LPTIM2CLKSOURCE\_PLL2          RCC\_SRDCCIPR\_LPTIM2SEL\_0}}
\DoxyCodeLine{1274 \textcolor{preprocessor}{\#define RCC\_LPTIM2CLKSOURCE\_PLL3          RCC\_SRDCCIPR\_LPTIM2SEL\_1}}
\DoxyCodeLine{1275 \textcolor{preprocessor}{\#define RCC\_LPTIM2CLKSOURCE\_LSE          (RCC\_SRDCCIPR\_LPTIM2SEL\_0 | RCC\_SRDCCIPR\_LPTIM2SEL\_1)}}
\DoxyCodeLine{1276 \textcolor{preprocessor}{\#define RCC\_LPTIM2CLKSOURCE\_LSI           RCC\_SRDCCIPR\_LPTIM2SEL\_2}}
\DoxyCodeLine{1277 \textcolor{preprocessor}{\#define RCC\_LPTIM2CLKSOURCE\_CLKP         (RCC\_SRDCCIPR\_LPTIM2SEL\_0 | RCC\_SRDCCIPR\_LPTIM2SEL\_2)}}
\DoxyCodeLine{1278 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_LPTIM2SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1286 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_LPTIM345SEL)}}
\DoxyCodeLine{1287 \textcolor{preprocessor}{\#define RCC\_LPTIM345CLKSOURCE\_D3PCLK1        (0x00000000U)}}
\DoxyCodeLine{1288 \textcolor{comment}{/* alias*/}}
\DoxyCodeLine{1289 \textcolor{preprocessor}{\#define RCC\_LPTIM345CLKSOURCE\_PCLK4         RCC\_LPTIM345CLKSOURCE\_D3PCLK1}}
\DoxyCodeLine{1290 \textcolor{preprocessor}{\#define RCC\_LPTIM345CLKSOURCE\_PLL2          RCC\_D3CCIPR\_LPTIM345SEL\_0}}
\DoxyCodeLine{1291 \textcolor{preprocessor}{\#define RCC\_LPTIM345CLKSOURCE\_PLL3          RCC\_D3CCIPR\_LPTIM345SEL\_1}}
\DoxyCodeLine{1292 \textcolor{preprocessor}{\#define RCC\_LPTIM345CLKSOURCE\_LSE          (RCC\_D3CCIPR\_LPTIM345SEL\_0 | RCC\_D3CCIPR\_LPTIM345SEL\_1)}}
\DoxyCodeLine{1293 \textcolor{preprocessor}{\#define RCC\_LPTIM345CLKSOURCE\_LSI           RCC\_D3CCIPR\_LPTIM345SEL\_2}}
\DoxyCodeLine{1294 \textcolor{preprocessor}{\#define RCC\_LPTIM345CLKSOURCE\_CLKP         (RCC\_D3CCIPR\_LPTIM345SEL\_0 | RCC\_D3CCIPR\_LPTIM345SEL\_2)}}
\DoxyCodeLine{1295 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1296 \textcolor{preprocessor}{\#define RCC\_LPTIM345CLKSOURCE\_SRDPCLK4      (0x00000000U)}}
\DoxyCodeLine{1297 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{1298 \textcolor{preprocessor}{\#define RCC\_LPTIM345CLKSOURCE\_PCLK4         RCC\_LPTIM345CLKSOURCE\_SRDPCLK4}}
\DoxyCodeLine{1299 \textcolor{preprocessor}{\#define RCC\_LPTIM345CLKSOURCE\_D3PCLK1       RCC\_LPTIM345CLKSOURCE\_SRDPCLK4}}
\DoxyCodeLine{1300 \textcolor{preprocessor}{\#define RCC\_LPTIM345CLKSOURCE\_PLL2          RCC\_SRDCCIPR\_LPTIM3SEL\_0}}
\DoxyCodeLine{1301 \textcolor{preprocessor}{\#define RCC\_LPTIM345CLKSOURCE\_PLL3          RCC\_SRDCCIPR\_LPTIM3SEL\_1}}
\DoxyCodeLine{1302 \textcolor{preprocessor}{\#define RCC\_LPTIM345CLKSOURCE\_LSE          (RCC\_SRDCCIPR\_LPTIM3SEL\_0 | RCC\_SRDCCIPR\_LPTIM3SEL\_1)}}
\DoxyCodeLine{1303 \textcolor{preprocessor}{\#define RCC\_LPTIM345CLKSOURCE\_LSI           RCC\_SRDCCIPR\_LPTIM3SEL\_2}}
\DoxyCodeLine{1304 \textcolor{preprocessor}{\#define RCC\_LPTIM345CLKSOURCE\_CLKP         (RCC\_SRDCCIPR\_LPTIM3SEL\_0 | RCC\_SRDCCIPR\_LPTIM3SEL\_2)}}
\DoxyCodeLine{1305 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_LPTIM345SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1313 \textcolor{preprocessor}{\#define RCC\_LPTIM3CLKSOURCE\_D3PCLK1       RCC\_LPTIM345CLKSOURCE\_D3PCLK1}}
\DoxyCodeLine{1314 \textcolor{preprocessor}{\#define RCC\_LPTIM3CLKSOURCE\_PLL2          RCC\_LPTIM345CLKSOURCE\_PLL2}}
\DoxyCodeLine{1315 \textcolor{preprocessor}{\#define RCC\_LPTIM3CLKSOURCE\_PLL3          RCC\_LPTIM345CLKSOURCE\_PLL3}}
\DoxyCodeLine{1316 \textcolor{preprocessor}{\#define RCC\_LPTIM3CLKSOURCE\_LSE           RCC\_LPTIM345CLKSOURCE\_LSE}}
\DoxyCodeLine{1317 \textcolor{preprocessor}{\#define RCC\_LPTIM3CLKSOURCE\_LSI           RCC\_LPTIM345CLKSOURCE\_LSI}}
\DoxyCodeLine{1318 \textcolor{preprocessor}{\#define RCC\_LPTIM3CLKSOURCE\_CLKP          RCC\_LPTIM345CLKSOURCE\_CLKP}}
\DoxyCodeLine{1319 }
\DoxyCodeLine{1323 \textcolor{preprocessor}{\#if defined(LPTIM4)}}
\DoxyCodeLine{1327 \textcolor{preprocessor}{\#define RCC\_LPTIM4CLKSOURCE\_D3PCLK1       RCC\_LPTIM345CLKSOURCE\_D3PCLK1}}
\DoxyCodeLine{1328 \textcolor{preprocessor}{\#define RCC\_LPTIM4CLKSOURCE\_PLL2          RCC\_LPTIM345CLKSOURCE\_PLL2}}
\DoxyCodeLine{1329 \textcolor{preprocessor}{\#define RCC\_LPTIM4CLKSOURCE\_PLL3          RCC\_LPTIM345CLKSOURCE\_PLL3}}
\DoxyCodeLine{1330 \textcolor{preprocessor}{\#define RCC\_LPTIM4CLKSOURCE\_LSE           RCC\_LPTIM345CLKSOURCE\_LSE}}
\DoxyCodeLine{1331 \textcolor{preprocessor}{\#define RCC\_LPTIM4CLKSOURCE\_LSI           RCC\_LPTIM345CLKSOURCE\_LSI}}
\DoxyCodeLine{1332 \textcolor{preprocessor}{\#define RCC\_LPTIM4CLKSOURCE\_CLKP          RCC\_LPTIM345CLKSOURCE\_CLKP}}
\DoxyCodeLine{1336 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LPTIM4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1337 }
\DoxyCodeLine{1338 \textcolor{preprocessor}{\#if defined(LPTIM5)}}
\DoxyCodeLine{1342 \textcolor{preprocessor}{\#define RCC\_LPTIM5CLKSOURCE\_D3PCLK1       RCC\_LPTIM345CLKSOURCE\_D3PCLK1}}
\DoxyCodeLine{1343 \textcolor{preprocessor}{\#define RCC\_LPTIM5CLKSOURCE\_PLL2          RCC\_LPTIM345CLKSOURCE\_PLL2}}
\DoxyCodeLine{1344 \textcolor{preprocessor}{\#define RCC\_LPTIM5CLKSOURCE\_PLL3          RCC\_LPTIM345CLKSOURCE\_PLL3}}
\DoxyCodeLine{1345 \textcolor{preprocessor}{\#define RCC\_LPTIM5CLKSOURCE\_LSE           RCC\_LPTIM345CLKSOURCE\_LSE}}
\DoxyCodeLine{1346 \textcolor{preprocessor}{\#define RCC\_LPTIM5CLKSOURCE\_LSI           RCC\_LPTIM345CLKSOURCE\_LSI}}
\DoxyCodeLine{1347 \textcolor{preprocessor}{\#define RCC\_LPTIM5CLKSOURCE\_CLKP          RCC\_LPTIM345CLKSOURCE\_CLKP}}
\DoxyCodeLine{1348 }
\DoxyCodeLine{1352 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LPTIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1353 }
\DoxyCodeLine{1354 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{1358 \textcolor{preprocessor}{\#define RCC\_QSPICLKSOURCE\_D1HCLK       (0x00000000U)}}
\DoxyCodeLine{1359 \textcolor{preprocessor}{\#define RCC\_QSPICLKSOURCE\_PLL          RCC\_D1CCIPR\_QSPISEL\_0}}
\DoxyCodeLine{1360 \textcolor{preprocessor}{\#define RCC\_QSPICLKSOURCE\_PLL2         RCC\_D1CCIPR\_QSPISEL\_1}}
\DoxyCodeLine{1361 \textcolor{preprocessor}{\#define RCC\_QSPICLKSOURCE\_CLKP         RCC\_D1CCIPR\_QSPISEL}}
\DoxyCodeLine{1362 }
\DoxyCodeLine{1366 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1367 }
\DoxyCodeLine{1368 }
\DoxyCodeLine{1369 \textcolor{preprocessor}{\#if defined(OCTOSPI1) || defined(OCTOSPI2)}}
\DoxyCodeLine{1374 \textcolor{preprocessor}{\#if defined(RCC\_CDCCIPR\_OCTOSPISEL)}}
\DoxyCodeLine{1375 \textcolor{preprocessor}{\#define RCC\_OSPICLKSOURCE\_CDHCLK       (0x00000000U)}}
\DoxyCodeLine{1376 \textcolor{comment}{/*aliases*/}}
\DoxyCodeLine{1377 \textcolor{preprocessor}{\#define RCC\_OSPICLKSOURCE\_D1HCLK       RCC\_OSPICLKSOURCE\_CDHCLK}}
\DoxyCodeLine{1378 \textcolor{preprocessor}{\#define RCC\_OSPICLKSOURCE\_HCLK         RCC\_OSPICLKSOURCE\_CDHCLK}}
\DoxyCodeLine{1379 \textcolor{preprocessor}{\#define RCC\_OSPICLKSOURCE\_PLL          RCC\_CDCCIPR\_OCTOSPISEL\_0}}
\DoxyCodeLine{1380 \textcolor{preprocessor}{\#define RCC\_OSPICLKSOURCE\_PLL2         RCC\_CDCCIPR\_OCTOSPISEL\_1}}
\DoxyCodeLine{1381 \textcolor{preprocessor}{\#define RCC\_OSPICLKSOURCE\_CLKP         RCC\_CDCCIPR\_OCTOSPISEL}}
\DoxyCodeLine{1382 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1383 \textcolor{preprocessor}{\#define RCC\_OSPICLKSOURCE\_D1HCLK       (0x00000000U)}}
\DoxyCodeLine{1384 \textcolor{preprocessor}{\#define RCC\_OSPICLKSOURCE\_HCLK         RCC\_OSPICLKSOURCE\_D1HCLK}}
\DoxyCodeLine{1385 \textcolor{preprocessor}{\#define RCC\_OSPICLKSOURCE\_PLL          RCC\_D1CCIPR\_OCTOSPISEL\_0}}
\DoxyCodeLine{1386 \textcolor{preprocessor}{\#define RCC\_OSPICLKSOURCE\_PLL2         RCC\_D1CCIPR\_OCTOSPISEL\_1}}
\DoxyCodeLine{1387 \textcolor{preprocessor}{\#define RCC\_OSPICLKSOURCE\_CLKP         RCC\_D1CCIPR\_OCTOSPISEL}}
\DoxyCodeLine{1388 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CDCCIPR\_OCTOSPISEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1389 }
\DoxyCodeLine{1390 }
\DoxyCodeLine{1394 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined(OCTOSPI1) || defined(OCTOSPI2) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1395 }
\DoxyCodeLine{1396 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{1400 \textcolor{preprocessor}{\#define RCC\_DSICLKSOURCE\_PHY       (0x00000000U)}}
\DoxyCodeLine{1401 \textcolor{preprocessor}{\#define RCC\_DSICLKSOURCE\_PLL2       RCC\_D1CCIPR\_DSISEL}}
\DoxyCodeLine{1402 }
\DoxyCodeLine{1406 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1407 }
\DoxyCodeLine{1411 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_FMCSEL)}}
\DoxyCodeLine{1412 \textcolor{preprocessor}{\#define RCC\_FMCCLKSOURCE\_D1HCLK       (0x00000000U)}}
\DoxyCodeLine{1413 \textcolor{preprocessor}{\#define RCC\_FMCCLKSOURCE\_HCLK         RCC\_FMCCLKSOURCE\_D1HCLK}}
\DoxyCodeLine{1414 \textcolor{preprocessor}{\#define RCC\_FMCCLKSOURCE\_PLL          RCC\_D1CCIPR\_FMCSEL\_0}}
\DoxyCodeLine{1415 \textcolor{preprocessor}{\#define RCC\_FMCCLKSOURCE\_PLL2         RCC\_D1CCIPR\_FMCSEL\_1}}
\DoxyCodeLine{1416 \textcolor{preprocessor}{\#define RCC\_FMCCLKSOURCE\_CLKP         RCC\_D1CCIPR\_FMCSEL}}
\DoxyCodeLine{1417 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1418 \textcolor{preprocessor}{\#define RCC\_FMCCLKSOURCE\_CDHCLK       (0x00000000U)}}
\DoxyCodeLine{1419 \textcolor{preprocessor}{\#define RCC\_FMCCLKSOURCE\_HCLK         RCC\_FMCCLKSOURCE\_CDHCLK}}
\DoxyCodeLine{1420 \textcolor{comment}{/*alias*/}}
\DoxyCodeLine{1421 \textcolor{preprocessor}{\#define RCC\_FMCCLKSOURCE\_D1HCLK       RCC\_FMCCLKSOURCE\_CDHCLK}}
\DoxyCodeLine{1422 \textcolor{preprocessor}{\#define RCC\_FMCCLKSOURCE\_PLL          RCC\_CDCCIPR\_FMCSEL\_0}}
\DoxyCodeLine{1423 \textcolor{preprocessor}{\#define RCC\_FMCCLKSOURCE\_PLL2         RCC\_CDCCIPR\_FMCSEL\_1}}
\DoxyCodeLine{1424 \textcolor{preprocessor}{\#define RCC\_FMCCLKSOURCE\_CLKP         RCC\_CDCCIPR\_FMCSEL}}
\DoxyCodeLine{1425 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_FMCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1430 \textcolor{preprocessor}{\#if defined(FDCAN1) || defined(FDCAN2)}}
\DoxyCodeLine{1434 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_FDCANSEL)}}
\DoxyCodeLine{1435 \textcolor{preprocessor}{\#define RCC\_FDCANCLKSOURCE\_HSE         (0x00000000U)}}
\DoxyCodeLine{1436 \textcolor{preprocessor}{\#define RCC\_FDCANCLKSOURCE\_PLL          RCC\_D2CCIP1R\_FDCANSEL\_0}}
\DoxyCodeLine{1437 \textcolor{preprocessor}{\#define RCC\_FDCANCLKSOURCE\_PLL2         RCC\_D2CCIP1R\_FDCANSEL\_1}}
\DoxyCodeLine{1438 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1439 \textcolor{preprocessor}{\#define RCC\_FDCANCLKSOURCE\_HSE         (0x00000000U)}}
\DoxyCodeLine{1440 \textcolor{preprocessor}{\#define RCC\_FDCANCLKSOURCE\_PLL          RCC\_CDCCIP1R\_FDCANSEL\_0}}
\DoxyCodeLine{1441 \textcolor{preprocessor}{\#define RCC\_FDCANCLKSOURCE\_PLL2         RCC\_CDCCIP1R\_FDCANSEL\_1}}
\DoxyCodeLine{1442 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* D3\_SRAM\_BASE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1446 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*FDCAN1 || FDCAN2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1447 }
\DoxyCodeLine{1448 }
\DoxyCodeLine{1452 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_SDMMCSEL)}}
\DoxyCodeLine{1453 \textcolor{preprocessor}{\#define RCC\_SDMMCCLKSOURCE\_PLL           (0x00000000U)}}
\DoxyCodeLine{1454 \textcolor{preprocessor}{\#define RCC\_SDMMCCLKSOURCE\_PLL2           RCC\_D1CCIPR\_SDMMCSEL}}
\DoxyCodeLine{1455 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1456 \textcolor{preprocessor}{\#define RCC\_SDMMCCLKSOURCE\_PLL           (0x00000000U)}}
\DoxyCodeLine{1457 \textcolor{preprocessor}{\#define RCC\_SDMMCCLKSOURCE\_PLL2           RCC\_CDCCIPR\_SDMMCSEL}}
\DoxyCodeLine{1458 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_SDMMCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1467 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_ADCSEL\_0)}}
\DoxyCodeLine{1468 \textcolor{preprocessor}{\#define RCC\_ADCCLKSOURCE\_PLL2       (0x00000000U)}}
\DoxyCodeLine{1469 \textcolor{preprocessor}{\#define RCC\_ADCCLKSOURCE\_PLL3       RCC\_D3CCIPR\_ADCSEL\_0}}
\DoxyCodeLine{1470 \textcolor{preprocessor}{\#define RCC\_ADCCLKSOURCE\_CLKP       RCC\_D3CCIPR\_ADCSEL\_1}}
\DoxyCodeLine{1471 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1472 \textcolor{preprocessor}{\#define RCC\_ADCCLKSOURCE\_PLL2       (0x00000000U)}}
\DoxyCodeLine{1473 \textcolor{preprocessor}{\#define RCC\_ADCCLKSOURCE\_PLL3       RCC\_SRDCCIPR\_ADCSEL\_0}}
\DoxyCodeLine{1474 \textcolor{preprocessor}{\#define RCC\_ADCCLKSOURCE\_CLKP       RCC\_SRDCCIPR\_ADCSEL\_1}}
\DoxyCodeLine{1475 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_ADCSEL\_0  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1483 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SWPSEL)}}
\DoxyCodeLine{1484 \textcolor{preprocessor}{\#define RCC\_SWPMI1CLKSOURCE\_D2PCLK1       (0x00000000U)}}
\DoxyCodeLine{1485 \textcolor{preprocessor}{\#define RCC\_SWPMI1CLKSOURCE\_HSI            RCC\_D2CCIP1R\_SWPSEL}}
\DoxyCodeLine{1486 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1487 \textcolor{preprocessor}{\#define RCC\_SWPMI1CLKSOURCE\_CDPCLK1       (0x00000000U)}}
\DoxyCodeLine{1488 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{1489 \textcolor{preprocessor}{\#define RCC\_SWPMI1CLKSOURCE\_D2PCLK1        RCC\_SWPMI1CLKSOURCE\_CDPCLK1}}
\DoxyCodeLine{1490 \textcolor{preprocessor}{\#define RCC\_SWPMI1CLKSOURCE\_HSI            RCC\_CDCCIP1R\_SWPSEL}}
\DoxyCodeLine{1491 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SWPSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1499 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_DFSDM1SEL)}}
\DoxyCodeLine{1500 \textcolor{preprocessor}{\#define RCC\_DFSDM1CLKSOURCE\_D2PCLK1        (0x00000000U)}}
\DoxyCodeLine{1501 \textcolor{preprocessor}{\#define RCC\_DFSDM1CLKSOURCE\_SYS            RCC\_D2CCIP1R\_DFSDM1SEL}}
\DoxyCodeLine{1502 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1503 \textcolor{preprocessor}{\#define RCC\_DFSDM1CLKSOURCE\_CDPCLK1        (0x00000000U)}}
\DoxyCodeLine{1504 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{1505 \textcolor{preprocessor}{\#define RCC\_DFSDM1CLKSOURCE\_D2PCLK1        RCC\_DFSDM1CLKSOURCE\_CDPCLK1}}
\DoxyCodeLine{1506 \textcolor{preprocessor}{\#define RCC\_DFSDM1CLKSOURCE\_SYS            RCC\_CDCCIP1R\_DFSDM1SEL}}
\DoxyCodeLine{1507 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_DFSDM1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1512 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{1516 \textcolor{preprocessor}{\#define RCC\_DFSDM2CLKSOURCE\_SRDPCLK4       (0x00000000U)}}
\DoxyCodeLine{1517 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{1518 \textcolor{preprocessor}{\#define RCC\_DFSDM2CLKSOURCE\_SRDPCLK1       RCC\_DFSDM2CLKSOURCE\_SRDPCLK4}}
\DoxyCodeLine{1519 \textcolor{preprocessor}{\#define RCC\_DFSDM2CLKSOURCE\_SYS            RCC\_SRDCCIPR\_DFSDM2SEL}}
\DoxyCodeLine{1523 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1524 }
\DoxyCodeLine{1528 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SPDIFSEL\_0)}}
\DoxyCodeLine{1529 \textcolor{preprocessor}{\#define RCC\_SPDIFRXCLKSOURCE\_PLL        (0x00000000U)}}
\DoxyCodeLine{1530 \textcolor{preprocessor}{\#define RCC\_SPDIFRXCLKSOURCE\_PLL2       RCC\_D2CCIP1R\_SPDIFSEL\_0}}
\DoxyCodeLine{1531 \textcolor{preprocessor}{\#define RCC\_SPDIFRXCLKSOURCE\_PLL3       RCC\_D2CCIP1R\_SPDIFSEL\_1}}
\DoxyCodeLine{1532 \textcolor{preprocessor}{\#define RCC\_SPDIFRXCLKSOURCE\_HSI        RCC\_D2CCIP1R\_SPDIFSEL}}
\DoxyCodeLine{1533 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1534 \textcolor{preprocessor}{\#define RCC\_SPDIFRXCLKSOURCE\_PLL        (0x00000000U)}}
\DoxyCodeLine{1535 \textcolor{preprocessor}{\#define RCC\_SPDIFRXCLKSOURCE\_PLL2       RCC\_CDCCIP1R\_SPDIFSEL\_0}}
\DoxyCodeLine{1536 \textcolor{preprocessor}{\#define RCC\_SPDIFRXCLKSOURCE\_PLL3       RCC\_CDCCIP1R\_SPDIFSEL\_1}}
\DoxyCodeLine{1537 \textcolor{preprocessor}{\#define RCC\_SPDIFRXCLKSOURCE\_HSI        RCC\_CDCCIP1R\_SPDIFSEL}}
\DoxyCodeLine{1538 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SPDIFSEL\_0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1546 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_CECSEL\_0)}}
\DoxyCodeLine{1547 \textcolor{preprocessor}{\#define RCC\_CECCLKSOURCE\_LSE        (0x00000000U)}}
\DoxyCodeLine{1548 \textcolor{preprocessor}{\#define RCC\_CECCLKSOURCE\_LSI         RCC\_D2CCIP2R\_CECSEL\_0}}
\DoxyCodeLine{1549 \textcolor{preprocessor}{\#define RCC\_CECCLKSOURCE\_CSI         RCC\_D2CCIP2R\_CECSEL\_1}}
\DoxyCodeLine{1550 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1551 \textcolor{preprocessor}{\#define RCC\_CECCLKSOURCE\_LSE        (0x00000000U)}}
\DoxyCodeLine{1552 \textcolor{preprocessor}{\#define RCC\_CECCLKSOURCE\_LSI         RCC\_CDCCIP2R\_CECSEL\_0}}
\DoxyCodeLine{1553 \textcolor{preprocessor}{\#define RCC\_CECCLKSOURCE\_CSI         RCC\_CDCCIP2R\_CECSEL\_1}}
\DoxyCodeLine{1554 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_CECSEL\_0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1563 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_CKPERSEL\_0)}}
\DoxyCodeLine{1564 \textcolor{preprocessor}{\#define RCC\_CLKPSOURCE\_HSI        (0x00000000U)}}
\DoxyCodeLine{1565 \textcolor{preprocessor}{\#define RCC\_CLKPSOURCE\_CSI         RCC\_D1CCIPR\_CKPERSEL\_0}}
\DoxyCodeLine{1566 \textcolor{preprocessor}{\#define RCC\_CLKPSOURCE\_HSE         RCC\_D1CCIPR\_CKPERSEL\_1}}
\DoxyCodeLine{1567 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1568 \textcolor{preprocessor}{\#define RCC\_CLKPSOURCE\_HSI        (0x00000000U)}}
\DoxyCodeLine{1569 \textcolor{preprocessor}{\#define RCC\_CLKPSOURCE\_CSI         RCC\_CDCCIPR\_CKPERSEL\_0}}
\DoxyCodeLine{1570 \textcolor{preprocessor}{\#define RCC\_CLKPSOURCE\_HSE         RCC\_CDCCIPR\_CKPERSEL\_1}}
\DoxyCodeLine{1571 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_CKPERSEL\_0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1579 \textcolor{preprocessor}{\#define RCC\_TIMPRES\_DESACTIVATED        (0x00000000U)}}
\DoxyCodeLine{1580 \textcolor{preprocessor}{\#define RCC\_TIMPRES\_ACTIVATED            RCC\_CFGR\_TIMPRE}}
\DoxyCodeLine{1581 }
\DoxyCodeLine{1586 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{1587 }
\DoxyCodeLine{1591 \textcolor{preprocessor}{\#define RCC\_BOOT\_C1        RCC\_GCR\_BOOT\_C1}}
\DoxyCodeLine{1592 \textcolor{preprocessor}{\#define RCC\_BOOT\_C2        RCC\_GCR\_BOOT\_C2}}
\DoxyCodeLine{1593 }
\DoxyCodeLine{1597 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1598 }
\DoxyCodeLine{1599 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{1603 \textcolor{preprocessor}{\#define RCC\_WWDG1        RCC\_GCR\_WW1RSC}}
\DoxyCodeLine{1604 \textcolor{preprocessor}{\#define RCC\_WWDG2        RCC\_GCR\_WW2RSC}}
\DoxyCodeLine{1605 }
\DoxyCodeLine{1610 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1611 }
\DoxyCodeLine{1615 \textcolor{preprocessor}{\#define RCC\_WWDG1        RCC\_GCR\_WW1RSC}}
\DoxyCodeLine{1616 }
\DoxyCodeLine{1621 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1622 }
\DoxyCodeLine{1626 \textcolor{preprocessor}{\#define RCC\_EXTI\_LINE\_LSECSS           EXTI\_IMR1\_IM18        }}
\DoxyCodeLine{1634 \textcolor{preprocessor}{\#define RCC\_CRS\_NONE                   (0x00000000U)}}
\DoxyCodeLine{1635 \textcolor{preprocessor}{\#define RCC\_CRS\_TIMEOUT                (0x00000001U)}}
\DoxyCodeLine{1636 \textcolor{preprocessor}{\#define RCC\_CRS\_SYNCOK                 (0x00000002U)}}
\DoxyCodeLine{1637 \textcolor{preprocessor}{\#define RCC\_CRS\_SYNCWARN               (0x00000004U)}}
\DoxyCodeLine{1638 \textcolor{preprocessor}{\#define RCC\_CRS\_SYNCERR                (0x00000008U)}}
\DoxyCodeLine{1639 \textcolor{preprocessor}{\#define RCC\_CRS\_SYNCMISS               (0x00000010U)}}
\DoxyCodeLine{1640 \textcolor{preprocessor}{\#define RCC\_CRS\_TRIMOVF                (0x00000020U)}}
\DoxyCodeLine{1648 \textcolor{preprocessor}{\#define RCC\_CRS\_SYNC\_SOURCE\_PIN       (0x00000000U)                            }}
\DoxyCodeLine{1649 \textcolor{preprocessor}{\#define RCC\_CRS\_SYNC\_SOURCE\_LSE        CRS\_CFGR\_SYNCSRC\_0                      }}
\DoxyCodeLine{1650 \textcolor{preprocessor}{\#define RCC\_CRS\_SYNC\_SOURCE\_USB1       CRS\_CFGR\_SYNCSRC\_1                      }}
\DoxyCodeLine{1651 \textcolor{preprocessor}{\#define RCC\_CRS\_SYNC\_SOURCE\_USB2      (CRS\_CFGR\_SYNCSRC\_1|CRS\_CFGR\_SYNCSRC\_0)  }}
\DoxyCodeLine{1661 \textcolor{preprocessor}{\#define RCC\_CRS\_SYNC\_DIV1        (0x00000000U)           }}
\DoxyCodeLine{1662 \textcolor{preprocessor}{\#define RCC\_CRS\_SYNC\_DIV2        CRS\_CFGR\_SYNCDIV\_0                         }}
\DoxyCodeLine{1663 \textcolor{preprocessor}{\#define RCC\_CRS\_SYNC\_DIV4        CRS\_CFGR\_SYNCDIV\_1                         }}
\DoxyCodeLine{1664 \textcolor{preprocessor}{\#define RCC\_CRS\_SYNC\_DIV8        (CRS\_CFGR\_SYNCDIV\_1 | CRS\_CFGR\_SYNCDIV\_0)  }}
\DoxyCodeLine{1665 \textcolor{preprocessor}{\#define RCC\_CRS\_SYNC\_DIV16       CRS\_CFGR\_SYNCDIV\_2                        }}
\DoxyCodeLine{1666 \textcolor{preprocessor}{\#define RCC\_CRS\_SYNC\_DIV32       (CRS\_CFGR\_SYNCDIV\_2 | CRS\_CFGR\_SYNCDIV\_0) }}
\DoxyCodeLine{1667 \textcolor{preprocessor}{\#define RCC\_CRS\_SYNC\_DIV64       (CRS\_CFGR\_SYNCDIV\_2 | CRS\_CFGR\_SYNCDIV\_1) }}
\DoxyCodeLine{1668 \textcolor{preprocessor}{\#define RCC\_CRS\_SYNC\_DIV128      CRS\_CFGR\_SYNCDIV                         }}
\DoxyCodeLine{1676 \textcolor{preprocessor}{\#define RCC\_CRS\_SYNC\_POLARITY\_RISING   (0x00000000U) }}
\DoxyCodeLine{1677 \textcolor{preprocessor}{\#define RCC\_CRS\_SYNC\_POLARITY\_FALLING  CRS\_CFGR\_SYNCPOL        }}
\DoxyCodeLine{1685 \textcolor{preprocessor}{\#define RCC\_CRS\_RELOADVALUE\_DEFAULT    (0x0000BB7FU) }}
\DoxyCodeLine{1694 \textcolor{preprocessor}{\#define RCC\_CRS\_ERRORLIMIT\_DEFAULT     (0x00000022U) }}
\DoxyCodeLine{1702 \textcolor{preprocessor}{\#define RCC\_CRS\_HSI48CALIBRATION\_DEFAULT (0x00000020U) }}
\DoxyCodeLine{1712 \textcolor{preprocessor}{\#define RCC\_CRS\_FREQERRORDIR\_UP        (0x00000000U)   }}
\DoxyCodeLine{1713 \textcolor{preprocessor}{\#define RCC\_CRS\_FREQERRORDIR\_DOWN      (CRS\_ISR\_FEDIR) }}
\DoxyCodeLine{1721 \textcolor{preprocessor}{\#define RCC\_CRS\_IT\_SYNCOK              CRS\_CR\_SYNCOKIE       }}
\DoxyCodeLine{1722 \textcolor{preprocessor}{\#define RCC\_CRS\_IT\_SYNCWARN            CRS\_CR\_SYNCWARNIE     }}
\DoxyCodeLine{1723 \textcolor{preprocessor}{\#define RCC\_CRS\_IT\_ERR                 CRS\_CR\_ERRIE          }}
\DoxyCodeLine{1724 \textcolor{preprocessor}{\#define RCC\_CRS\_IT\_ESYNC               CRS\_CR\_ESYNCIE        }}
\DoxyCodeLine{1725 \textcolor{preprocessor}{\#define RCC\_CRS\_IT\_SYNCERR             CRS\_CR\_ERRIE          }}
\DoxyCodeLine{1726 \textcolor{preprocessor}{\#define RCC\_CRS\_IT\_SYNCMISS            CRS\_CR\_ERRIE          }}
\DoxyCodeLine{1727 \textcolor{preprocessor}{\#define RCC\_CRS\_IT\_TRIMOVF             CRS\_CR\_ERRIE          }}
\DoxyCodeLine{1736 \textcolor{preprocessor}{\#define RCC\_CRS\_FLAG\_SYNCOK            CRS\_ISR\_SYNCOKF       }}
\DoxyCodeLine{1737 \textcolor{preprocessor}{\#define RCC\_CRS\_FLAG\_SYNCWARN          CRS\_ISR\_SYNCWARNF     }}
\DoxyCodeLine{1738 \textcolor{preprocessor}{\#define RCC\_CRS\_FLAG\_ERR               CRS\_ISR\_ERRF          }}
\DoxyCodeLine{1739 \textcolor{preprocessor}{\#define RCC\_CRS\_FLAG\_ESYNC             CRS\_ISR\_ESYNCF        }}
\DoxyCodeLine{1740 \textcolor{preprocessor}{\#define RCC\_CRS\_FLAG\_SYNCERR           CRS\_ISR\_SYNCERR       }}
\DoxyCodeLine{1741 \textcolor{preprocessor}{\#define RCC\_CRS\_FLAG\_SYNCMISS          CRS\_ISR\_SYNCMISS      }}
\DoxyCodeLine{1742 \textcolor{preprocessor}{\#define RCC\_CRS\_FLAG\_TRIMOVF           CRS\_ISR\_TRIMOVF       }}
\DoxyCodeLine{1754 \textcolor{comment}{/* Exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1765 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL2\_ENABLE()         SET\_BIT(RCC-\/>CR, RCC\_CR\_PLL2ON)}}
\DoxyCodeLine{1766 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL2\_DISABLE()        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_PLL2ON)}}
\DoxyCodeLine{1767 }
\DoxyCodeLine{1784 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL2CLKOUT\_ENABLE(\_\_RCC\_PLL2ClockOut\_\_)   SET\_BIT(RCC-\/>PLLCFGR, (\_\_RCC\_PLL2ClockOut\_\_))}}
\DoxyCodeLine{1785 }
\DoxyCodeLine{1786 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL2CLKOUT\_DISABLE(\_\_RCC\_PLL2ClockOut\_\_)  CLEAR\_BIT(RCC-\/>PLLCFGR, (\_\_RCC\_PLL2ClockOut\_\_))}}
\DoxyCodeLine{1787 }
\DoxyCodeLine{1793 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL2FRACN\_ENABLE()   SET\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL2FRACEN)}}
\DoxyCodeLine{1794 }
\DoxyCodeLine{1795 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL2FRACN\_DISABLE()  CLEAR\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL2FRACEN)}}
\DoxyCodeLine{1796 }
\DoxyCodeLine{1829 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL2\_CONFIG(\_\_PLL2M\_\_, \_\_PLL2N\_\_, \_\_PLL2P\_\_, \_\_PLL2Q\_\_,\_\_PLL2R\_\_ ) \(\backslash\)}}
\DoxyCodeLine{1830 \textcolor{preprocessor}{                  do\{ \(\backslash\)}}
\DoxyCodeLine{1831 \textcolor{preprocessor}{                       MODIFY\_REG(RCC-\/>PLLCKSELR, ( RCC\_PLLCKSELR\_DIVM2) , ( (\_\_PLL2M\_\_) <<12U));  \(\backslash\)}}
\DoxyCodeLine{1832 \textcolor{preprocessor}{                       WRITE\_REG (RCC-\/>PLL2DIVR , ( (((\_\_PLL2N\_\_) -\/ 1U ) \& RCC\_PLL2DIVR\_N2) | ((((\_\_PLL2P\_\_) -\/1U ) << 9U) \& RCC\_PLL2DIVR\_P2) | \(\backslash\)}}
\DoxyCodeLine{1833 \textcolor{preprocessor}{                       ((((\_\_PLL2Q\_\_) -\/1U) << 16U) \& RCC\_PLL2DIVR\_Q2) | ((((\_\_PLL2R\_\_)-\/ 1U) << 24U) \& RCC\_PLL2DIVR\_R2))); \(\backslash\)}}
\DoxyCodeLine{1834 \textcolor{preprocessor}{                    \} while(0)}}
\DoxyCodeLine{1835 }
\DoxyCodeLine{1852 \textcolor{preprocessor}{\#define  \_\_HAL\_RCC\_PLL2FRACN\_CONFIG(\_\_RCC\_PLL2FRACN\_\_) \(\backslash\)}}
\DoxyCodeLine{1853 \textcolor{preprocessor}{                 MODIFY\_REG(RCC-\/>PLL2FRACR, RCC\_PLL2FRACR\_FRACN2,((uint32\_t)(\_\_RCC\_PLL2FRACN\_\_) << RCC\_PLL2FRACR\_FRACN2\_Pos))}}
\DoxyCodeLine{1854 }
\DoxyCodeLine{1864 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL2\_VCIRANGE(\_\_RCC\_PLL2VCIRange\_\_) \(\backslash\)}}
\DoxyCodeLine{1865 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL2RGE, (\_\_RCC\_PLL2VCIRange\_\_))}}
\DoxyCodeLine{1866 }
\DoxyCodeLine{1867 }
\DoxyCodeLine{1878 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL2\_VCORANGE(\_\_RCC\_PLL2VCORange\_\_) \(\backslash\)}}
\DoxyCodeLine{1879 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL2VCOSEL, (\_\_RCC\_PLL2VCORange\_\_))}}
\DoxyCodeLine{1880 }
\DoxyCodeLine{1887 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL3\_ENABLE()         SET\_BIT(RCC-\/>CR, RCC\_CR\_PLL3ON)}}
\DoxyCodeLine{1888 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL3\_DISABLE()        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_PLL3ON)}}
\DoxyCodeLine{1889 }
\DoxyCodeLine{1895 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL3FRACN\_ENABLE()   SET\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL3FRACEN)}}
\DoxyCodeLine{1896 }
\DoxyCodeLine{1897 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL3FRACN\_DISABLE()  CLEAR\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL3FRACEN)}}
\DoxyCodeLine{1898 }
\DoxyCodeLine{1915 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL3CLKOUT\_ENABLE(\_\_RCC\_PLL3ClockOut\_\_)   SET\_BIT(RCC-\/>PLLCFGR, (\_\_RCC\_PLL3ClockOut\_\_))}}
\DoxyCodeLine{1916 }
\DoxyCodeLine{1917 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL3CLKOUT\_DISABLE(\_\_RCC\_PLL3ClockOut\_\_)  CLEAR\_BIT(RCC-\/>PLLCFGR, (\_\_RCC\_PLL3ClockOut\_\_))}}
\DoxyCodeLine{1918 }
\DoxyCodeLine{1951 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL3\_CONFIG(\_\_PLL3M\_\_, \_\_PLL3N\_\_, \_\_PLL3P\_\_, \_\_PLL3Q\_\_,\_\_PLL3R\_\_ ) \(\backslash\)}}
\DoxyCodeLine{1952 \textcolor{preprocessor}{                  do\{ MODIFY\_REG(RCC-\/>PLLCKSELR, ( RCC\_PLLCKSELR\_DIVM3) , ( (\_\_PLL3M\_\_) <<20U));  \(\backslash\)}}
\DoxyCodeLine{1953 \textcolor{preprocessor}{                         WRITE\_REG (RCC-\/>PLL3DIVR , ( (((\_\_PLL3N\_\_) -\/ 1U ) \& RCC\_PLL3DIVR\_N3) | ((((\_\_PLL3P\_\_) -\/1U ) << 9U) \& RCC\_PLL3DIVR\_P3) | \(\backslash\)}}
\DoxyCodeLine{1954 \textcolor{preprocessor}{                                   ((((\_\_PLL3Q\_\_) -\/1U) << 16U) \& RCC\_PLL3DIVR\_Q3) | ((((\_\_PLL3R\_\_) -\/ 1U) << 24U) \& RCC\_PLL3DIVR\_R3))); \(\backslash\)}}
\DoxyCodeLine{1955 \textcolor{preprocessor}{                       \} while(0)}}
\DoxyCodeLine{1956 }
\DoxyCodeLine{1957 }
\DoxyCodeLine{1958 }
\DoxyCodeLine{1975 \textcolor{preprocessor}{ \#define  \_\_HAL\_RCC\_PLL3FRACN\_CONFIG(\_\_RCC\_PLL3FRACN\_\_) MODIFY\_REG(RCC-\/>PLL3FRACR, RCC\_PLL3FRACR\_FRACN3, (uint32\_t)(\_\_RCC\_PLL3FRACN\_\_) << RCC\_PLL3FRACR\_FRACN3\_Pos)}}
\DoxyCodeLine{1976 }
\DoxyCodeLine{1986 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL3\_VCIRANGE(\_\_RCC\_PLL3VCIRange\_\_) \(\backslash\)}}
\DoxyCodeLine{1987 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL3RGE, (\_\_RCC\_PLL3VCIRange\_\_))}}
\DoxyCodeLine{1988 }
\DoxyCodeLine{1989 }
\DoxyCodeLine{2000 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL3\_VCORANGE(\_\_RCC\_PLL3VCORange\_\_) \(\backslash\)}}
\DoxyCodeLine{2001 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL3VCOSEL, (\_\_RCC\_PLL3VCORange\_\_))}}
\DoxyCodeLine{2014 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SAI1SEL)}}
\DoxyCodeLine{2015 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CONFIG(\_\_RCC\_SAI1CLKSource\_\_ )\(\backslash\)}}
\DoxyCodeLine{2016 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_SAI1SEL, (\_\_RCC\_SAI1CLKSource\_\_))}}
\DoxyCodeLine{2017 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2018 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CONFIG(\_\_RCC\_SAI1CLKSource\_\_ )\(\backslash\)}}
\DoxyCodeLine{2019 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_SAI1SEL, (\_\_RCC\_SAI1CLKSource\_\_))}}
\DoxyCodeLine{2020 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SAI1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2021 }
\DoxyCodeLine{2030 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SAI1SEL)}}
\DoxyCodeLine{2031 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SAI1\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_SAI1SEL)))}}
\DoxyCodeLine{2032 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2033 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SAI1\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_SAI1SEL)))}}
\DoxyCodeLine{2034 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SAI1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2035 }
\DoxyCodeLine{2047 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SPDIFSEL)}}
\DoxyCodeLine{2048 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_CONFIG(\_\_RCC\_SPDIFCLKSource\_\_ )\(\backslash\)}}
\DoxyCodeLine{2049 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_SPDIFSEL, (\_\_RCC\_SPDIFCLKSource\_\_))}}
\DoxyCodeLine{2050 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2051 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_CONFIG(\_\_RCC\_SPDIFCLKSource\_\_ )\(\backslash\)}}
\DoxyCodeLine{2052 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_SPDIFSEL, (\_\_RCC\_SPDIFCLKSource\_\_))}}
\DoxyCodeLine{2053 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SPDIFSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2054 }
\DoxyCodeLine{2059 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SPDIFSEL)}}
\DoxyCodeLine{2060 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SPDIFRX\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_SPDIFSEL)))}}
\DoxyCodeLine{2061 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2062 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SPDIFRX\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_SPDIFSEL)))}}
\DoxyCodeLine{2063 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SPDIFSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2064 }
\DoxyCodeLine{2065 \textcolor{preprocessor}{\#if defined(SAI3)}}
\DoxyCodeLine{2078 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI23\_CONFIG(\_\_RCC\_SAI23CLKSource\_\_ )\(\backslash\)}}
\DoxyCodeLine{2079 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_SAI23SEL, (\_\_RCC\_SAI23CLKSource\_\_))}}
\DoxyCodeLine{2080 }
\DoxyCodeLine{2089 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SAI23\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_SAI23SEL)))}}
\DoxyCodeLine{2090 }
\DoxyCodeLine{2103 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_CONFIG  \_\_HAL\_RCC\_SAI23\_CONFIG}}
\DoxyCodeLine{2104 }
\DoxyCodeLine{2113 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SAI2\_SOURCE  \_\_HAL\_RCC\_GET\_SAI23\_SOURCE}}
\DoxyCodeLine{2114 }
\DoxyCodeLine{2127 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI3\_CONFIG \_\_HAL\_RCC\_SAI23\_CONFIG}}
\DoxyCodeLine{2128 }
\DoxyCodeLine{2137 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SAI3\_SOURCE  \_\_HAL\_RCC\_GET\_SAI23\_SOURCE}}
\DoxyCodeLine{2138 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2139 }
\DoxyCodeLine{2140 \textcolor{preprocessor}{\#if defined(RCC\_CDCCIP1R\_SAI2ASEL)}}
\DoxyCodeLine{2154 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2A\_CONFIG(\_\_RCC\_SAI2ACLKSource\_\_ )\(\backslash\)}}
\DoxyCodeLine{2155 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_SAI2ASEL, (\_\_RCC\_SAI2ACLKSource\_\_))}}
\DoxyCodeLine{2156 }
\DoxyCodeLine{2166 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SAI2A\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_SAI2ASEL)))}}
\DoxyCodeLine{2167 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined(RCC\_CDCCIP1R\_SAI2ASEL) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2168 }
\DoxyCodeLine{2169 \textcolor{preprocessor}{\#if defined(RCC\_CDCCIP1R\_SAI2BSEL)}}
\DoxyCodeLine{2183 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2B\_CONFIG(\_\_RCC\_SAI2BCLKSource\_\_ )\(\backslash\)}}
\DoxyCodeLine{2184 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_SAI2BSEL, (\_\_RCC\_SAI2BCLKSource\_\_))}}
\DoxyCodeLine{2185 }
\DoxyCodeLine{2195 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SAI2B\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_SAI2BSEL)))}}
\DoxyCodeLine{2196 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined(RCC\_CDCCIP1R\_SAI2BSEL) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2197 }
\DoxyCodeLine{2198 }
\DoxyCodeLine{2199 \textcolor{preprocessor}{\#if defined(SAI4\_Block\_A)}}
\DoxyCodeLine{2212 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI4A\_CONFIG(\_\_RCC\_SAI4ACLKSource\_\_ )\(\backslash\)}}
\DoxyCodeLine{2213 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D3CCIPR, RCC\_D3CCIPR\_SAI4ASEL, (\_\_RCC\_SAI4ACLKSource\_\_))}}
\DoxyCodeLine{2214 }
\DoxyCodeLine{2223 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SAI4A\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D3CCIPR, RCC\_D3CCIPR\_SAI4ASEL)))}}
\DoxyCodeLine{2224 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI4\_Block\_A */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2225 }
\DoxyCodeLine{2226 \textcolor{preprocessor}{\#if defined(SAI4\_Block\_B)}}
\DoxyCodeLine{2239 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI4B\_CONFIG(\_\_RCC\_SAI4BCLKSource\_\_ )\(\backslash\)}}
\DoxyCodeLine{2240 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D3CCIPR, RCC\_D3CCIPR\_SAI4BSEL, (\_\_RCC\_SAI4BCLKSource\_\_))}}
\DoxyCodeLine{2241 }
\DoxyCodeLine{2250 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SAI4B\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D3CCIPR, RCC\_D3CCIPR\_SAI4BSEL)))}}
\DoxyCodeLine{2251 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI4\_Block\_B */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2252 }
\DoxyCodeLine{2264 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_I2C123SEL)}}
\DoxyCodeLine{2265 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C123\_CONFIG(\_\_I2C1235CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{2266 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_I2C123SEL, (uint32\_t)(\_\_I2C1235CLKSource\_\_))}}
\DoxyCodeLine{2267 \textcolor{preprocessor}{\#elif defined(RCC\_CDCCIP2R\_I2C123SEL)}}
\DoxyCodeLine{2268 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C123\_CONFIG(\_\_I2C1235CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{2269 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CDCCIP2R, RCC\_CDCCIP2R\_I2C123SEL, (uint32\_t)(\_\_I2C1235CLKSource\_\_))}}
\DoxyCodeLine{2270 \textcolor{preprocessor}{\#else }\textcolor{comment}{/* RCC\_D2CCIP2R\_I2C1235SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2271 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1235\_CONFIG(\_\_I2C1235CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{2272 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_I2C1235SEL, (uint32\_t)(\_\_I2C1235CLKSource\_\_))}}
\DoxyCodeLine{2273 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{2274 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C123\_CONFIG  \_\_HAL\_RCC\_I2C1235\_CONFIG}}
\DoxyCodeLine{2275 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_I2C123SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2276 }
\DoxyCodeLine{2286 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_I2C123SEL)}}
\DoxyCodeLine{2287 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2C123\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_I2C123SEL)))}}
\DoxyCodeLine{2288 \textcolor{preprocessor}{\#elif defined(RCC\_CDCCIP2R\_I2C123SEL)}}
\DoxyCodeLine{2289 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2C123\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP2R, RCC\_CDCCIP2R\_I2C123SEL)))}}
\DoxyCodeLine{2290 \textcolor{preprocessor}{\#else }\textcolor{comment}{/* RCC\_D2CCIP2R\_I2C1235SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2291 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2C1235\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_I2C1235SEL)))}}
\DoxyCodeLine{2292 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{2293 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2C123\_SOURCE  \_\_HAL\_RCC\_GET\_I2C1235\_SOURCE}}
\DoxyCodeLine{2294 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_I2C123SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2295 }
\DoxyCodeLine{2305 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{2306 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_CONFIG  \_\_HAL\_RCC\_I2C1235\_CONFIG}}
\DoxyCodeLine{2307 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2308 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_CONFIG  \_\_HAL\_RCC\_I2C123\_CONFIG}}
\DoxyCodeLine{2309 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2310 }
\DoxyCodeLine{2318 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{2319 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2C1\_SOURCE \_\_HAL\_RCC\_GET\_I2C1235\_SOURCE}}
\DoxyCodeLine{2320 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2321 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2C1\_SOURCE \_\_HAL\_RCC\_GET\_I2C123\_SOURCE}}
\DoxyCodeLine{2322 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2323 }
\DoxyCodeLine{2333 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{2334 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_CONFIG \_\_HAL\_RCC\_I2C1235\_CONFIG}}
\DoxyCodeLine{2335 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2336 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_CONFIG \_\_HAL\_RCC\_I2C123\_CONFIG}}
\DoxyCodeLine{2337 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2338 }
\DoxyCodeLine{2346 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{2347 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2C2\_SOURCE \_\_HAL\_RCC\_GET\_I2C1235\_SOURCE}}
\DoxyCodeLine{2348 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2349 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2C2\_SOURCE \_\_HAL\_RCC\_GET\_I2C123\_SOURCE}}
\DoxyCodeLine{2350 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2351 }
\DoxyCodeLine{2361 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{2362 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CONFIG \_\_HAL\_RCC\_I2C1235\_CONFIG}}
\DoxyCodeLine{2363 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2364 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CONFIG \_\_HAL\_RCC\_I2C123\_CONFIG}}
\DoxyCodeLine{2365 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2366 }
\DoxyCodeLine{2374 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{2375 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2C3\_SOURCE \_\_HAL\_RCC\_GET\_I2C1235\_SOURCE}}
\DoxyCodeLine{2376 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2377 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2C3\_SOURCE \_\_HAL\_RCC\_GET\_I2C123\_SOURCE}}
\DoxyCodeLine{2378 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2379 }
\DoxyCodeLine{2389 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_I2C4SEL)}}
\DoxyCodeLine{2390 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CONFIG(\_\_I2C4CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{2391 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D3CCIPR, RCC\_D3CCIPR\_I2C4SEL, (uint32\_t)(\_\_I2C4CLKSource\_\_))}}
\DoxyCodeLine{2392 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2393 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CONFIG(\_\_I2C4CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{2394 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>SRDCCIPR, RCC\_SRDCCIPR\_I2C4SEL, (uint32\_t)(\_\_I2C4CLKSource\_\_))}}
\DoxyCodeLine{2395 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_I2C4SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2396 }
\DoxyCodeLine{2404 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_I2C4SEL)}}
\DoxyCodeLine{2405 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2C4\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D3CCIPR, RCC\_D3CCIPR\_I2C4SEL)))}}
\DoxyCodeLine{2406 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2407 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2C4\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>SRDCCIPR, RCC\_SRDCCIPR\_I2C4SEL)))}}
\DoxyCodeLine{2408 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_I2C4SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2409 }
\DoxyCodeLine{2410 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{2420 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C5\_CONFIG  \_\_HAL\_RCC\_I2C1235\_CONFIG}}
\DoxyCodeLine{2421 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2422 }
\DoxyCodeLine{2423 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{2431 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2C5\_SOURCE \_\_HAL\_RCC\_GET\_I2C1235\_SOURCE}}
\DoxyCodeLine{2432 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2433 }
\DoxyCodeLine{2447 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_USART16SEL)}}
\DoxyCodeLine{2448 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART16\_CONFIG(\_\_USART16910CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{2449 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_USART16SEL, (uint32\_t)(\_\_USART16910CLKSource\_\_))}}
\DoxyCodeLine{2450 \textcolor{preprocessor}{\#elif defined(RCC\_CDCCIP2R\_USART16910SEL)}}
\DoxyCodeLine{2451 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART16910\_CONFIG(\_\_USART16910CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{2452 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CDCCIP2R, RCC\_CDCCIP2R\_USART16910SEL, (uint32\_t)(\_\_USART16910CLKSource\_\_))}}
\DoxyCodeLine{2453 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{2454 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART16\_CONFIG  \_\_HAL\_RCC\_USART16910\_CONFIG}}
\DoxyCodeLine{2455 \textcolor{preprocessor}{\#else  }\textcolor{comment}{/* RCC\_D2CCIP2R\_USART16910SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2456 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART16910\_CONFIG(\_\_USART16910CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{2457 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_USART16910SEL, (uint32\_t)(\_\_USART16910CLKSource\_\_))}}
\DoxyCodeLine{2458 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{2459 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART16\_CONFIG  \_\_HAL\_RCC\_USART16910\_CONFIG}}
\DoxyCodeLine{2460 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_USART16SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2461 }
\DoxyCodeLine{2473 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_USART16SEL)}}
\DoxyCodeLine{2474 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_USART16\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_USART16SEL)))}}
\DoxyCodeLine{2475 \textcolor{preprocessor}{\#elif defined(RCC\_CDCCIP2R\_USART16910SEL)}}
\DoxyCodeLine{2476 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_USART16910\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP2R, RCC\_CDCCIP2R\_USART16910SEL)))}}
\DoxyCodeLine{2477 \textcolor{comment}{/* alias*/}}
\DoxyCodeLine{2478 \textcolor{preprocessor}{\#define  \_\_HAL\_RCC\_GET\_USART16\_SOURCE  \_\_HAL\_RCC\_GET\_USART16910\_SOURCE}}
\DoxyCodeLine{2479 \textcolor{preprocessor}{\#else  }\textcolor{comment}{/* RCC\_D2CCIP2R\_USART16910SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2480 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_USART16910\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_USART16910SEL)))}}
\DoxyCodeLine{2481 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{2482 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_USART16\_SOURCE  \_\_HAL\_RCC\_GET\_USART16910\_SOURCE}}
\DoxyCodeLine{2483 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_USART16SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2484 }
\DoxyCodeLine{2496 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_USART28SEL)}}
\DoxyCodeLine{2497 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART234578\_CONFIG(\_\_USART234578CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{2498 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_USART28SEL, (uint32\_t)(\_\_USART234578CLKSource\_\_))}}
\DoxyCodeLine{2499 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2500 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART234578\_CONFIG(\_\_USART234578CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{2501 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CDCCIP2R, RCC\_CDCCIP2R\_USART234578SEL, (uint32\_t)(\_\_USART234578CLKSource\_\_))}}
\DoxyCodeLine{2502 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_USART28SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2503 }
\DoxyCodeLine{2513 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_USART28SEL)}}
\DoxyCodeLine{2514 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_USART234578\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_USART28SEL)))}}
\DoxyCodeLine{2515 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2516 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_USART234578\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP2R, RCC\_CDCCIP2R\_USART234578SEL)))}}
\DoxyCodeLine{2517 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_USART28SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2518 }
\DoxyCodeLine{2530 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_CONFIG  \_\_HAL\_RCC\_USART16\_CONFIG}}
\DoxyCodeLine{2531 }
\DoxyCodeLine{2541 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_USART1\_SOURCE  \_\_HAL\_RCC\_GET\_USART16\_SOURCE}}
\DoxyCodeLine{2542 }
\DoxyCodeLine{2554 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_CONFIG  \_\_HAL\_RCC\_USART234578\_CONFIG}}
\DoxyCodeLine{2555 }
\DoxyCodeLine{2565 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_USART2\_SOURCE \_\_HAL\_RCC\_GET\_USART234578\_SOURCE}}
\DoxyCodeLine{2566 }
\DoxyCodeLine{2578 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CONFIG  \_\_HAL\_RCC\_USART234578\_CONFIG}}
\DoxyCodeLine{2579 }
\DoxyCodeLine{2589 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_USART3\_SOURCE  \_\_HAL\_RCC\_GET\_USART234578\_SOURCE}}
\DoxyCodeLine{2590 }
\DoxyCodeLine{2602 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CONFIG  \_\_HAL\_RCC\_USART234578\_CONFIG}}
\DoxyCodeLine{2603 }
\DoxyCodeLine{2613 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_UART4\_SOURCE  \_\_HAL\_RCC\_GET\_USART234578\_SOURCE}}
\DoxyCodeLine{2614 }
\DoxyCodeLine{2626 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CONFIG  \_\_HAL\_RCC\_USART234578\_CONFIG}}
\DoxyCodeLine{2627 }
\DoxyCodeLine{2637 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_UART5\_SOURCE  \_\_HAL\_RCC\_GET\_USART234578\_SOURCE}}
\DoxyCodeLine{2638 }
\DoxyCodeLine{2650 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_CONFIG  \_\_HAL\_RCC\_USART16\_CONFIG}}
\DoxyCodeLine{2651 }
\DoxyCodeLine{2661 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_USART6\_SOURCE  \_\_HAL\_RCC\_GET\_USART16\_SOURCE}}
\DoxyCodeLine{2662 }
\DoxyCodeLine{2674 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_CONFIG  \_\_HAL\_RCC\_USART234578\_CONFIG}}
\DoxyCodeLine{2675 }
\DoxyCodeLine{2685 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_UART7\_SOURCE  \_\_HAL\_RCC\_GET\_USART234578\_SOURCE}}
\DoxyCodeLine{2686 }
\DoxyCodeLine{2698 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_CONFIG  \_\_HAL\_RCC\_USART234578\_CONFIG}}
\DoxyCodeLine{2699 }
\DoxyCodeLine{2709 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_UART8\_SOURCE  \_\_HAL\_RCC\_GET\_USART234578\_SOURCE}}
\DoxyCodeLine{2710 }
\DoxyCodeLine{2711 \textcolor{preprocessor}{\#if defined(UART9)}}
\DoxyCodeLine{2723 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART9\_CONFIG  \_\_HAL\_RCC\_USART16\_CONFIG}}
\DoxyCodeLine{2724 }
\DoxyCodeLine{2734 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_UART9\_SOURCE  \_\_HAL\_RCC\_GET\_USART16\_SOURCE}}
\DoxyCodeLine{2735 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART9 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2736 }
\DoxyCodeLine{2737 \textcolor{preprocessor}{\#if defined(USART10)}}
\DoxyCodeLine{2749 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART10\_CONFIG  \_\_HAL\_RCC\_USART16\_CONFIG}}
\DoxyCodeLine{2750 }
\DoxyCodeLine{2760 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_USART10\_SOURCE  \_\_HAL\_RCC\_GET\_USART16\_SOURCE}}
\DoxyCodeLine{2761 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USART10 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2762 }
\DoxyCodeLine{2774 \textcolor{preprocessor}{\#if defined (RCC\_D3CCIPR\_LPUART1SEL)}}
\DoxyCodeLine{2775 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_CONFIG(\_\_LPUART1CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{2776 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D3CCIPR, RCC\_D3CCIPR\_LPUART1SEL, (uint32\_t)(\_\_LPUART1CLKSource\_\_))}}
\DoxyCodeLine{2777 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2778 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_CONFIG(\_\_LPUART1CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{2779 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>SRDCCIPR, RCC\_SRDCCIPR\_LPUART1SEL, (uint32\_t)(\_\_LPUART1CLKSource\_\_))}}
\DoxyCodeLine{2780 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_LPUART1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2781 }
\DoxyCodeLine{2791 \textcolor{preprocessor}{\#if defined (RCC\_D3CCIPR\_LPUART1SEL)}}
\DoxyCodeLine{2792 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_LPUART1\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D3CCIPR, RCC\_D3CCIPR\_LPUART1SEL)))}}
\DoxyCodeLine{2793 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2794 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_LPUART1\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>SRDCCIPR, RCC\_SRDCCIPR\_LPUART1SEL)))}}
\DoxyCodeLine{2795 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_LPUART1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2796 }
\DoxyCodeLine{2808 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_LPTIM1SEL)}}
\DoxyCodeLine{2809 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CONFIG(\_\_LPTIM1CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{2810 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_LPTIM1SEL, (uint32\_t)(\_\_LPTIM1CLKSource\_\_))}}
\DoxyCodeLine{2811 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2812 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CONFIG(\_\_LPTIM1CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{2813 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CDCCIP2R, RCC\_CDCCIP2R\_LPTIM1SEL, (uint32\_t)(\_\_LPTIM1CLKSource\_\_))}}
\DoxyCodeLine{2814 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_LPTIM1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2815 }
\DoxyCodeLine{2825 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_LPTIM1SEL)}}
\DoxyCodeLine{2826 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_LPTIM1SEL)))}}
\DoxyCodeLine{2827 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2828 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP2R, RCC\_CDCCIP2R\_LPTIM1SEL)))}}
\DoxyCodeLine{2829 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_LPTIM1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2830 }
\DoxyCodeLine{2842 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_LPTIM2SEL)}}
\DoxyCodeLine{2843 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_CONFIG(\_\_LPTIM2CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{2844 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D3CCIPR, RCC\_D3CCIPR\_LPTIM2SEL, (uint32\_t)(\_\_LPTIM2CLKSource\_\_))}}
\DoxyCodeLine{2845 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2846 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_CONFIG(\_\_LPTIM2CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{2847 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>SRDCCIPR, RCC\_SRDCCIPR\_LPTIM2SEL, (uint32\_t)(\_\_LPTIM2CLKSource\_\_))}}
\DoxyCodeLine{2848 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_LPTIM2SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2849 }
\DoxyCodeLine{2859 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_LPTIM2SEL)}}
\DoxyCodeLine{2860 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_LPTIM2\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D3CCIPR, RCC\_D3CCIPR\_LPTIM2SEL)))}}
\DoxyCodeLine{2861 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2862 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_LPTIM2\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>SRDCCIPR, RCC\_SRDCCIPR\_LPTIM2SEL)))}}
\DoxyCodeLine{2863 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_LPTIM2SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2864 }
\DoxyCodeLine{2875 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_LPTIM345SEL)}}
\DoxyCodeLine{2876 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM345\_CONFIG(\_\_LPTIM345CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{2877 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D3CCIPR, RCC\_D3CCIPR\_LPTIM345SEL, (uint32\_t)(\_\_LPTIM345CLKSource\_\_))}}
\DoxyCodeLine{2878 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2879 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM345\_CONFIG(\_\_LPTIM345CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{2880 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>SRDCCIPR, RCC\_SRDCCIPR\_LPTIM3SEL, (uint32\_t)(\_\_LPTIM345CLKSource\_\_))}}
\DoxyCodeLine{2881 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_LPTIM345SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2882 }
\DoxyCodeLine{2892 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_LPTIM345SEL)}}
\DoxyCodeLine{2893 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_LPTIM345\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D3CCIPR, RCC\_D3CCIPR\_LPTIM345SEL)))}}
\DoxyCodeLine{2894 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2895 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_LPTIM345\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>SRDCCIPR, RCC\_SRDCCIPR\_LPTIM3SEL)))}}
\DoxyCodeLine{2896 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_LPTIM345SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2897 }
\DoxyCodeLine{2908 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM3\_CONFIG  \_\_HAL\_RCC\_LPTIM345\_CONFIG}}
\DoxyCodeLine{2909 }
\DoxyCodeLine{2919 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_LPTIM3\_SOURCE  \_\_HAL\_RCC\_GET\_LPTIM345\_SOURCE}}
\DoxyCodeLine{2920 }
\DoxyCodeLine{2921 \textcolor{preprocessor}{\#if defined(LPTIM4)}}
\DoxyCodeLine{2932 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM4\_CONFIG  \_\_HAL\_RCC\_LPTIM345\_CONFIG}}
\DoxyCodeLine{2933 }
\DoxyCodeLine{2934 }
\DoxyCodeLine{2944 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_LPTIM4\_SOURCE  \_\_HAL\_RCC\_GET\_LPTIM345\_SOURCE}}
\DoxyCodeLine{2945 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LPTIM4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2946 }
\DoxyCodeLine{2947 \textcolor{preprocessor}{\#if defined(LPTIM5)}}
\DoxyCodeLine{2958 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM5\_CONFIG  \_\_HAL\_RCC\_LPTIM345\_CONFIG}}
\DoxyCodeLine{2959 }
\DoxyCodeLine{2960 }
\DoxyCodeLine{2970 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_LPTIM5\_SOURCE  \_\_HAL\_RCC\_GET\_LPTIM345\_SOURCE}}
\DoxyCodeLine{2971 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LPTIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2972 }
\DoxyCodeLine{2973 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{2982 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CONFIG(\_\_QSPICLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{2983 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_QSPISEL, (uint32\_t)(\_\_QSPICLKSource\_\_))}}
\DoxyCodeLine{2984 }
\DoxyCodeLine{2985 }
\DoxyCodeLine{2993 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_QSPI\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_QSPISEL)))}}
\DoxyCodeLine{2994 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2995 }
\DoxyCodeLine{2996 \textcolor{preprocessor}{\#if defined(OCTOSPI1) || defined(OCTOSPI2)}}
\DoxyCodeLine{3005 \textcolor{preprocessor}{\#if defined(RCC\_CDCCIPR\_OCTOSPISEL)}}
\DoxyCodeLine{3006 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI\_CONFIG(\_\_OSPICLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3007 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CDCCIPR, RCC\_CDCCIPR\_OCTOSPISEL, (uint32\_t)(\_\_OSPICLKSource\_\_))}}
\DoxyCodeLine{3008 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3009 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI\_CONFIG(\_\_OSPICLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3010 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_OCTOSPISEL, (uint32\_t)(\_\_OSPICLKSource\_\_))}}
\DoxyCodeLine{3011 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CDCCIPR\_OCTOSPISEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3012 }
\DoxyCodeLine{3020 \textcolor{preprocessor}{\#if defined(RCC\_CDCCIPR\_OCTOSPISEL)}}
\DoxyCodeLine{3021 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_OSPI\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIPR, RCC\_CDCCIPR\_OCTOSPISEL)))}}
\DoxyCodeLine{3022 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3023 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_OSPI\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_OCTOSPISEL)))}}
\DoxyCodeLine{3024 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CDCCIPR\_OCTOSPISEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3025 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined(OCTOSPI1) || defined(OCTOSPI2) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3026 }
\DoxyCodeLine{3027 }
\DoxyCodeLine{3028 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{3035 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_CONFIG(\_\_DSICLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3036 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_DSISEL, (uint32\_t)(\_\_DSICLKSource\_\_))}}
\DoxyCodeLine{3037 }
\DoxyCodeLine{3038 }
\DoxyCodeLine{3044 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_DSI\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_DSISEL)))}}
\DoxyCodeLine{3045 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{3046 }
\DoxyCodeLine{3055 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_FMCSEL)}}
\DoxyCodeLine{3056 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CONFIG(\_\_FMCCLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3057 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_FMCSEL, (uint32\_t)(\_\_FMCCLKSource\_\_))}}
\DoxyCodeLine{3058 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3059 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CONFIG(\_\_FMCCLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3060 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CDCCIPR, RCC\_CDCCIPR\_FMCSEL, (uint32\_t)(\_\_FMCCLKSource\_\_))}}
\DoxyCodeLine{3061 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_FMCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3062 }
\DoxyCodeLine{3070 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_FMCSEL)}}
\DoxyCodeLine{3071 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_FMC\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_FMCSEL)))}}
\DoxyCodeLine{3072 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3073 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_FMC\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIPR, RCC\_CDCCIPR\_FMCSEL)))}}
\DoxyCodeLine{3074 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_FMCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3075 }
\DoxyCodeLine{3083 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_USBSEL)}}
\DoxyCodeLine{3084 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_CONFIG(\_\_USBCLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3085 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_USBSEL, (uint32\_t)(\_\_USBCLKSource\_\_))}}
\DoxyCodeLine{3086 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3087 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_CONFIG(\_\_USBCLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3088 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CDCCIP2R, RCC\_CDCCIP2R\_USBSEL, (uint32\_t)(\_\_USBCLKSource\_\_))}}
\DoxyCodeLine{3089 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_USBSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3090 }
\DoxyCodeLine{3097 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_USBSEL)}}
\DoxyCodeLine{3098 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_USB\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_USBSEL)))}}
\DoxyCodeLine{3099 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3100 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_USB\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP2R, RCC\_CDCCIP2R\_USBSEL)))}}
\DoxyCodeLine{3101 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_USBSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3102 }
\DoxyCodeLine{3110 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_ADCSEL)}}
\DoxyCodeLine{3111 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC\_CONFIG(\_\_ADCCLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3112 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D3CCIPR, RCC\_D3CCIPR\_ADCSEL, (uint32\_t)(\_\_ADCCLKSource\_\_))}}
\DoxyCodeLine{3113 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3114 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC\_CONFIG(\_\_ADCCLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3115 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>SRDCCIPR, RCC\_SRDCCIPR\_ADCSEL, (uint32\_t)(\_\_ADCCLKSource\_\_))}}
\DoxyCodeLine{3116 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_ADCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3117 }
\DoxyCodeLine{3124 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_ADCSEL)}}
\DoxyCodeLine{3125 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_ADC\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D3CCIPR, RCC\_D3CCIPR\_ADCSEL)))}}
\DoxyCodeLine{3126 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3127 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_ADC\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>SRDCCIPR, RCC\_SRDCCIPR\_ADCSEL)))}}
\DoxyCodeLine{3128 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_ADCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3129 }
\DoxyCodeLine{3136 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SWPSEL)}}
\DoxyCodeLine{3137 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_CONFIG(\_\_SWPMI1CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3138 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_SWPSEL, (uint32\_t)(\_\_SWPMI1CLKSource\_\_))}}
\DoxyCodeLine{3139 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3140 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_CONFIG(\_\_SWPMI1CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3141 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_SWPSEL, (uint32\_t)(\_\_SWPMI1CLKSource\_\_))}}
\DoxyCodeLine{3142 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SWPSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3143 }
\DoxyCodeLine{3149 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SWPSEL)}}
\DoxyCodeLine{3150 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SWPMI1\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_SWPSEL)))}}
\DoxyCodeLine{3151 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3152 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SWPMI1\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_SWPSEL)))}}
\DoxyCodeLine{3153 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SWPSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3154 }
\DoxyCodeLine{3161 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_DFSDM1SEL)}}
\DoxyCodeLine{3162 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_CONFIG(\_\_DFSDM1CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3163 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_DFSDM1SEL, (uint32\_t)(\_\_DFSDM1CLKSource\_\_))}}
\DoxyCodeLine{3164 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3165 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_CONFIG(\_\_DFSDM1CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3166 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_DFSDM1SEL, (uint32\_t)(\_\_DFSDM1CLKSource\_\_))}}
\DoxyCodeLine{3167 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_DFSDM1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3168 }
\DoxyCodeLine{3174 \textcolor{preprocessor}{\#if defined (RCC\_D2CCIP1R\_DFSDM1SEL)}}
\DoxyCodeLine{3175 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_DFSDM1\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_DFSDM1SEL)))}}
\DoxyCodeLine{3176 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3177 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_DFSDM1\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_DFSDM1SEL)))}}
\DoxyCodeLine{3178 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_DFSDM1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3179 }
\DoxyCodeLine{3180 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{3187 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_CONFIG(\_\_DFSDM2CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3188 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>SRDCCIPR, RCC\_SRDCCIPR\_DFSDM2SEL, (uint32\_t)(\_\_DFSDM2CLKSource\_\_))}}
\DoxyCodeLine{3189 }
\DoxyCodeLine{3195 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_DFSDM2\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>SRDCCIPR, RCC\_SRDCCIPR\_DFSDM2SEL)))}}
\DoxyCodeLine{3196 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3197 }
\DoxyCodeLine{3206 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_CECSEL)}}
\DoxyCodeLine{3207 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_CONFIG(\_\_CECCLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3208 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_CECSEL, (uint32\_t)(\_\_CECCLKSource\_\_))}}
\DoxyCodeLine{3209 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3210 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_CONFIG(\_\_CECCLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3211 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CDCCIP2R, RCC\_CDCCIP2R\_CECSEL, (uint32\_t)(\_\_CECCLKSource\_\_))}}
\DoxyCodeLine{3212 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_CECSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3213 }
\DoxyCodeLine{3220 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_CECSEL)}}
\DoxyCodeLine{3221 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_CEC\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_CECSEL)))}}
\DoxyCodeLine{3222 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3223 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_CEC\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP2R, RCC\_CDCCIP2R\_CECSEL)))}}
\DoxyCodeLine{3224 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_CECSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3225 }
\DoxyCodeLine{3233 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_CKPERSEL)}}
\DoxyCodeLine{3234 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CLKP\_CONFIG(\_\_CLKPSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3235 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_CKPERSEL, (uint32\_t)(\_\_CLKPSource\_\_))}}
\DoxyCodeLine{3236 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3237 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CLKP\_CONFIG(\_\_CLKPSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3238 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CDCCIPR, RCC\_CDCCIPR\_CKPERSEL, (uint32\_t)(\_\_CLKPSource\_\_))}}
\DoxyCodeLine{3239 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_CKPERSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3240 }
\DoxyCodeLine{3247 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_CKPERSEL)}}
\DoxyCodeLine{3248 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_CLKP\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_CKPERSEL)))}}
\DoxyCodeLine{3249 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3250 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_CLKP\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIPR, RCC\_CDCCIPR\_CKPERSEL)))}}
\DoxyCodeLine{3251 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_CKPERSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3252 }
\DoxyCodeLine{3253 \textcolor{preprocessor}{\#if defined(FDCAN1) || defined(FDCAN2)}}
\DoxyCodeLine{3261 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_FDCANSEL)}}
\DoxyCodeLine{3262 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_CONFIG(\_\_FDCANCLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3263 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_FDCANSEL, (uint32\_t)(\_\_FDCANCLKSource\_\_))}}
\DoxyCodeLine{3264 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3265 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_CONFIG(\_\_FDCANCLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3266 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_FDCANSEL, (uint32\_t)(\_\_FDCANCLKSource\_\_))}}
\DoxyCodeLine{3267 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_FDCANSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3268 }
\DoxyCodeLine{3275 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_FDCANSEL)}}
\DoxyCodeLine{3276 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_FDCAN\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_FDCANSEL)))}}
\DoxyCodeLine{3277 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3278 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_FDCAN\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_FDCANSEL)))}}
\DoxyCodeLine{3279 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_FDCANSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3280 }
\DoxyCodeLine{3281 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*FDCAN1 || FDCAN2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{3282 }
\DoxyCodeLine{3295 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SPI123SEL)}}
\DoxyCodeLine{3296 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI123\_CONFIG(\_\_RCC\_SPI123CLKSource\_\_ )\(\backslash\)}}
\DoxyCodeLine{3297 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_SPI123SEL, (\_\_RCC\_SPI123CLKSource\_\_))}}
\DoxyCodeLine{3298 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3299 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI123\_CONFIG(\_\_RCC\_SPI123CLKSource\_\_ )\(\backslash\)}}
\DoxyCodeLine{3300 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_SPI123SEL, (\_\_RCC\_SPI123CLKSource\_\_))}}
\DoxyCodeLine{3301 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SPI123SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3302 }
\DoxyCodeLine{3311 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SPI123SEL)}}
\DoxyCodeLine{3312 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SPI123\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_SPI123SEL)))}}
\DoxyCodeLine{3313 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3314 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SPI123\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_SPI123SEL)))}}
\DoxyCodeLine{3315 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SPI123SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3316 }
\DoxyCodeLine{3329 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_CONFIG  \_\_HAL\_RCC\_SPI123\_CONFIG}}
\DoxyCodeLine{3330 }
\DoxyCodeLine{3339 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SPI1\_SOURCE  \_\_HAL\_RCC\_GET\_SPI123\_SOURCE}}
\DoxyCodeLine{3340 }
\DoxyCodeLine{3353 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_CONFIG  \_\_HAL\_RCC\_SPI123\_CONFIG}}
\DoxyCodeLine{3354 }
\DoxyCodeLine{3363 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SPI2\_SOURCE  \_\_HAL\_RCC\_GET\_SPI123\_SOURCE}}
\DoxyCodeLine{3364 }
\DoxyCodeLine{3377 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CONFIG  \_\_HAL\_RCC\_SPI123\_CONFIG}}
\DoxyCodeLine{3378 }
\DoxyCodeLine{3387 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SPI3\_SOURCE  \_\_HAL\_RCC\_GET\_SPI123\_SOURCE}}
\DoxyCodeLine{3388 }
\DoxyCodeLine{3402 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SPI45SEL)}}
\DoxyCodeLine{3403 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI45\_CONFIG(\_\_RCC\_SPI45CLKSource\_\_ )\(\backslash\)}}
\DoxyCodeLine{3404 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_SPI45SEL, (\_\_RCC\_SPI45CLKSource\_\_))}}
\DoxyCodeLine{3405 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3406 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI45\_CONFIG(\_\_RCC\_SPI45CLKSource\_\_ )\(\backslash\)}}
\DoxyCodeLine{3407 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_SPI45SEL, (\_\_RCC\_SPI45CLKSource\_\_))}}
\DoxyCodeLine{3408 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SPI45SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3409 }
\DoxyCodeLine{3419 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SPI45SEL)}}
\DoxyCodeLine{3420 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SPI45\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_SPI45SEL)))}}
\DoxyCodeLine{3421 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3422 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SPI45\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_SPI45SEL)))}}
\DoxyCodeLine{3423 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SPI45SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3424 }
\DoxyCodeLine{3438 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CONFIG  \_\_HAL\_RCC\_SPI45\_CONFIG}}
\DoxyCodeLine{3439 }
\DoxyCodeLine{3449 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SPI4\_SOURCE  \_\_HAL\_RCC\_GET\_SPI45\_SOURCE}}
\DoxyCodeLine{3450 }
\DoxyCodeLine{3464 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CONFIG  \_\_HAL\_RCC\_SPI45\_CONFIG}}
\DoxyCodeLine{3465 }
\DoxyCodeLine{3475 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SPI5\_SOURCE  \_\_HAL\_RCC\_GET\_SPI45\_SOURCE}}
\DoxyCodeLine{3476 }
\DoxyCodeLine{3495 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_SPI6SEL)}}
\DoxyCodeLine{3496 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_CONFIG(\_\_RCC\_SPI6CLKSource\_\_ )\(\backslash\)}}
\DoxyCodeLine{3497 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D3CCIPR, RCC\_D3CCIPR\_SPI6SEL, (\_\_RCC\_SPI6CLKSource\_\_))}}
\DoxyCodeLine{3498 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3499 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_CONFIG(\_\_RCC\_SPI6CLKSource\_\_ )\(\backslash\)}}
\DoxyCodeLine{3500 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>SRDCCIPR, RCC\_SRDCCIPR\_SPI6SEL, (\_\_RCC\_SPI6CLKSource\_\_))}}
\DoxyCodeLine{3501 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_SPI6SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3502 }
\DoxyCodeLine{3513 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_SPI6SEL)}}
\DoxyCodeLine{3514 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SPI6\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D3CCIPR, RCC\_D3CCIPR\_SPI6SEL)))}}
\DoxyCodeLine{3515 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3516 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SPI6\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>SRDCCIPR, RCC\_SRDCCIPR\_SPI6SEL)))}}
\DoxyCodeLine{3517 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_SPI6SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3518 }
\DoxyCodeLine{3525 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_SDMMCSEL)}}
\DoxyCodeLine{3526 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC\_CONFIG(\_\_SDMMCCLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3527 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_SDMMCSEL, (uint32\_t)(\_\_SDMMCCLKSource\_\_))}}
\DoxyCodeLine{3528 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3529 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC\_CONFIG(\_\_SDMMCCLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3530 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CDCCIPR, RCC\_CDCCIPR\_SDMMCSEL, (uint32\_t)(\_\_SDMMCCLKSource\_\_))}}
\DoxyCodeLine{3531 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_SDMMCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3532 }
\DoxyCodeLine{3535 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_SDMMCSEL)}}
\DoxyCodeLine{3536 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SDMMC\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_SDMMCSEL)))}}
\DoxyCodeLine{3537 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3538 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SDMMC\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIPR, RCC\_CDCCIPR\_SDMMCSEL)))}}
\DoxyCodeLine{3539 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_SDMMCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3540 }
\DoxyCodeLine{3550 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_RNGSEL)}}
\DoxyCodeLine{3551 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CONFIG(\_\_RNGCLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3552 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_RNGSEL, (uint32\_t)(\_\_RNGCLKSource\_\_))}}
\DoxyCodeLine{3553 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3554 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CONFIG(\_\_RNGCLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3555 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CDCCIP2R, RCC\_CDCCIP2R\_RNGSEL, (uint32\_t)(\_\_RNGCLKSource\_\_))}}
\DoxyCodeLine{3556 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_RNGSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3557 }
\DoxyCodeLine{3565 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_RNGSEL)}}
\DoxyCodeLine{3566 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_RNG\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_RNGSEL)))}}
\DoxyCodeLine{3567 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3568 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_RNG\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP2R, RCC\_CDCCIP2R\_RNGSEL)))}}
\DoxyCodeLine{3569 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_RNGSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3570 }
\DoxyCodeLine{3571 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{3578 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HRTIM1\_CONFIG(\_\_HRTIM1CLKSource\_\_) \(\backslash\)}}
\DoxyCodeLine{3579 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CFGR, RCC\_CFGR\_HRTIMSEL, (uint32\_t)(\_\_HRTIM1CLKSource\_\_))}}
\DoxyCodeLine{3580 }
\DoxyCodeLine{3586 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_HRTIM1\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CFGR, RCC\_CFGR\_HRTIMSEL)))}}
\DoxyCodeLine{3587 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HRTIM1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3588 }
\DoxyCodeLine{3599 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIMCLKPRESCALER(\_\_PRESC\_\_) do \{RCC-\/>CFGR \&= \string~(RCC\_CFGR\_TIMPRE);\(\backslash\)}}
\DoxyCodeLine{3600 \textcolor{preprocessor}{                                                 RCC-\/>CFGR |= (\_\_PRESC\_\_);       \(\backslash\)}}
\DoxyCodeLine{3601 \textcolor{preprocessor}{                                                \}while(0)}}
\DoxyCodeLine{3602 }
\DoxyCodeLine{3607 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_IT()      SET\_BIT(EXTI-\/>IMR1, RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{3608 }
\DoxyCodeLine{3613 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_IT()     CLEAR\_BIT(EXTI-\/>IMR1, RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{3614 }
\DoxyCodeLine{3619 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_EVENT()   SET\_BIT(EXTI-\/>EMR1, RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{3620 }
\DoxyCodeLine{3625 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_EVENT()  CLEAR\_BIT(EXTI-\/>EMR1, RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{3626 }
\DoxyCodeLine{3627 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{3632 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LSECSS\_EXTI\_ENABLE\_IT()       SET\_BIT(EXTI-\/>C2IMR1, RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{3633 }
\DoxyCodeLine{3638 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LSECSS\_EXTI\_DISABLE\_IT()      CLEAR\_BIT(EXTI-\/>C2IMR1, RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{3639 }
\DoxyCodeLine{3644 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LSECSS\_EXTI\_ENABLE\_EVENT()    SET\_BIT(EXTI-\/>C2EMR1, RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{3645 }
\DoxyCodeLine{3650 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LSECSS\_EXTI\_DISABLE\_EVENT()   CLEAR\_BIT(EXTI-\/>C2EMR1, RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{3651 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DUAL\_CORE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3652 }
\DoxyCodeLine{3657 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_FALLING\_EDGE()  SET\_BIT(EXTI-\/>FTSR1, RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{3658 }
\DoxyCodeLine{3659 }
\DoxyCodeLine{3664 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_FALLING\_EDGE()  CLEAR\_BIT(EXTI-\/>FTSR1, RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{3665 }
\DoxyCodeLine{3666 }
\DoxyCodeLine{3671 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_RISING\_EDGE()   SET\_BIT(EXTI-\/>RTSR1, RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{3672 }
\DoxyCodeLine{3677 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_RISING\_EDGE()  CLEAR\_BIT(EXTI-\/>RTSR1, RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{3678 }
\DoxyCodeLine{3683 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE()  \(\backslash\)}}
\DoxyCodeLine{3684 \textcolor{preprocessor}{  do \{                                                      \(\backslash\)}}
\DoxyCodeLine{3685 \textcolor{preprocessor}{    \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_RISING\_EDGE();             \(\backslash\)}}
\DoxyCodeLine{3686 \textcolor{preprocessor}{    \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_FALLING\_EDGE();            \(\backslash\)}}
\DoxyCodeLine{3687 \textcolor{preprocessor}{  \} while(0)}}
\DoxyCodeLine{3688 }
\DoxyCodeLine{3693 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_RISING\_FALLING\_EDGE()  \(\backslash\)}}
\DoxyCodeLine{3694 \textcolor{preprocessor}{  do \{                                                       \(\backslash\)}}
\DoxyCodeLine{3695 \textcolor{preprocessor}{    \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_RISING\_EDGE();             \(\backslash\)}}
\DoxyCodeLine{3696 \textcolor{preprocessor}{    \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_FALLING\_EDGE();            \(\backslash\)}}
\DoxyCodeLine{3697 \textcolor{preprocessor}{  \} while(0)}}
\DoxyCodeLine{3698 }
\DoxyCodeLine{3703 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSECSS\_EXTI\_GET\_FLAG()       (READ\_BIT(EXTI-\/>PR1, RCC\_EXTI\_LINE\_LSECSS) == RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{3704 }
\DoxyCodeLine{3709 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSECSS\_EXTI\_CLEAR\_FLAG()     WRITE\_REG(EXTI-\/>PR1, RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{3710 }
\DoxyCodeLine{3711 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{3716 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LSECSS\_EXTI\_GET\_FLAG()       (READ\_BIT(EXTI-\/>C2PR1, RCC\_EXTI\_LINE\_LSECSS) == RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{3717 }
\DoxyCodeLine{3722 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LSECSS\_EXTI\_CLEAR\_FLAG()     WRITE\_REG(EXTI-\/>C2PR1, RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{3723 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DUAL\_CORE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3728 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSECSS\_EXTI\_GENERATE\_SWIT()  SET\_BIT(EXTI-\/>SWIER1, RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{3729  }
\DoxyCodeLine{3740 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_ENABLE\_IT(\_\_INTERRUPT\_\_)   SET\_BIT(CRS-\/>CR, (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{3741 }
\DoxyCodeLine{3752 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_DISABLE\_IT(\_\_INTERRUPT\_\_)  CLEAR\_BIT(CRS-\/>CR, (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{3753 }
\DoxyCodeLine{3763 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_GET\_IT\_SOURCE(\_\_INTERRUPT\_\_)  ((READ\_BIT(CRS-\/>CR, (\_\_INTERRUPT\_\_)) != 0U) ? SET : RESET)}}
\DoxyCodeLine{3764 }
\DoxyCodeLine{3776 \textcolor{comment}{/* CRS IT Error Mask */}}
\DoxyCodeLine{3777 \textcolor{preprocessor}{\#define  RCC\_CRS\_IT\_ERROR\_MASK                 ((uint32\_t)(RCC\_CRS\_IT\_TRIMOVF | RCC\_CRS\_IT\_SYNCERR | RCC\_CRS\_IT\_SYNCMISS))}}
\DoxyCodeLine{3778 }
\DoxyCodeLine{3779 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_CLEAR\_IT(\_\_INTERRUPT\_\_)  do \{ \(\backslash\)}}
\DoxyCodeLine{3780 \textcolor{preprocessor}{                                                 if(((\_\_INTERRUPT\_\_) \& RCC\_CRS\_IT\_ERROR\_MASK) != 0U) \(\backslash\)}}
\DoxyCodeLine{3781 \textcolor{preprocessor}{                                                 \{ \(\backslash\)}}
\DoxyCodeLine{3782 \textcolor{preprocessor}{                                                   WRITE\_REG(CRS-\/>ICR, CRS\_ICR\_ERRC | ((\_\_INTERRUPT\_\_) \& \string~RCC\_CRS\_IT\_ERROR\_MASK)); \(\backslash\)}}
\DoxyCodeLine{3783 \textcolor{preprocessor}{                                                 \} \(\backslash\)}}
\DoxyCodeLine{3784 \textcolor{preprocessor}{                                                 else \(\backslash\)}}
\DoxyCodeLine{3785 \textcolor{preprocessor}{                                                 \{ \(\backslash\)}}
\DoxyCodeLine{3786 \textcolor{preprocessor}{                                                   WRITE\_REG(CRS-\/>ICR, (\_\_INTERRUPT\_\_)); \(\backslash\)}}
\DoxyCodeLine{3787 \textcolor{preprocessor}{                                                 \} \(\backslash\)}}
\DoxyCodeLine{3788 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{3789 }
\DoxyCodeLine{3803 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_GET\_FLAG(\_\_FLAG\_\_)  (READ\_BIT(CRS-\/>ISR, (\_\_FLAG\_\_)) == (\_\_FLAG\_\_))}}
\DoxyCodeLine{3804 }
\DoxyCodeLine{3820 \textcolor{comment}{/* CRS Flag Error Mask */}}
\DoxyCodeLine{3821 \textcolor{preprocessor}{\#define RCC\_CRS\_FLAG\_ERROR\_MASK                ((uint32\_t)(RCC\_CRS\_FLAG\_TRIMOVF | RCC\_CRS\_FLAG\_SYNCERR | RCC\_CRS\_FLAG\_SYNCMISS))}}
\DoxyCodeLine{3822 }
\DoxyCodeLine{3823 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_CLEAR\_FLAG(\_\_FLAG\_\_)     do \{ \(\backslash\)}}
\DoxyCodeLine{3824 \textcolor{preprocessor}{                                                 if(((\_\_FLAG\_\_) \& RCC\_CRS\_FLAG\_ERROR\_MASK) != 0U) \(\backslash\)}}
\DoxyCodeLine{3825 \textcolor{preprocessor}{                                                 \{ \(\backslash\)}}
\DoxyCodeLine{3826 \textcolor{preprocessor}{                                                   WRITE\_REG(CRS-\/>ICR, CRS\_ICR\_ERRC | ((\_\_FLAG\_\_) \& \string~RCC\_CRS\_FLAG\_ERROR\_MASK)); \(\backslash\)}}
\DoxyCodeLine{3827 \textcolor{preprocessor}{                                                 \} \(\backslash\)}}
\DoxyCodeLine{3828 \textcolor{preprocessor}{                                                 else \(\backslash\)}}
\DoxyCodeLine{3829 \textcolor{preprocessor}{                                                 \{ \(\backslash\)}}
\DoxyCodeLine{3830 \textcolor{preprocessor}{                                                   WRITE\_REG(CRS-\/>ICR, (\_\_FLAG\_\_)); \(\backslash\)}}
\DoxyCodeLine{3831 \textcolor{preprocessor}{                                                 \} \(\backslash\)}}
\DoxyCodeLine{3832 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{3833 }
\DoxyCodeLine{3842 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_FREQ\_ERROR\_COUNTER\_ENABLE()  SET\_BIT(CRS-\/>CR, CRS\_CR\_CEN)}}
\DoxyCodeLine{3843 }
\DoxyCodeLine{3848 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_FREQ\_ERROR\_COUNTER\_DISABLE() CLEAR\_BIT(CRS-\/>CR, CRS\_CR\_CEN)}}
\DoxyCodeLine{3849 }
\DoxyCodeLine{3855 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_AUTOMATIC\_CALIB\_ENABLE()     SET\_BIT(CRS-\/>CR, CRS\_CR\_AUTOTRIMEN)}}
\DoxyCodeLine{3856 }
\DoxyCodeLine{3861 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_AUTOMATIC\_CALIB\_DISABLE()    CLEAR\_BIT(CRS-\/>CR, CRS\_CR\_AUTOTRIMEN)}}
\DoxyCodeLine{3862 }
\DoxyCodeLine{3873 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_RELOADVALUE\_CALCULATE(\_\_FTARGET\_\_, \_\_FSYNC\_\_)  (((\_\_FTARGET\_\_) / (\_\_FSYNC\_\_)) -\/ 1U)}}
\DoxyCodeLine{3874 }
\DoxyCodeLine{3875 }
\DoxyCodeLine{3886 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{3894 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_RCCEx\_PeriphCLKConfig(\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}}  *PeriphClkInit);}
\DoxyCodeLine{3895 \textcolor{keywordtype}{void} HAL\_RCCEx\_GetPeriphCLKConfig(\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}}  *PeriphClkInit);}
\DoxyCodeLine{3896 uint32\_t HAL\_RCCEx\_GetPeriphCLKFreq(uint32\_t PeriphClk);}
\DoxyCodeLine{3897 uint32\_t HAL\_RCCEx\_GetD1PCLK1Freq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3898 uint32\_t HAL\_RCCEx\_GetD3PCLK1Freq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3899 uint32\_t HAL\_RCCEx\_GetD1SysClockFreq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3900 \textcolor{keywordtype}{void}     HAL\_RCCEx\_GetPLL1ClockFreq(\mbox{\hyperlink{struct_p_l_l1___clocks_type_def}{PLL1\_ClocksTypeDef}}* PLL1\_Clocks);}
\DoxyCodeLine{3901 \textcolor{keywordtype}{void}     HAL\_RCCEx\_GetPLL2ClockFreq(\mbox{\hyperlink{struct_p_l_l2___clocks_type_def}{PLL2\_ClocksTypeDef}}* PLL2\_Clocks);}
\DoxyCodeLine{3902 \textcolor{keywordtype}{void}     HAL\_RCCEx\_GetPLL3ClockFreq(\mbox{\hyperlink{struct_p_l_l3___clocks_type_def}{PLL3\_ClocksTypeDef}}* PLL3\_Clocks);}
\DoxyCodeLine{3910 \textcolor{keywordtype}{void} HAL\_RCCEx\_WakeUpStopCLKConfig(uint32\_t WakeUpClk);}
\DoxyCodeLine{3911 \textcolor{keywordtype}{void} HAL\_RCCEx\_KerWakeUpStopCLKConfig(uint32\_t WakeUpClk);}
\DoxyCodeLine{3912 \textcolor{keywordtype}{void} HAL\_RCCEx\_EnableLSECSS(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3913 \textcolor{keywordtype}{void} HAL\_RCCEx\_DisableLSECSS(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3914 \textcolor{keywordtype}{void} HAL\_RCCEx\_EnableLSECSS\_IT(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3915 \textcolor{keywordtype}{void} HAL\_RCCEx\_LSECSS\_IRQHandler(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3916 \textcolor{keywordtype}{void} HAL\_RCCEx\_LSECSS\_Callback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3917 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{3918 \textcolor{keywordtype}{void} HAL\_RCCEx\_EnableBootCore(uint32\_t RCC\_BootCx);}
\DoxyCodeLine{3919 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{3920 \textcolor{preprocessor}{\#if defined(RCC\_GCR\_WW1RSC)}}
\DoxyCodeLine{3921 \textcolor{keywordtype}{void} HAL\_RCCEx\_WWDGxSysResetConfig(uint32\_t RCC\_WWDGx);}
\DoxyCodeLine{3922 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*RCC\_GCR\_WW1RSC*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{3932 \textcolor{keywordtype}{void}     HAL\_RCCEx\_CRSConfig(\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def}{RCC\_CRSInitTypeDef}} *pInit);}
\DoxyCodeLine{3933 \textcolor{keywordtype}{void}     HAL\_RCCEx\_CRSSoftwareSynchronizationGenerate(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3934 \textcolor{keywordtype}{void}     HAL\_RCCEx\_CRSGetSynchronizationInfo(\mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def}{RCC\_CRSSynchroInfoTypeDef}} *pSynchroInfo);}
\DoxyCodeLine{3935 uint32\_t HAL\_RCCEx\_CRSWaitSynchronization(uint32\_t Timeout);}
\DoxyCodeLine{3936 \textcolor{keywordtype}{void}     HAL\_RCCEx\_CRS\_IRQHandler(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3937 \textcolor{keywordtype}{void}     HAL\_RCCEx\_CRS\_SyncOkCallback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3938 \textcolor{keywordtype}{void}     HAL\_RCCEx\_CRS\_SyncWarnCallback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3939 \textcolor{keywordtype}{void}     HAL\_RCCEx\_CRS\_ExpectedSyncCallback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3940 \textcolor{keywordtype}{void}     HAL\_RCCEx\_CRS\_ErrorCallback(uint32\_t Error);}
\DoxyCodeLine{3941 }
\DoxyCodeLine{3950  \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{3958 \textcolor{preprocessor}{\#define IS\_RCC\_PLL2CLOCKOUT\_VALUE(VALUE) (((VALUE) == RCC\_PLL2\_DIVP) || \(\backslash\)}}
\DoxyCodeLine{3959 \textcolor{preprocessor}{                                         ((VALUE) == RCC\_PLL2\_DIVQ)  || \(\backslash\)}}
\DoxyCodeLine{3960 \textcolor{preprocessor}{                                         ((VALUE) == RCC\_PLL2\_DIVR))}}
\DoxyCodeLine{3961 }
\DoxyCodeLine{3962 \textcolor{preprocessor}{\#define IS\_RCC\_PLL3CLOCKOUT\_VALUE(VALUE) (((VALUE) == RCC\_PLL3\_DIVP) || \(\backslash\)}}
\DoxyCodeLine{3963 \textcolor{preprocessor}{                                          ((VALUE) == RCC\_PLL3\_DIVQ) || \(\backslash\)}}
\DoxyCodeLine{3964 \textcolor{preprocessor}{                                          ((VALUE) == RCC\_PLL3\_DIVR))}}
\DoxyCodeLine{3965 }
\DoxyCodeLine{3966 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_USART16SEL)}}
\DoxyCodeLine{3967 \textcolor{preprocessor}{\#define IS\_RCC\_USART16CLKSOURCE(SOURCE) (((SOURCE) == RCC\_USART16CLKSOURCE\_D2PCLK2)|| \(\backslash\)}}
\DoxyCodeLine{3968 \textcolor{preprocessor}{                                         ((SOURCE) == RCC\_USART16CLKSOURCE\_PLL2)   || \(\backslash\)}}
\DoxyCodeLine{3969 \textcolor{preprocessor}{                                         ((SOURCE) == RCC\_USART16CLKSOURCE\_PLL3)   || \(\backslash\)}}
\DoxyCodeLine{3970 \textcolor{preprocessor}{                                         ((SOURCE) == RCC\_USART16CLKSOURCE\_CSI)    || \(\backslash\)}}
\DoxyCodeLine{3971 \textcolor{preprocessor}{                                         ((SOURCE) == RCC\_USART16CLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{3972 \textcolor{preprocessor}{                                         ((SOURCE) == RCC\_USART16CLKSOURCE\_HSI))}}
\DoxyCodeLine{3973 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3974 \textcolor{preprocessor}{\#define IS\_RCC\_USART16CLKSOURCE(SOURCE) (((SOURCE) == RCC\_USART16CLKSOURCE\_D2PCLK2)|| \(\backslash\)}}
\DoxyCodeLine{3975 \textcolor{preprocessor}{                                         ((SOURCE) == RCC\_USART16CLKSOURCE\_CDPCLK2)|| \(\backslash\)}}
\DoxyCodeLine{3976 \textcolor{preprocessor}{                                         ((SOURCE) == RCC\_USART16CLKSOURCE\_PLL2)   || \(\backslash\)}}
\DoxyCodeLine{3977 \textcolor{preprocessor}{                                         ((SOURCE) == RCC\_USART16CLKSOURCE\_PLL3)   || \(\backslash\)}}
\DoxyCodeLine{3978 \textcolor{preprocessor}{                                         ((SOURCE) == RCC\_USART16CLKSOURCE\_CSI)    || \(\backslash\)}}
\DoxyCodeLine{3979 \textcolor{preprocessor}{                                         ((SOURCE) == RCC\_USART16CLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{3980 \textcolor{preprocessor}{                                         ((SOURCE) == RCC\_USART16CLKSOURCE\_HSI))}}
\DoxyCodeLine{3981 \textcolor{comment}{/* alias*/}}
\DoxyCodeLine{3982 \textcolor{preprocessor}{\#define IS\_RCC\_USART16910CLKSOURCE    IS\_RCC\_USART16CLKSOURCE}}
\DoxyCodeLine{3983 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_USART16SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3984 }
\DoxyCodeLine{3985 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_USART28SEL)}}
\DoxyCodeLine{3986 \textcolor{preprocessor}{\#define IS\_RCC\_USART234578CLKSOURCE(SOURCE) (((SOURCE) == RCC\_USART234578CLKSOURCE\_D2PCLK1)|| \(\backslash\)}}
\DoxyCodeLine{3987 \textcolor{preprocessor}{                                             ((SOURCE) == RCC\_USART234578CLKSOURCE\_PLL2)   || \(\backslash\)}}
\DoxyCodeLine{3988 \textcolor{preprocessor}{                                             ((SOURCE) == RCC\_USART234578CLKSOURCE\_PLL3)   || \(\backslash\)}}
\DoxyCodeLine{3989 \textcolor{preprocessor}{                                             ((SOURCE) == RCC\_USART234578CLKSOURCE\_CSI)    || \(\backslash\)}}
\DoxyCodeLine{3990 \textcolor{preprocessor}{                                             ((SOURCE) == RCC\_USART234578CLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{3991 \textcolor{preprocessor}{                                             ((SOURCE) == RCC\_USART234578CLKSOURCE\_HSI))}}
\DoxyCodeLine{3992 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3993 \textcolor{preprocessor}{\#define IS\_RCC\_USART234578CLKSOURCE(SOURCE) (((SOURCE) == RCC\_USART234578CLKSOURCE\_D2PCLK1)|| \(\backslash\)}}
\DoxyCodeLine{3994 \textcolor{preprocessor}{                                             ((SOURCE) == RCC\_USART234578CLKSOURCE\_CDPCLK1)|| \(\backslash\)}}
\DoxyCodeLine{3995 \textcolor{preprocessor}{                                             ((SOURCE) == RCC\_USART234578CLKSOURCE\_PLL2)   || \(\backslash\)}}
\DoxyCodeLine{3996 \textcolor{preprocessor}{                                             ((SOURCE) == RCC\_USART234578CLKSOURCE\_PLL3)   || \(\backslash\)}}
\DoxyCodeLine{3997 \textcolor{preprocessor}{                                             ((SOURCE) == RCC\_USART234578CLKSOURCE\_CSI)    || \(\backslash\)}}
\DoxyCodeLine{3998 \textcolor{preprocessor}{                                             ((SOURCE) == RCC\_USART234578CLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{3999 \textcolor{preprocessor}{                                             ((SOURCE) == RCC\_USART234578CLKSOURCE\_HSI))}}
\DoxyCodeLine{4000 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_USART28SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4001 }
\DoxyCodeLine{4002 \textcolor{preprocessor}{\#define IS\_RCC\_USART1CLKSOURCE(SOURCE) (((SOURCE) == RCC\_USART1CLKSOURCE\_D2PCLK2)|| \(\backslash\)}}
\DoxyCodeLine{4003 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART1CLKSOURCE\_PLL2)   || \(\backslash\)}}
\DoxyCodeLine{4004 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART1CLKSOURCE\_PLL3)   || \(\backslash\)}}
\DoxyCodeLine{4005 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART1CLKSOURCE\_CSI)    || \(\backslash\)}}
\DoxyCodeLine{4006 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART1CLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{4007 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART1CLKSOURCE\_HSI))}}
\DoxyCodeLine{4008 }
\DoxyCodeLine{4009 \textcolor{preprocessor}{\#define IS\_RCC\_USART2CLKSOURCE(SOURCE) (((SOURCE) == RCC\_USART2CLKSOURCE\_D2PCLK1)|| \(\backslash\)}}
\DoxyCodeLine{4010 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART2CLKSOURCE\_PLL2)   || \(\backslash\)}}
\DoxyCodeLine{4011 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART2CLKSOURCE\_PLL3)   || \(\backslash\)}}
\DoxyCodeLine{4012 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART2CLKSOURCE\_CSI)    || \(\backslash\)}}
\DoxyCodeLine{4013 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART2CLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{4014 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART2CLKSOURCE\_HSI))}}
\DoxyCodeLine{4015 }
\DoxyCodeLine{4016 \textcolor{preprocessor}{\#define IS\_RCC\_USART3CLKSOURCE(SOURCE) (((SOURCE) == RCC\_USART3CLKSOURCE\_D2PCLK1)|| \(\backslash\)}}
\DoxyCodeLine{4017 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART3CLKSOURCE\_PLL2)   || \(\backslash\)}}
\DoxyCodeLine{4018 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART3CLKSOURCE\_PLL3)   || \(\backslash\)}}
\DoxyCodeLine{4019 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART3CLKSOURCE\_CSI)    || \(\backslash\)}}
\DoxyCodeLine{4020 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART3CLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{4021 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART3CLKSOURCE\_HSI))}}
\DoxyCodeLine{4022 }
\DoxyCodeLine{4023 \textcolor{preprocessor}{\#define IS\_RCC\_UART4CLKSOURCE(SOURCE)  (((SOURCE) == RCC\_UART4CLKSOURCE\_D2PCLK1) || \(\backslash\)}}
\DoxyCodeLine{4024 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART4CLKSOURCE\_PLL2)    || \(\backslash\)}}
\DoxyCodeLine{4025 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART4CLKSOURCE\_PLL3)    || \(\backslash\)}}
\DoxyCodeLine{4026 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART4CLKSOURCE\_CSI)     || \(\backslash\)}}
\DoxyCodeLine{4027 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART4CLKSOURCE\_LSE)     || \(\backslash\)}}
\DoxyCodeLine{4028 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART4CLKSOURCE\_HSI))}}
\DoxyCodeLine{4029 }
\DoxyCodeLine{4030 \textcolor{preprocessor}{\#define IS\_RCC\_UART5CLKSOURCE(SOURCE)  (((SOURCE) == RCC\_UART5CLKSOURCE\_D2PCLK1) || \(\backslash\)}}
\DoxyCodeLine{4031 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART5CLKSOURCE\_PLL2)    || \(\backslash\)}}
\DoxyCodeLine{4032 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART5CLKSOURCE\_PLL3)    || \(\backslash\)}}
\DoxyCodeLine{4033 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART5CLKSOURCE\_CSI)     || \(\backslash\)}}
\DoxyCodeLine{4034 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART5CLKSOURCE\_LSE)     || \(\backslash\)}}
\DoxyCodeLine{4035 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART5CLKSOURCE\_HSI))}}
\DoxyCodeLine{4036 }
\DoxyCodeLine{4037 \textcolor{preprocessor}{\#define IS\_RCC\_USART6CLKSOURCE(SOURCE) (((SOURCE) == RCC\_USART6CLKSOURCE\_D2PCLK2)|| \(\backslash\)}}
\DoxyCodeLine{4038 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART6CLKSOURCE\_PLL2)   || \(\backslash\)}}
\DoxyCodeLine{4039 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART6CLKSOURCE\_PLL3)   || \(\backslash\)}}
\DoxyCodeLine{4040 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART6CLKSOURCE\_CSI)    || \(\backslash\)}}
\DoxyCodeLine{4041 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART6CLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{4042 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART6CLKSOURCE\_HSI))}}
\DoxyCodeLine{4043 }
\DoxyCodeLine{4044 \textcolor{preprocessor}{\#define IS\_RCC\_UART7CLKSOURCE(SOURCE)  (((SOURCE) == RCC\_UART7CLKSOURCE\_D2PCLK1) || \(\backslash\)}}
\DoxyCodeLine{4045 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART7CLKSOURCE\_PLL2)    || \(\backslash\)}}
\DoxyCodeLine{4046 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART7CLKSOURCE\_PLL3)    || \(\backslash\)}}
\DoxyCodeLine{4047 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART7CLKSOURCE\_CSI)     || \(\backslash\)}}
\DoxyCodeLine{4048 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART7CLKSOURCE\_LSE)     || \(\backslash\)}}
\DoxyCodeLine{4049 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART7CLKSOURCE\_HSI))}}
\DoxyCodeLine{4050 }
\DoxyCodeLine{4051 \textcolor{preprocessor}{\#define IS\_RCC\_UART8CLKSOURCE(SOURCE)  (((SOURCE) == RCC\_UART8CLKSOURCE\_D2PCLK1) || \(\backslash\)}}
\DoxyCodeLine{4052 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART8CLKSOURCE\_PLL2)    || \(\backslash\)}}
\DoxyCodeLine{4053 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART8CLKSOURCE\_PLL3)    || \(\backslash\)}}
\DoxyCodeLine{4054 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART8CLKSOURCE\_CSI)     || \(\backslash\)}}
\DoxyCodeLine{4055 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART8CLKSOURCE\_LSE)     || \(\backslash\)}}
\DoxyCodeLine{4056 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART8CLKSOURCE\_HSI))}}
\DoxyCodeLine{4057 }
\DoxyCodeLine{4058 \textcolor{preprocessor}{\#if defined(UART9)}}
\DoxyCodeLine{4059 \textcolor{preprocessor}{\#define IS\_RCC\_UART9CLKSOURCE(SOURCE) (((SOURCE) == RCC\_UART9CLKSOURCE\_D2PCLK2)|| \(\backslash\)}}
\DoxyCodeLine{4060 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART9CLKSOURCE\_PLL2)  || \(\backslash\)}}
\DoxyCodeLine{4061 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART9CLKSOURCE\_PLL3)  || \(\backslash\)}}
\DoxyCodeLine{4062 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART9CLKSOURCE\_CSI)   || \(\backslash\)}}
\DoxyCodeLine{4063 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART9CLKSOURCE\_LSE)   || \(\backslash\)}}
\DoxyCodeLine{4064 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_UART9CLKSOURCE\_HSI))}}
\DoxyCodeLine{4065 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{4066 }
\DoxyCodeLine{4067 \textcolor{preprocessor}{\#if defined(USART10)}}
\DoxyCodeLine{4068 \textcolor{preprocessor}{\#define IS\_RCC\_USART10CLKSOURCE(SOURCE) (((SOURCE) == RCC\_USART10CLKSOURCE\_D2PCLK2)|| \(\backslash\)}}
\DoxyCodeLine{4069 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART10CLKSOURCE\_PLL2)    || \(\backslash\)}}
\DoxyCodeLine{4070 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART10CLKSOURCE\_PLL3)    || \(\backslash\)}}
\DoxyCodeLine{4071 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART10CLKSOURCE\_CSI)     || \(\backslash\)}}
\DoxyCodeLine{4072 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART10CLKSOURCE\_LSE)     || \(\backslash\)}}
\DoxyCodeLine{4073 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USART10CLKSOURCE\_HSI))}}
\DoxyCodeLine{4074 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{4075 }
\DoxyCodeLine{4076 \textcolor{preprocessor}{\#define IS\_RCC\_LPUART1CLKSOURCE(SOURCE) (((SOURCE) == RCC\_LPUART1CLKSOURCE\_D3PCLK1) || \(\backslash\)}}
\DoxyCodeLine{4077 \textcolor{preprocessor}{                                         ((SOURCE) == RCC\_LPUART1CLKSOURCE\_PLL2)    || \(\backslash\)}}
\DoxyCodeLine{4078 \textcolor{preprocessor}{                                         ((SOURCE) == RCC\_LPUART1CLKSOURCE\_PLL3)    || \(\backslash\)}}
\DoxyCodeLine{4079 \textcolor{preprocessor}{                                         ((SOURCE) == RCC\_LPUART1CLKSOURCE\_CSI)     || \(\backslash\)}}
\DoxyCodeLine{4080 \textcolor{preprocessor}{                                         ((SOURCE) == RCC\_LPUART1CLKSOURCE\_LSE)     || \(\backslash\)}}
\DoxyCodeLine{4081 \textcolor{preprocessor}{                                         ((SOURCE) == RCC\_LPUART1CLKSOURCE\_HSI))}}
\DoxyCodeLine{4082 }
\DoxyCodeLine{4083 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{4084 \textcolor{preprocessor}{\#define IS\_RCC\_I2C1235CLKSOURCE(SOURCE)   (((SOURCE) == RCC\_I2C1235CLKSOURCE\_PLL3)   || \(\backslash\)}}
\DoxyCodeLine{4085 \textcolor{preprocessor}{                                          ((SOURCE) == RCC\_I2C1235CLKSOURCE\_HSI)     || \(\backslash\)}}
\DoxyCodeLine{4086 \textcolor{preprocessor}{                                          ((SOURCE) == RCC\_I2C1235CLKSOURCE\_D2PCLK1) || \(\backslash\)}}
\DoxyCodeLine{4087 \textcolor{preprocessor}{                                          ((SOURCE) == RCC\_I2C1235CLKSOURCE\_CSI))}}
\DoxyCodeLine{4088 }
\DoxyCodeLine{4089 \textcolor{preprocessor}{\#define IS\_RCC\_I2C123CLKSOURCE    IS\_RCC\_I2C1235CLKSOURCE  }\textcolor{comment}{/* For  API Backward compatibility */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4090 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4091 \textcolor{preprocessor}{\#define IS\_RCC\_I2C123CLKSOURCE(SOURCE)   (((SOURCE) == RCC\_I2C123CLKSOURCE\_PLL3)   || \(\backslash\)}}
\DoxyCodeLine{4092 \textcolor{preprocessor}{                                          ((SOURCE) == RCC\_I2C123CLKSOURCE\_HSI)    || \(\backslash\)}}
\DoxyCodeLine{4093 \textcolor{preprocessor}{                                          ((SOURCE) == RCC\_I2C123CLKSOURCE\_D2PCLK1)|| \(\backslash\)}}
\DoxyCodeLine{4094 \textcolor{preprocessor}{                                          ((SOURCE) == RCC\_I2C123CLKSOURCE\_CSI))}}
\DoxyCodeLine{4095 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4096 }
\DoxyCodeLine{4097 \textcolor{preprocessor}{\#define IS\_RCC\_I2C1CLKSOURCE(SOURCE)   (((SOURCE) == RCC\_I2C1CLKSOURCE\_PLL3)   || \(\backslash\)}}
\DoxyCodeLine{4098 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_I2C1CLKSOURCE\_HSI)    || \(\backslash\)}}
\DoxyCodeLine{4099 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_I2C1CLKSOURCE\_D2PCLK1)|| \(\backslash\)}}
\DoxyCodeLine{4100 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_I2C1CLKSOURCE\_CSI))}}
\DoxyCodeLine{4101 }
\DoxyCodeLine{4102 \textcolor{preprocessor}{\#define IS\_RCC\_I2C2CLKSOURCE(SOURCE)   (((SOURCE) == RCC\_I2C2CLKSOURCE\_PLL3)   || \(\backslash\)}}
\DoxyCodeLine{4103 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_I2C2CLKSOURCE\_HSI)    || \(\backslash\)}}
\DoxyCodeLine{4104 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_I2C2CLKSOURCE\_D2PCLK1)|| \(\backslash\)}}
\DoxyCodeLine{4105 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_I2C2CLKSOURCE\_CSI))}}
\DoxyCodeLine{4106 }
\DoxyCodeLine{4107 \textcolor{preprocessor}{\#define IS\_RCC\_I2C3CLKSOURCE(SOURCE)   (((SOURCE) == RCC\_I2C3CLKSOURCE\_PLL3)   || \(\backslash\)}}
\DoxyCodeLine{4108 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_I2C3CLKSOURCE\_HSI)    || \(\backslash\)}}
\DoxyCodeLine{4109 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_I2C3CLKSOURCE\_D2PCLK1)|| \(\backslash\)}}
\DoxyCodeLine{4110 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_I2C3CLKSOURCE\_CSI))}}
\DoxyCodeLine{4111 }
\DoxyCodeLine{4112 \textcolor{preprocessor}{\#define IS\_RCC\_I2C4CLKSOURCE(SOURCE)   (((SOURCE) == RCC\_I2C4CLKSOURCE\_PLL3)   || \(\backslash\)}}
\DoxyCodeLine{4113 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_I2C4CLKSOURCE\_HSI)    || \(\backslash\)}}
\DoxyCodeLine{4114 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_I2C4CLKSOURCE\_D3PCLK1)|| \(\backslash\)}}
\DoxyCodeLine{4115 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_I2C3CLKSOURCE\_CSI))}}
\DoxyCodeLine{4116 }
\DoxyCodeLine{4117 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{4118 \textcolor{preprocessor}{\#define IS\_RCC\_I2C5CLKSOURCE(SOURCE)   (((SOURCE) == RCC\_I2C5CLKSOURCE\_PLL3)   || \(\backslash\)}}
\DoxyCodeLine{4119 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_I2C5CLKSOURCE\_HSI)    || \(\backslash\)}}
\DoxyCodeLine{4120 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_I2C5CLKSOURCE\_D2PCLK1)|| \(\backslash\)}}
\DoxyCodeLine{4121 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_I2C5CLKSOURCE\_CSI))}}
\DoxyCodeLine{4122 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4123 }
\DoxyCodeLine{4124 \textcolor{preprocessor}{\#define IS\_RCC\_RNGCLKSOURCE(SOURCE)    (((SOURCE) == RCC\_RNGCLKSOURCE\_HSI48)|| \(\backslash\)}}
\DoxyCodeLine{4125 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_RNGCLKSOURCE\_PLL)  || \(\backslash\)}}
\DoxyCodeLine{4126 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_RNGCLKSOURCE\_LSE)  || \(\backslash\)}}
\DoxyCodeLine{4127 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_RNGCLKSOURCE\_LSI))}}
\DoxyCodeLine{4128 }
\DoxyCodeLine{4129 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{4130 \textcolor{preprocessor}{\#define IS\_RCC\_HRTIM1CLKSOURCE(SOURCE) (((SOURCE) == RCC\_HRTIM1CLK\_TIMCLK) || \(\backslash\)}}
\DoxyCodeLine{4131 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_HRTIM1CLK\_CPUCLK))}}
\DoxyCodeLine{4132 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{4133 }
\DoxyCodeLine{4134 \textcolor{preprocessor}{\#define IS\_RCC\_USBCLKSOURCE(SOURCE)    (((SOURCE) == RCC\_USBCLKSOURCE\_PLL)  || \(\backslash\)}}
\DoxyCodeLine{4135 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USBCLKSOURCE\_PLL3) || \(\backslash\)}}
\DoxyCodeLine{4136 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_USBCLKSOURCE\_HSI48))}}
\DoxyCodeLine{4137 }
\DoxyCodeLine{4138 \textcolor{preprocessor}{\#define IS\_RCC\_SAI1CLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4139 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_SAI1CLKSOURCE\_PLL)  || \(\backslash\)}}
\DoxyCodeLine{4140 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI1CLKSOURCE\_PLL2) || \(\backslash\)}}
\DoxyCodeLine{4141 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI1CLKSOURCE\_PLL3) || \(\backslash\)}}
\DoxyCodeLine{4142 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI1CLKSOURCE\_CLKP) || \(\backslash\)}}
\DoxyCodeLine{4143 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI1CLKSOURCE\_PIN))}}
\DoxyCodeLine{4144 }
\DoxyCodeLine{4145 \textcolor{preprocessor}{\#if defined(SAI3)}}
\DoxyCodeLine{4146 \textcolor{preprocessor}{\#define IS\_RCC\_SAI23CLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4147 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_SAI23CLKSOURCE\_PLL)  || \(\backslash\)}}
\DoxyCodeLine{4148 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI23CLKSOURCE\_PLL2) || \(\backslash\)}}
\DoxyCodeLine{4149 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI23CLKSOURCE\_PLL3) || \(\backslash\)}}
\DoxyCodeLine{4150 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI23CLKSOURCE\_CLKP) || \(\backslash\)}}
\DoxyCodeLine{4151 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI23CLKSOURCE\_PIN))}}
\DoxyCodeLine{4152 }
\DoxyCodeLine{4153 \textcolor{preprocessor}{\#define IS\_RCC\_SAI2CLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4154 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_SAI2CLKSOURCE\_PLL)  || \(\backslash\)}}
\DoxyCodeLine{4155 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI2CLKSOURCE\_PLL2) || \(\backslash\)}}
\DoxyCodeLine{4156 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI2CLKSOURCE\_PLL3) || \(\backslash\)}}
\DoxyCodeLine{4157 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI2CLKSOURCE\_CLKP) || \(\backslash\)}}
\DoxyCodeLine{4158 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI2CLKSOURCE\_PIN))}}
\DoxyCodeLine{4159 }
\DoxyCodeLine{4160 }
\DoxyCodeLine{4161 \textcolor{preprocessor}{\#define IS\_RCC\_SAI3CLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4162 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_SAI3CLKSOURCE\_PLL)  || \(\backslash\)}}
\DoxyCodeLine{4163 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI3CLKSOURCE\_PLL2) || \(\backslash\)}}
\DoxyCodeLine{4164 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI3CLKSOURCE\_PLL3) || \(\backslash\)}}
\DoxyCodeLine{4165 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI3CLKSOURCE\_CLKP) || \(\backslash\)}}
\DoxyCodeLine{4166 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI3CLKSOURCE\_PIN))}}
\DoxyCodeLine{4167 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{4168 }
\DoxyCodeLine{4169 \textcolor{preprocessor}{\#if defined(RCC\_CDCCIP1R\_SAI2ASEL)}}
\DoxyCodeLine{4170 \textcolor{preprocessor}{\#define IS\_RCC\_SAI2ACLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4171 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_SAI2ACLKSOURCE\_PLL)  || \(\backslash\)}}
\DoxyCodeLine{4172 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI2ACLKSOURCE\_PLL2) || \(\backslash\)}}
\DoxyCodeLine{4173 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI2ACLKSOURCE\_PLL3) || \(\backslash\)}}
\DoxyCodeLine{4174 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI2ACLKSOURCE\_CLKP) || \(\backslash\)}}
\DoxyCodeLine{4175 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI2ACLKSOURCE\_PIN) || \(\backslash\)}}
\DoxyCodeLine{4176 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI2ACLKSOURCE\_SPDIF))}}
\DoxyCodeLine{4177 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{4178 }
\DoxyCodeLine{4179 \textcolor{preprocessor}{\#if defined(RCC\_CDCCIP1R\_SAI2BSEL)}}
\DoxyCodeLine{4180 \textcolor{preprocessor}{\#define IS\_RCC\_SAI2BCLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4181 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_SAI2BCLKSOURCE\_PLL)  || \(\backslash\)}}
\DoxyCodeLine{4182 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI2BCLKSOURCE\_PLL2) || \(\backslash\)}}
\DoxyCodeLine{4183 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI2BCLKSOURCE\_PLL3) || \(\backslash\)}}
\DoxyCodeLine{4184 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI2BCLKSOURCE\_CLKP) || \(\backslash\)}}
\DoxyCodeLine{4185 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI2BCLKSOURCE\_PIN) || \(\backslash\)}}
\DoxyCodeLine{4186 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI2BCLKSOURCE\_SPDIF))}}
\DoxyCodeLine{4187 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{4188 }
\DoxyCodeLine{4189 \textcolor{preprocessor}{\#define IS\_RCC\_SPI123CLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4190 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_SPI123CLKSOURCE\_PLL)  || \(\backslash\)}}
\DoxyCodeLine{4191 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI123CLKSOURCE\_PLL2) || \(\backslash\)}}
\DoxyCodeLine{4192 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI123CLKSOURCE\_PLL3) || \(\backslash\)}}
\DoxyCodeLine{4193 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI123CLKSOURCE\_CLKP) || \(\backslash\)}}
\DoxyCodeLine{4194 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI123CLKSOURCE\_PIN))}}
\DoxyCodeLine{4195 }
\DoxyCodeLine{4196 \textcolor{preprocessor}{\#define IS\_RCC\_SPI1CLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4197 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_SPI1CLKSOURCE\_PLL)  || \(\backslash\)}}
\DoxyCodeLine{4198 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI1CLKSOURCE\_PLL2) || \(\backslash\)}}
\DoxyCodeLine{4199 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI1CLKSOURCE\_PLL3) || \(\backslash\)}}
\DoxyCodeLine{4200 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI1CLKSOURCE\_CLKP) || \(\backslash\)}}
\DoxyCodeLine{4201 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI1CLKSOURCE\_PIN))}}
\DoxyCodeLine{4202 }
\DoxyCodeLine{4203 \textcolor{preprocessor}{\#define IS\_RCC\_SPI2CLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4204 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_SPI2CLKSOURCE\_PLL)  || \(\backslash\)}}
\DoxyCodeLine{4205 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI2CLKSOURCE\_PLL2) || \(\backslash\)}}
\DoxyCodeLine{4206 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI2CLKSOURCE\_PLL3) || \(\backslash\)}}
\DoxyCodeLine{4207 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI2CLKSOURCE\_CLKP) || \(\backslash\)}}
\DoxyCodeLine{4208 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI2CLKSOURCE\_PIN))}}
\DoxyCodeLine{4209 }
\DoxyCodeLine{4210 \textcolor{preprocessor}{\#define IS\_RCC\_SPI3CLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4211 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_SPI3CLKSOURCE\_PLL)  || \(\backslash\)}}
\DoxyCodeLine{4212 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI3CLKSOURCE\_PLL2) || \(\backslash\)}}
\DoxyCodeLine{4213 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI3CLKSOURCE\_PLL3) || \(\backslash\)}}
\DoxyCodeLine{4214 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI3CLKSOURCE\_CLKP) || \(\backslash\)}}
\DoxyCodeLine{4215 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI3CLKSOURCE\_PIN))}}
\DoxyCodeLine{4216 }
\DoxyCodeLine{4217 \textcolor{preprocessor}{\#define IS\_RCC\_SPI45CLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4218 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_SPI45CLKSOURCE\_D2PCLK1)  || \(\backslash\)}}
\DoxyCodeLine{4219 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI45CLKSOURCE\_PLL2)     || \(\backslash\)}}
\DoxyCodeLine{4220 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI45CLKSOURCE\_PLL3)     || \(\backslash\)}}
\DoxyCodeLine{4221 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI45CLKSOURCE\_HSI)      || \(\backslash\)}}
\DoxyCodeLine{4222 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI45CLKSOURCE\_CSI)      || \(\backslash\)}}
\DoxyCodeLine{4223 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI45CLKSOURCE\_HSE))}}
\DoxyCodeLine{4224 }
\DoxyCodeLine{4225 \textcolor{preprocessor}{\#define IS\_RCC\_SPI4CLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4226 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_SPI4CLKSOURCE\_D2PCLK1)  || \(\backslash\)}}
\DoxyCodeLine{4227 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI4CLKSOURCE\_PLL2)     || \(\backslash\)}}
\DoxyCodeLine{4228 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI4CLKSOURCE\_PLL3)     || \(\backslash\)}}
\DoxyCodeLine{4229 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI4CLKSOURCE\_HSI)      || \(\backslash\)}}
\DoxyCodeLine{4230 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI4CLKSOURCE\_CSI)      || \(\backslash\)}}
\DoxyCodeLine{4231 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI4CLKSOURCE\_HSE))}}
\DoxyCodeLine{4232 }
\DoxyCodeLine{4233 \textcolor{preprocessor}{\#define IS\_RCC\_SPI5CLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4234 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_SPI5CLKSOURCE\_D2PCLK1)|| \(\backslash\)}}
\DoxyCodeLine{4235 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI5CLKSOURCE\_PLL2)   || \(\backslash\)}}
\DoxyCodeLine{4236 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI5CLKSOURCE\_PLL3)   || \(\backslash\)}}
\DoxyCodeLine{4237 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI5CLKSOURCE\_HSI)    || \(\backslash\)}}
\DoxyCodeLine{4238 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI5CLKSOURCE\_CSI)    || \(\backslash\)}}
\DoxyCodeLine{4239 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI5CLKSOURCE\_HSE))}}
\DoxyCodeLine{4240 }
\DoxyCodeLine{4241 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_SPI6SEL)}}
\DoxyCodeLine{4242 \textcolor{preprocessor}{\#define IS\_RCC\_SPI6CLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4243 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_SPI6CLKSOURCE\_D3PCLK1) || \(\backslash\)}}
\DoxyCodeLine{4244 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI6CLKSOURCE\_PLL2)    || \(\backslash\)}}
\DoxyCodeLine{4245 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI6CLKSOURCE\_PLL3)    || \(\backslash\)}}
\DoxyCodeLine{4246 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI6CLKSOURCE\_HSI)     || \(\backslash\)}}
\DoxyCodeLine{4247 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI6CLKSOURCE\_CSI)     || \(\backslash\)}}
\DoxyCodeLine{4248 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI6CLKSOURCE\_HSE))}}
\DoxyCodeLine{4249 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4250 \textcolor{preprocessor}{\#define IS\_RCC\_SPI6CLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4251 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_SPI6CLKSOURCE\_D3PCLK1) || \(\backslash\)}}
\DoxyCodeLine{4252 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI6CLKSOURCE\_PLL2)    || \(\backslash\)}}
\DoxyCodeLine{4253 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI6CLKSOURCE\_PLL3)    || \(\backslash\)}}
\DoxyCodeLine{4254 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI6CLKSOURCE\_HSI)     || \(\backslash\)}}
\DoxyCodeLine{4255 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI6CLKSOURCE\_CSI)     || \(\backslash\)}}
\DoxyCodeLine{4256 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI6CLKSOURCE\_HSE)     || \(\backslash\)}}
\DoxyCodeLine{4257 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SPI6CLKSOURCE\_PIN))}}
\DoxyCodeLine{4258 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_SPI6SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4259 }
\DoxyCodeLine{4260 \textcolor{preprocessor}{\#if defined(SAI4)}}
\DoxyCodeLine{4261 \textcolor{preprocessor}{\#define IS\_RCC\_SAI4ACLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4262 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_SAI4ACLKSOURCE\_PLL)  || \(\backslash\)}}
\DoxyCodeLine{4263 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI4ACLKSOURCE\_PLL2) || \(\backslash\)}}
\DoxyCodeLine{4264 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI4ACLKSOURCE\_PLL3) || \(\backslash\)}}
\DoxyCodeLine{4265 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI4ACLKSOURCE\_CLKP) || \(\backslash\)}}
\DoxyCodeLine{4266 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI4ACLKSOURCE\_PIN))}}
\DoxyCodeLine{4267 }
\DoxyCodeLine{4268 \textcolor{preprocessor}{\#define IS\_RCC\_SAI4BCLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4269 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_SAI4BCLKSOURCE\_PLL)  || \(\backslash\)}}
\DoxyCodeLine{4270 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI4BCLKSOURCE\_PLL2) || \(\backslash\)}}
\DoxyCodeLine{4271 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI4BCLKSOURCE\_PLL3) || \(\backslash\)}}
\DoxyCodeLine{4272 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI4BCLKSOURCE\_CLKP) || \(\backslash\)}}
\DoxyCodeLine{4273 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SAI4BCLKSOURCE\_PIN))}}
\DoxyCodeLine{4274 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4275 }
\DoxyCodeLine{4276 \textcolor{preprocessor}{\#define IS\_RCC\_PLL3M\_VALUE(VALUE) ((1U <= (VALUE)) \&\& ((VALUE) <= 63U))}}
\DoxyCodeLine{4277 \textcolor{preprocessor}{\#define IS\_RCC\_PLL3N\_VALUE(VALUE) ((4U <= (VALUE)) \&\& ((VALUE) <= 512U))}}
\DoxyCodeLine{4278 \textcolor{preprocessor}{\#define IS\_RCC\_PLL3P\_VALUE(VALUE) ((1U <= (VALUE)) \&\& ((VALUE) <= 128U))}}
\DoxyCodeLine{4279 \textcolor{preprocessor}{\#define IS\_RCC\_PLL3Q\_VALUE(VALUE) ((1U <= (VALUE)) \&\& ((VALUE) <= 128U))}}
\DoxyCodeLine{4280 \textcolor{preprocessor}{\#define IS\_RCC\_PLL3R\_VALUE(VALUE) ((1U <= (VALUE)) \&\& ((VALUE) <= 128U))}}
\DoxyCodeLine{4281 }
\DoxyCodeLine{4282 \textcolor{preprocessor}{\#define IS\_RCC\_PLL2M\_VALUE(VALUE) ((1U <= (VALUE)) \&\& ((VALUE) <= 63U))}}
\DoxyCodeLine{4283 \textcolor{preprocessor}{\#define IS\_RCC\_PLL2N\_VALUE(VALUE) ((4U <= (VALUE)) \&\& ((VALUE) <= 512U))}}
\DoxyCodeLine{4284 \textcolor{preprocessor}{\#define IS\_RCC\_PLL2P\_VALUE(VALUE) ((1U <= (VALUE)) \&\& ((VALUE) <= 128U))}}
\DoxyCodeLine{4285 \textcolor{preprocessor}{\#define IS\_RCC\_PLL2Q\_VALUE(VALUE) ((1U <= (VALUE)) \&\& ((VALUE) <= 128U))}}
\DoxyCodeLine{4286 \textcolor{preprocessor}{\#define IS\_RCC\_PLL2R\_VALUE(VALUE) ((1U <= (VALUE)) \&\& ((VALUE) <= 128U))}}
\DoxyCodeLine{4287 }
\DoxyCodeLine{4288 \textcolor{preprocessor}{\#define IS\_RCC\_PLL2RGE\_VALUE(VALUE) (((VALUE) == RCC\_PLL2VCIRANGE\_0)  || \(\backslash\)}}
\DoxyCodeLine{4289 \textcolor{preprocessor}{                                    ((VALUE) == RCC\_PLL2VCIRANGE\_1)   || \(\backslash\)}}
\DoxyCodeLine{4290 \textcolor{preprocessor}{                                    ((VALUE) == RCC\_PLL2VCIRANGE\_2)   || \(\backslash\)}}
\DoxyCodeLine{4291 \textcolor{preprocessor}{                                    ((VALUE) == RCC\_PLL2VCIRANGE\_3))}}
\DoxyCodeLine{4292 }
\DoxyCodeLine{4293 \textcolor{preprocessor}{\#define IS\_RCC\_PLL3RGE\_VALUE(VALUE) (((VALUE) == RCC\_PLL3VCIRANGE\_0)  || \(\backslash\)}}
\DoxyCodeLine{4294 \textcolor{preprocessor}{                                    ((VALUE) == RCC\_PLL3VCIRANGE\_1)   || \(\backslash\)}}
\DoxyCodeLine{4295 \textcolor{preprocessor}{                                    ((VALUE) == RCC\_PLL3VCIRANGE\_2)   || \(\backslash\)}}
\DoxyCodeLine{4296 \textcolor{preprocessor}{                                    ((VALUE) == RCC\_PLL3VCIRANGE\_3))}}
\DoxyCodeLine{4297 }
\DoxyCodeLine{4298 \textcolor{preprocessor}{\#define IS\_RCC\_PLL2VCO\_VALUE(VALUE) (((VALUE) == RCC\_PLL2VCOWIDE)  || \(\backslash\)}}
\DoxyCodeLine{4299 \textcolor{preprocessor}{                                    ((VALUE) == RCC\_PLL2VCOMEDIUM))}}
\DoxyCodeLine{4300 }
\DoxyCodeLine{4301 \textcolor{preprocessor}{\#define IS\_RCC\_PLL3VCO\_VALUE(VALUE) (((VALUE) == RCC\_PLL3VCOWIDE)  || \(\backslash\)}}
\DoxyCodeLine{4302 \textcolor{preprocessor}{                                    ((VALUE) == RCC\_PLL3VCOMEDIUM))}}
\DoxyCodeLine{4303 }
\DoxyCodeLine{4304 \textcolor{preprocessor}{\#define IS\_RCC\_LPTIM1CLK(SOURCE)       (((SOURCE) == RCC\_LPTIM1CLKSOURCE\_D2PCLK1)|| \(\backslash\)}}
\DoxyCodeLine{4305 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM1CLKSOURCE\_PLL2)   || \(\backslash\)}}
\DoxyCodeLine{4306 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM1CLKSOURCE\_PLL3)   || \(\backslash\)}}
\DoxyCodeLine{4307 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM1CLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{4308 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM1CLKSOURCE\_LSI)    || \(\backslash\)}}
\DoxyCodeLine{4309 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM1CLKSOURCE\_CLKP))}}
\DoxyCodeLine{4310 }
\DoxyCodeLine{4311 \textcolor{preprocessor}{\#define IS\_RCC\_LPTIM2CLK(SOURCE)       (((SOURCE) == RCC\_LPTIM2CLKSOURCE\_D3PCLK1)|| \(\backslash\)}}
\DoxyCodeLine{4312 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM2CLKSOURCE\_PLL2)   || \(\backslash\)}}
\DoxyCodeLine{4313 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM2CLKSOURCE\_PLL3)   || \(\backslash\)}}
\DoxyCodeLine{4314 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM2CLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{4315 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM2CLKSOURCE\_LSI)    || \(\backslash\)}}
\DoxyCodeLine{4316 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM2CLKSOURCE\_CLKP))}}
\DoxyCodeLine{4317 }
\DoxyCodeLine{4318 \textcolor{preprocessor}{\#define IS\_RCC\_LPTIM345CLK(SOURCE)     (((SOURCE) == RCC\_LPTIM345CLKSOURCE\_D3PCLK1)|| \(\backslash\)}}
\DoxyCodeLine{4319 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM345CLKSOURCE\_PLL2)   || \(\backslash\)}}
\DoxyCodeLine{4320 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM345CLKSOURCE\_PLL3)   || \(\backslash\)}}
\DoxyCodeLine{4321 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM345CLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{4322 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM345CLKSOURCE\_LSI)    || \(\backslash\)}}
\DoxyCodeLine{4323 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM345CLKSOURCE\_CLKP))}}
\DoxyCodeLine{4324 }
\DoxyCodeLine{4325 \textcolor{preprocessor}{\#define IS\_RCC\_LPTIM3CLK(SOURCE)       (((SOURCE) == RCC\_LPTIM3CLKSOURCE\_D3PCLK1)  || \(\backslash\)}}
\DoxyCodeLine{4326 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM3CLKSOURCE\_PLL2)     || \(\backslash\)}}
\DoxyCodeLine{4327 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM3CLKSOURCE\_PLL3)     || \(\backslash\)}}
\DoxyCodeLine{4328 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM3CLKSOURCE\_LSE)      || \(\backslash\)}}
\DoxyCodeLine{4329 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM3CLKSOURCE\_LSI)      || \(\backslash\)}}
\DoxyCodeLine{4330 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM3CLKSOURCE\_CLKP))}}
\DoxyCodeLine{4331 }
\DoxyCodeLine{4332 \textcolor{preprocessor}{\#if defined(LPTIM4)}}
\DoxyCodeLine{4333 \textcolor{preprocessor}{\#define IS\_RCC\_LPTIM4CLK(SOURCE)       (((SOURCE) == RCC\_LPTIM4CLKSOURCE\_D3PCLK1)|| \(\backslash\)}}
\DoxyCodeLine{4334 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM4CLKSOURCE\_PLL2)   || \(\backslash\)}}
\DoxyCodeLine{4335 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM4CLKSOURCE\_PLL3)   || \(\backslash\)}}
\DoxyCodeLine{4336 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM4CLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{4337 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM4CLKSOURCE\_LSI)    || \(\backslash\)}}
\DoxyCodeLine{4338 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM4CLKSOURCE\_CLKP))}}
\DoxyCodeLine{4339 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4340 }
\DoxyCodeLine{4341 \textcolor{preprocessor}{\#if defined(LPTIM5)}}
\DoxyCodeLine{4342 \textcolor{preprocessor}{\#define IS\_RCC\_LPTIM5CLK(SOURCE)       (((SOURCE) == RCC\_LPTIM5CLKSOURCE\_D3PCLK1)|| \(\backslash\)}}
\DoxyCodeLine{4343 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM5CLKSOURCE\_PLL2)   || \(\backslash\)}}
\DoxyCodeLine{4344 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM5CLKSOURCE\_PLL3)   || \(\backslash\)}}
\DoxyCodeLine{4345 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM5CLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{4346 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM5CLKSOURCE\_LSI)    || \(\backslash\)}}
\DoxyCodeLine{4347 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_LPTIM5CLKSOURCE\_CLKP))}}
\DoxyCodeLine{4348 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4349 }
\DoxyCodeLine{4350 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{4351 \textcolor{preprocessor}{\#define IS\_RCC\_QSPICLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4352 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_QSPICLKSOURCE\_D1HCLK)  || \(\backslash\)}}
\DoxyCodeLine{4353 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_QSPICLKSOURCE\_PLL)     || \(\backslash\)}}
\DoxyCodeLine{4354 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_QSPICLKSOURCE\_PLL2)    || \(\backslash\)}}
\DoxyCodeLine{4355 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_QSPICLKSOURCE\_CLKP))}}
\DoxyCodeLine{4356 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*QUADSPI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4357 }
\DoxyCodeLine{4358 \textcolor{preprocessor}{\#if defined(OCTOSPI1) || defined(OCTOSPI1)}}
\DoxyCodeLine{4359 \textcolor{preprocessor}{\#define IS\_RCC\_OSPICLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4360 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_OSPICLKSOURCE\_D1HCLK)  || \(\backslash\)}}
\DoxyCodeLine{4361 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_OSPICLKSOURCE\_PLL)     || \(\backslash\)}}
\DoxyCodeLine{4362 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_OSPICLKSOURCE\_PLL2)    || \(\backslash\)}}
\DoxyCodeLine{4363 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_OSPICLKSOURCE\_CLKP))}}
\DoxyCodeLine{4364 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OCTOSPI1 || OCTOSPI1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4365 }
\DoxyCodeLine{4366 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{4367 \textcolor{preprocessor}{\#define IS\_RCC\_DSICLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4368 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_DSICLKSOURCE\_PHY)  || \(\backslash\)}}
\DoxyCodeLine{4369 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_DSICLKSOURCE\_PLL2))}}
\DoxyCodeLine{4370 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4371 }
\DoxyCodeLine{4372 \textcolor{preprocessor}{\#define IS\_RCC\_FMCCLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4373 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_FMCCLKSOURCE\_D1HCLK)  || \(\backslash\)}}
\DoxyCodeLine{4374 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_FMCCLKSOURCE\_PLL)     || \(\backslash\)}}
\DoxyCodeLine{4375 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_FMCCLKSOURCE\_PLL2)    || \(\backslash\)}}
\DoxyCodeLine{4376 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_FMCCLKSOURCE\_CLKP))}}
\DoxyCodeLine{4377 }
\DoxyCodeLine{4378 \textcolor{preprocessor}{\#if defined(FDCAN1) || defined(FDCAN2)}}
\DoxyCodeLine{4379 \textcolor{preprocessor}{\#define IS\_RCC\_FDCANCLK(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4380 \textcolor{preprocessor}{               (((\_\_SOURCE\_\_) == RCC\_FDCANCLKSOURCE\_HSE)  || \(\backslash\)}}
\DoxyCodeLine{4381 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_FDCANCLKSOURCE\_PLL)  || \(\backslash\)}}
\DoxyCodeLine{4382 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_FDCANCLKSOURCE\_PLL2))}}
\DoxyCodeLine{4383 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*FDCAN1 || FDCAN2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4384 }
\DoxyCodeLine{4385 \textcolor{preprocessor}{\#define IS\_RCC\_SDMMC(\_\_SOURCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{4386 \textcolor{preprocessor}{                (((\_\_SOURCE\_\_) == RCC\_SDMMCCLKSOURCE\_PLL)  || \(\backslash\)}}
\DoxyCodeLine{4387 \textcolor{preprocessor}{                ((\_\_SOURCE\_\_) == RCC\_SDMMCCLKSOURCE\_PLL2))}}
\DoxyCodeLine{4388 }
\DoxyCodeLine{4389 \textcolor{preprocessor}{\#define IS\_RCC\_ADCCLKSOURCE(SOURCE)    (((SOURCE) == RCC\_ADCCLKSOURCE\_PLL2) || \(\backslash\)}}
\DoxyCodeLine{4390 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_ADCCLKSOURCE\_PLL3) || \(\backslash\)}}
\DoxyCodeLine{4391 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_ADCCLKSOURCE\_CLKP))}}
\DoxyCodeLine{4392 }
\DoxyCodeLine{4393 \textcolor{preprocessor}{\#define IS\_RCC\_SWPMI1CLKSOURCE(SOURCE) (((SOURCE) == RCC\_SWPMI1CLKSOURCE\_D2PCLK1) || \(\backslash\)}}
\DoxyCodeLine{4394 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_SWPMI1CLKSOURCE\_HSI))}}
\DoxyCodeLine{4395 }
\DoxyCodeLine{4396 \textcolor{preprocessor}{\#define IS\_RCC\_DFSDM1CLKSOURCE(SOURCE)  (((SOURCE) == RCC\_DFSDM1CLKSOURCE\_D2PCLK1) || \(\backslash\)}}
\DoxyCodeLine{4397 \textcolor{preprocessor}{                                         ((SOURCE) == RCC\_DFSDM1CLKSOURCE\_SYS))}}
\DoxyCodeLine{4398 }
\DoxyCodeLine{4399 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{4400 \textcolor{preprocessor}{\#define IS\_RCC\_DFSDM2CLKSOURCE(SOURCE)  (((SOURCE) == RCC\_DFSDM2CLKSOURCE\_SRDPCLK1) || \(\backslash\)}}
\DoxyCodeLine{4401 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_DFSDM2CLKSOURCE\_SYS))}}
\DoxyCodeLine{4402 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4403 }
\DoxyCodeLine{4404 \textcolor{preprocessor}{\#define IS\_RCC\_SPDIFRXCLKSOURCE(SOURCE)(((SOURCE) == RCC\_SPDIFRXCLKSOURCE\_PLL)  || \(\backslash\)}}
\DoxyCodeLine{4405 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_SPDIFRXCLKSOURCE\_PLL2) || \(\backslash\)}}
\DoxyCodeLine{4406 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_SPDIFRXCLKSOURCE\_PLL3) || \(\backslash\)}}
\DoxyCodeLine{4407 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_SPDIFRXCLKSOURCE\_HSI))}}
\DoxyCodeLine{4408 }
\DoxyCodeLine{4409 \textcolor{preprocessor}{\#define IS\_RCC\_CECCLKSOURCE(SOURCE)  (((SOURCE) == RCC\_CECCLKSOURCE\_LSE) || \(\backslash\)}}
\DoxyCodeLine{4410 \textcolor{preprocessor}{                                      ((SOURCE) == RCC\_CECCLKSOURCE\_LSI) || \(\backslash\)}}
\DoxyCodeLine{4411 \textcolor{preprocessor}{                                      ((SOURCE) == RCC\_CECCLKSOURCE\_CSI))}}
\DoxyCodeLine{4412 }
\DoxyCodeLine{4413 \textcolor{preprocessor}{\#define IS\_RCC\_CLKPSOURCE(SOURCE)   (((SOURCE) == RCC\_CLKPSOURCE\_HSI)  || \(\backslash\)}}
\DoxyCodeLine{4414 \textcolor{preprocessor}{                                      ((SOURCE) == RCC\_CLKPSOURCE\_CSI) || \(\backslash\)}}
\DoxyCodeLine{4415 \textcolor{preprocessor}{                                      ((SOURCE) == RCC\_CLKPSOURCE\_HSE))}}
\DoxyCodeLine{4416 \textcolor{preprocessor}{\#define IS\_RCC\_TIMPRES(VALUE)  \(\backslash\)}}
\DoxyCodeLine{4417 \textcolor{preprocessor}{               (((VALUE) == RCC\_TIMPRES\_DESACTIVATED) || \(\backslash\)}}
\DoxyCodeLine{4418 \textcolor{preprocessor}{                ((VALUE) == RCC\_TIMPRES\_ACTIVATED))}}
\DoxyCodeLine{4419 }
\DoxyCodeLine{4420 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{4421 \textcolor{preprocessor}{\#define IS\_RCC\_BOOT\_CORE(CORE)   (((CORE) == RCC\_BOOT\_C1)  || \(\backslash\)}}
\DoxyCodeLine{4422 \textcolor{preprocessor}{                                  ((CORE) == RCC\_BOOT\_C2))}}
\DoxyCodeLine{4423 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4424 }
\DoxyCodeLine{4425 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{4426 \textcolor{preprocessor}{\#define IS\_RCC\_SCOPE\_WWDG(WWDG)   (((WWDG) == RCC\_WWDG1)  || \(\backslash\)}}
\DoxyCodeLine{4427 \textcolor{preprocessor}{                                  ((WWDG) == RCC\_WWDG2))}}
\DoxyCodeLine{4428 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4429 \textcolor{preprocessor}{\#define IS\_RCC\_SCOPE\_WWDG(WWDG)   ((WWDG) == RCC\_WWDG1)}}
\DoxyCodeLine{4430 }
\DoxyCodeLine{4431 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4432 }
\DoxyCodeLine{4433 \textcolor{preprocessor}{\#define IS\_RCC\_CRS\_SYNC\_SOURCE(\_\_SOURCE\_\_) (((\_\_SOURCE\_\_) == RCC\_CRS\_SYNC\_SOURCE\_USB2) || \(\backslash\)}}
\DoxyCodeLine{4434 \textcolor{preprocessor}{                                            ((\_\_SOURCE\_\_) == RCC\_CRS\_SYNC\_SOURCE\_LSE)  || \(\backslash\)}}
\DoxyCodeLine{4435 \textcolor{preprocessor}{                                            ((\_\_SOURCE\_\_) == RCC\_CRS\_SYNC\_SOURCE\_USB1) || \(\backslash\)}}
\DoxyCodeLine{4436 \textcolor{preprocessor}{                                            ((\_\_SOURCE\_\_) == RCC\_CRS\_SYNC\_SOURCE\_PIN))}}
\DoxyCodeLine{4437 }
\DoxyCodeLine{4438 \textcolor{preprocessor}{\#define IS\_RCC\_CRS\_SYNC\_DIV(\_\_DIV\_\_)       (((\_\_DIV\_\_) == RCC\_CRS\_SYNC\_DIV1)  || ((\_\_DIV\_\_) == RCC\_CRS\_SYNC\_DIV2)  || \(\backslash\)}}
\DoxyCodeLine{4439 \textcolor{preprocessor}{                                            ((\_\_DIV\_\_) == RCC\_CRS\_SYNC\_DIV4)  || ((\_\_DIV\_\_) == RCC\_CRS\_SYNC\_DIV8)  || \(\backslash\)}}
\DoxyCodeLine{4440 \textcolor{preprocessor}{                                            ((\_\_DIV\_\_) == RCC\_CRS\_SYNC\_DIV16) || ((\_\_DIV\_\_) == RCC\_CRS\_SYNC\_DIV32) || \(\backslash\)}}
\DoxyCodeLine{4441 \textcolor{preprocessor}{                                            ((\_\_DIV\_\_) == RCC\_CRS\_SYNC\_DIV64) || ((\_\_DIV\_\_) == RCC\_CRS\_SYNC\_DIV128))}}
\DoxyCodeLine{4442 }
\DoxyCodeLine{4443 \textcolor{preprocessor}{\#define IS\_RCC\_CRS\_SYNC\_POLARITY(\_\_POLARITY\_\_) (((\_\_POLARITY\_\_) == RCC\_CRS\_SYNC\_POLARITY\_RISING) || \(\backslash\)}}
\DoxyCodeLine{4444 \textcolor{preprocessor}{                                                ((\_\_POLARITY\_\_) == RCC\_CRS\_SYNC\_POLARITY\_FALLING))}}
\DoxyCodeLine{4445 }
\DoxyCodeLine{4446 \textcolor{preprocessor}{\#define IS\_RCC\_CRS\_RELOADVALUE(\_\_VALUE\_\_)  (((\_\_VALUE\_\_) <= 0xFFFFU))}}
\DoxyCodeLine{4447 }
\DoxyCodeLine{4448 \textcolor{preprocessor}{\#define IS\_RCC\_CRS\_ERRORLIMIT(\_\_VALUE\_\_)   (((\_\_VALUE\_\_) <= 0xFFU))}}
\DoxyCodeLine{4449 }
\DoxyCodeLine{4450 \textcolor{preprocessor}{\#define IS\_RCC\_CRS\_HSI48CALIBRATION(\_\_VALUE\_\_) (((\_\_VALUE\_\_) <= 0x3FU))}}
\DoxyCodeLine{4451 }
\DoxyCodeLine{4452 \textcolor{preprocessor}{\#define IS\_RCC\_CRS\_FREQERRORDIR(\_\_DIR\_\_)   (((\_\_DIR\_\_) == RCC\_CRS\_FREQERRORDIR\_UP) || \(\backslash\)}}
\DoxyCodeLine{4453 \textcolor{preprocessor}{                                            ((\_\_DIR\_\_) == RCC\_CRS\_FREQERRORDIR\_DOWN))}}
\DoxyCodeLine{4470 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{4471 \}}
\DoxyCodeLine{4472 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{4473 }
\DoxyCodeLine{4474 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7xx\_HAL\_RCC\_EX\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4475 }

\end{DoxyCode}
