// Seed: 1246424421
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  supply1 id_4;
  wire id_5;
  assign id_4 = 1;
  id_6(
      -1, 1'd0 ? 1 : 1'b0, 1'b0
  );
  wire id_7;
endmodule
module module_1 ();
  time id_1 = -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign id_2 = id_1;
  assign id_1 = -1'b0;
endmodule
module module_2 (
    input supply1 id_0,
    output wire id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  supply1 id_4 = 1;
endmodule
