Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Jun  8 02:37:20 2025
| Host         : James running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MicroBlaze_wrapper_timing_summary_routed.rpt -pb MicroBlaze_wrapper_timing_summary_routed.pb -rpx MicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlaze_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      4           
TIMING-7   Critical Warning  No common node between related clocks               4           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.455    -4591.035                   2520                10155        0.022        0.000                      0                10155        1.100        0.000                       0                  3496  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
MicroBlaze_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_MicroBlaze_clk_wiz_0_0    {0.000 31.250}       62.500          16.000          
  clkfbout_MicroBlaze_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
clk1Mhz                              {0.000 500.000}      1000.000        1.000           
clk_fpga_0                           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MicroBlaze_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_MicroBlaze_clk_wiz_0_0         23.256        0.000                      0                  303        0.169        0.000                      0                  303       30.750        0.000                       0                   269  
  clkfbout_MicroBlaze_clk_wiz_0_0                                                                                                                                                      2.845        0.000                       0                     3  
clk1Mhz                                  985.291        0.000                      0                 1789        0.066        0.000                      0                 1789      499.500        0.000                       0                   559  
clk_fpga_0                                -5.455    -4450.258                   2454                 7599        0.022        0.000                      0                 7599        1.520        0.000                       0                  2664  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk1Mhz                          clk_out1_MicroBlaze_clk_wiz_0_0       58.113        0.000                      0                    3        0.159        0.000                      0                    3  
clk_out1_MicroBlaze_clk_wiz_0_0  clk1Mhz                               21.695        0.000                      0                  432       30.767        0.000                      0                  432  
clk_fpga_0                       clk1Mhz                               -2.390     -140.777                     66                   98        0.183        0.000                      0                   98  
clk1Mhz                          clk_fpga_0                             2.270        0.000                      0                    1        1.109        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clkfbout_MicroBlaze_clk_wiz_0_0                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1
  To Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlaze_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       23.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.256ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 2.961ns (38.066%)  route 4.818ns (61.934%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 32.805 - 31.250 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.732     1.732    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X42Y81         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     2.250 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.866     3.116    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]
    SLICE_X43Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.240 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.240    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.638 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.638    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.752 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.752    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.866 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.866    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.980 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.980    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.094 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.094    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.208 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.208    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.322 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.322    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.656 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.463    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X42Y89         LUT4 (Prop_lut4_I3_O)        0.303     5.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.581     6.346    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.918     7.389    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X41Y84         LUT4 (Prop_lut4_I0_O)        0.150     7.539 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.033     8.571    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I4_O)        0.326     8.897 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.613     9.511    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[0]_i_1_n_0
    SLICE_X40Y79         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.555    32.805    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y79         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.142    32.947    
                         clock uncertainty           -0.089    32.858    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)       -0.092    32.766    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                         32.766    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                 23.256    

Slack (MET) :             23.272ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 2.961ns (38.002%)  route 4.831ns (61.998%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 32.806 - 31.250 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.732     1.732    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X42Y81         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     2.250 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.866     3.116    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]
    SLICE_X43Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.240 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.240    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.638 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.638    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.752 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.752    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.866 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.866    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.980 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.980    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.094 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.094    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.208 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.208    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.322 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.322    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.656 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.463    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X42Y89         LUT4 (Prop_lut4_I3_O)        0.303     5.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.581     6.346    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.918     7.389    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X41Y84         LUT4 (Prop_lut4_I0_O)        0.150     7.539 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.025     8.564    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I4_O)        0.326     8.890 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[2]_i_1/O
                         net (fo=2, routed)           0.634     9.524    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[2]_i_1_n_0
    SLICE_X41Y81         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.556    32.806    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X41Y81         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.142    32.948    
                         clock uncertainty           -0.089    32.859    
    SLICE_X41Y81         FDRE (Setup_fdre_C_D)       -0.064    32.795    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                         32.795    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                 23.272    

Slack (MET) :             23.301ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 2.961ns (38.030%)  route 4.825ns (61.970%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 32.805 - 31.250 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.732     1.732    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X42Y81         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     2.250 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.866     3.116    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]
    SLICE_X43Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.240 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.240    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.638 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.638    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.752 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.752    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.866 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.866    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.980 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.980    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.094 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.094    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.208 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.208    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.322 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.322    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.656 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.463    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X42Y89         LUT4 (Prop_lut4_I3_O)        0.303     5.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.581     6.346    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.918     7.389    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X41Y84         LUT4 (Prop_lut4_I0_O)        0.150     7.539 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.029     8.568    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I2_O)        0.326     8.894 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.624     9.518    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_1_n_0
    SLICE_X40Y79         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.555    32.805    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y79         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.142    32.947    
                         clock uncertainty           -0.089    32.858    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)       -0.040    32.818    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]
  -------------------------------------------------------------------
                         required time                         32.818    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                 23.301    

Slack (MET) :             23.431ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.652ns  (logic 2.961ns (38.697%)  route 4.691ns (61.303%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 32.805 - 31.250 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.732     1.732    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X42Y81         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     2.250 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.866     3.116    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]
    SLICE_X43Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.240 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.240    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.638 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.638    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.752 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.752    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.866 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.866    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.980 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.980    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.094 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.094    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.208 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.208    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.322 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.322    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.656 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.463    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X42Y89         LUT4 (Prop_lut4_I3_O)        0.303     5.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.581     6.346    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.918     7.389    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X41Y84         LUT4 (Prop_lut4_I0_O)        0.150     7.539 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.818     8.357    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I4_O)        0.326     8.683 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[3]_i_1/O
                         net (fo=2, routed)           0.700     9.384    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[3]_i_1_n_0
    SLICE_X40Y79         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.555    32.805    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y79         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.142    32.947    
                         clock uncertainty           -0.089    32.858    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)       -0.044    32.814    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                         32.814    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                 23.431    

Slack (MET) :             23.518ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 2.961ns (39.203%)  route 4.592ns (60.798%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 32.808 - 31.250 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.732     1.732    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X42Y81         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     2.250 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.866     3.116    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]
    SLICE_X43Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.240 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.240    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.638 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.638    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.752 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.752    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.866 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.866    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.980 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.980    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.094 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.094    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.208 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.208    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.322 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.322    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.656 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.463    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X42Y89         LUT4 (Prop_lut4_I3_O)        0.303     5.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.581     6.346    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.918     7.389    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X41Y84         LUT4 (Prop_lut4_I0_O)        0.150     7.539 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.029     8.568    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I2_O)        0.326     8.894 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.391     9.285    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_1_n_0
    SLICE_X40Y82         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.558    32.808    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y82         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.142    32.950    
                         clock uncertainty           -0.089    32.861    
    SLICE_X40Y82         FDRE (Setup_fdre_C_D)       -0.058    32.803    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]
  -------------------------------------------------------------------
                         required time                         32.803    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                 23.518    

Slack (MET) :             23.600ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.465ns  (logic 2.961ns (39.664%)  route 4.504ns (60.336%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 32.806 - 31.250 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.732     1.732    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X42Y81         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     2.250 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.866     3.116    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]
    SLICE_X43Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.240 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.240    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.638 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.638    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.752 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.752    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.866 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.866    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.980 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.980    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.094 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.094    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.208 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.208    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.322 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.322    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.656 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.463    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X42Y89         LUT4 (Prop_lut4_I3_O)        0.303     5.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.581     6.346    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.918     7.389    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X41Y84         LUT4 (Prop_lut4_I0_O)        0.150     7.539 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.858     8.397    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I2_O)        0.326     8.723 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.474     9.197    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[5]_i_1_n_0
    SLICE_X43Y81         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.556    32.806    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X43Y81         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.144    32.950    
                         clock uncertainty           -0.089    32.861    
    SLICE_X43Y81         FDRE (Setup_fdre_C_D)       -0.064    32.797    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]
  -------------------------------------------------------------------
                         required time                         32.797    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                 23.600    

Slack (MET) :             23.667ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.362ns  (logic 2.418ns (32.843%)  route 4.944ns (67.157%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 32.814 - 31.250 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.737     1.737    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X39Y87         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456     2.193 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[8]/Q
                         net (fo=5, routed)           0.875     3.068    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[8]
    SLICE_X38Y86         LUT1 (Prop_lut1_I0_O)        0.124     3.192 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.192    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_i_1_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.568 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.568    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.685 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.685    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.802 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.802    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.919 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.919    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.036 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.036    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.351 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/O[3]
                         net (fo=1, routed)           0.817     5.168    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[28]
    SLICE_X37Y92         LUT4 (Prop_lut4_I1_O)        0.307     5.475 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.951     6.426    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.550 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.401     6.951    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.124     7.075 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5/O
                         net (fo=4, routed)           1.097     8.173    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.297 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[10]_i_1/O
                         net (fo=2, routed)           0.803     9.099    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[10]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.564    32.814    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.141    32.955    
                         clock uncertainty           -0.089    32.866    
    SLICE_X36Y91         FDRE (Setup_fdre_C_D)       -0.100    32.766    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]
  -------------------------------------------------------------------
                         required time                         32.766    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                 23.667    

Slack (MET) :             23.705ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.961ns (40.216%)  route 4.402ns (59.784%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 32.805 - 31.250 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.732     1.732    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X42Y81         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     2.250 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.866     3.116    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]
    SLICE_X43Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.240 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.240    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.638 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.638    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.752 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.752    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.866 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.866    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.980 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.980    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.094 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.094    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.208 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.208    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.322 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.322    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.656 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.463    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X42Y89         LUT4 (Prop_lut4_I3_O)        0.303     5.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.581     6.346    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.918     7.389    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X41Y84         LUT4 (Prop_lut4_I0_O)        0.150     7.539 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.633     8.172    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.326     8.498 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[6]_i_1/O
                         net (fo=2, routed)           0.597     9.095    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[6]_i_1_n_0
    SLICE_X40Y79         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.555    32.805    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y79         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.142    32.947    
                         clock uncertainty           -0.089    32.858    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)       -0.059    32.799    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]
  -------------------------------------------------------------------
                         required time                         32.799    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                 23.705    

Slack (MET) :             23.710ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.339ns  (logic 2.961ns (40.345%)  route 4.378ns (59.655%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 32.806 - 31.250 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.732     1.732    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X42Y81         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     2.250 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.866     3.116    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]
    SLICE_X43Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.240 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.240    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.638 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.638    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.752 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.752    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.866 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.866    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.980 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.980    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.094 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.094    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.208 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.208    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.322 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.322    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.656 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.463    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X42Y89         LUT4 (Prop_lut4_I3_O)        0.303     5.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.581     6.346    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.918     7.389    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X41Y84         LUT4 (Prop_lut4_I0_O)        0.150     7.539 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.638     8.177    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.326     8.503 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.569     9.071    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[4]_i_1_n_0
    SLICE_X41Y81         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.556    32.806    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X41Y81         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.142    32.948    
                         clock uncertainty           -0.089    32.859    
    SLICE_X41Y81         FDRE (Setup_fdre_C_D)       -0.078    32.781    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                         32.781    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                 23.710    

Slack (MET) :             23.721ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.331ns  (logic 2.961ns (40.393%)  route 4.370ns (59.607%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 32.808 - 31.250 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.732     1.732    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X42Y81         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     2.250 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.866     3.116    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]
    SLICE_X43Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.240 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.240    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.638 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.638    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.752 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.752    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.866 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.866    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.980 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.980    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.094 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.094    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.208 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.208    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.322 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.322    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.656 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.463    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X42Y89         LUT4 (Prop_lut4_I3_O)        0.303     5.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.581     6.346    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.470 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.918     7.389    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X41Y84         LUT4 (Prop_lut4_I0_O)        0.150     7.539 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.818     8.357    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I4_O)        0.326     8.683 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[3]_i_1/O
                         net (fo=2, routed)           0.379     9.063    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[3]_i_1_n_0
    SLICE_X40Y82         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.558    32.808    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y82         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.142    32.950    
                         clock uncertainty           -0.089    32.861    
    SLICE_X40Y82         FDRE (Setup_fdre_C_D)       -0.078    32.783    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]
  -------------------------------------------------------------------
                         required time                         32.783    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                 23.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.285ns  (logic 0.191ns (66.978%)  route 0.094ns (33.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 32.101 - 31.250 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 31.833 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.583    31.833    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X43Y81         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.146    31.979 r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/Q
                         net (fo=1, routed)           0.094    32.073    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave[5]
    SLICE_X41Y81         LUT6 (Prop_lut6_I0_O)        0.045    32.118 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.000    32.118    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[5]_i_1_n_0
    SLICE_X41Y81         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.851    32.101    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X41Y81         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.251    31.850    
    SLICE_X41Y81         FDRE (Hold_fdre_C_D)         0.099    31.949    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]
  -------------------------------------------------------------------
                         required time                        -31.949    
                         arrival time                          32.118    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.584     0.584    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X42Y82         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     0.748 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/Q
                         net (fo=5, routed)           0.079     0.827    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.956 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.956    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[4]_i_1_n_4
    SLICE_X42Y82         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.852     0.852    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X42Y82         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[7]/C
                         clock pessimism             -0.268     0.584    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.134     0.718    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.557     0.557    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X31Y85         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]/Q
                         net (fo=5, routed)           0.079     0.777    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]
    SLICE_X31Y85         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.901 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.901    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]_i_1_n_6
    SLICE_X31Y85         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.825     0.825    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X31Y85         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[13]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X31Y85         FDRE (Hold_fdre_C_D)         0.105     0.662    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.557     0.557    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X31Y86         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[16]/Q
                         net (fo=5, routed)           0.079     0.777    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[16]
    SLICE_X31Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.901 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.901    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[16]_i_1_n_6
    SLICE_X31Y86         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.825     0.825    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X31Y86         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[17]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X31Y86         FDRE (Hold_fdre_C_D)         0.105     0.662    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.558     0.558    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X31Y87         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]/Q
                         net (fo=5, routed)           0.079     0.778    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]
    SLICE_X31Y87         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.902 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.902    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]_i_1_n_6
    SLICE_X31Y87         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.826     0.826    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X31Y87         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[21]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X31Y87         FDRE (Hold_fdre_C_D)         0.105     0.663    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.557     0.557    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X31Y84         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]/Q
                         net (fo=5, routed)           0.079     0.777    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]
    SLICE_X31Y84         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.901 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.901    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]_i_1_n_6
    SLICE_X31Y84         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.824     0.824    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X31Y84         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[9]/C
                         clock pessimism             -0.267     0.557    
    SLICE_X31Y84         FDRE (Hold_fdre_C_D)         0.105     0.662    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.556     0.556    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X31Y83         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[6]/Q
                         net (fo=5, routed)           0.079     0.776    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[6]
    SLICE_X31Y83         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.903 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.903    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]_i_1_n_4
    SLICE_X31Y83         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.823     0.823    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X31Y83         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[7]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X31Y83         FDRE (Hold_fdre_C_D)         0.105     0.661    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.557     0.557    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X31Y84         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[10]/Q
                         net (fo=5, routed)           0.079     0.777    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[10]
    SLICE_X31Y84         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.904 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.904    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]_i_1_n_4
    SLICE_X31Y84         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.824     0.824    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X31Y84         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[11]/C
                         clock pessimism             -0.267     0.557    
    SLICE_X31Y84         FDRE (Hold_fdre_C_D)         0.105     0.662    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.557     0.557    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X31Y85         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[14]/Q
                         net (fo=5, routed)           0.079     0.777    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[14]
    SLICE_X31Y85         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.904 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.904    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]_i_1_n_4
    SLICE_X31Y85         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.825     0.825    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X31Y85         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[15]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X31Y85         FDRE (Hold_fdre_C_D)         0.105     0.662    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.557     0.557    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X31Y86         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[18]/Q
                         net (fo=5, routed)           0.079     0.777    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[18]
    SLICE_X31Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.904 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.904    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[16]_i_1_n_4
    SLICE_X31Y86         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.825     0.825    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X31Y86         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[19]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X31Y86         FDRE (Hold_fdre_C_D)         0.105     0.662    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y2    MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X40Y81     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X40Y83     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X41Y80     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X40Y82     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X40Y81     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X40Y82     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X40Y81     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X43Y81     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X40Y81     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X40Y81     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X40Y83     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X40Y83     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X41Y80     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X41Y80     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X40Y82     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X40Y82     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X40Y81     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X40Y81     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X40Y81     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X40Y81     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X40Y83     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X40Y83     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X41Y80     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X41Y80     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X40Y82     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X40Y82     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X40Y81     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X40Y81     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  clkfbout_MicroBlaze_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    MicroBlaze_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack      985.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             985.291ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        13.878ns  (logic 2.456ns (17.698%)  route 11.422ns (82.303%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 1501.488 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.650ns = ( 501.650 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.650   501.650    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X9Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.459   502.109 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/Q
                         net (fo=71, routed)          3.361   505.470    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[7]
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.124   505.594 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000   505.594    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   505.970 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.970    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.087 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.009   506.096    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.213 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.213    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.330 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.330    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   506.645 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/O[3]
                         net (fo=1, routed)           0.864   507.509    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_4
    SLICE_X39Y77         LUT4 (Prop_lut4_I1_O)        0.307   507.816 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10/O
                         net (fo=1, routed)           0.645   508.461    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.124   508.585 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7/O
                         net (fo=2, routed)           0.963   509.549    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I1_O)        0.124   509.673 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.534   510.207    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.124   510.331 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           0.855   511.186    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X41Y74         LUT4 (Prop_lut4_I3_O)        0.152   511.338 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1/O
                         net (fo=23, routed)          4.190   515.528    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1_n_0
    SLICE_X26Y20         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.488  1501.488    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y20         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][10]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.488    
                         clock uncertainty           -0.035  1501.453    
    SLICE_X26Y20         FDRE (Setup_fdre_C_R)       -0.634  1500.819    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][10]
  -------------------------------------------------------------------
                         required time                       1500.819    
                         arrival time                        -515.528    
  -------------------------------------------------------------------
                         slack                                985.291    

Slack (MET) :             985.291ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][11]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        13.878ns  (logic 2.456ns (17.698%)  route 11.422ns (82.303%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 1501.488 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.650ns = ( 501.650 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.650   501.650    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X9Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.459   502.109 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/Q
                         net (fo=71, routed)          3.361   505.470    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[7]
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.124   505.594 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000   505.594    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   505.970 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.970    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.087 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.009   506.096    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.213 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.213    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.330 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.330    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   506.645 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/O[3]
                         net (fo=1, routed)           0.864   507.509    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_4
    SLICE_X39Y77         LUT4 (Prop_lut4_I1_O)        0.307   507.816 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10/O
                         net (fo=1, routed)           0.645   508.461    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.124   508.585 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7/O
                         net (fo=2, routed)           0.963   509.549    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I1_O)        0.124   509.673 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.534   510.207    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.124   510.331 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           0.855   511.186    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X41Y74         LUT4 (Prop_lut4_I3_O)        0.152   511.338 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1/O
                         net (fo=23, routed)          4.190   515.528    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1_n_0
    SLICE_X26Y20         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.488  1501.488    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y20         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][11]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.488    
                         clock uncertainty           -0.035  1501.453    
    SLICE_X26Y20         FDSE (Setup_fdse_C_S)       -0.634  1500.819    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][11]
  -------------------------------------------------------------------
                         required time                       1500.819    
                         arrival time                        -515.528    
  -------------------------------------------------------------------
                         slack                                985.291    

Slack (MET) :             985.291ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][8]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        13.878ns  (logic 2.456ns (17.698%)  route 11.422ns (82.303%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 1501.488 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.650ns = ( 501.650 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.650   501.650    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X9Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.459   502.109 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/Q
                         net (fo=71, routed)          3.361   505.470    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[7]
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.124   505.594 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000   505.594    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   505.970 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.970    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.087 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.009   506.096    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.213 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.213    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.330 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.330    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   506.645 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/O[3]
                         net (fo=1, routed)           0.864   507.509    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_4
    SLICE_X39Y77         LUT4 (Prop_lut4_I1_O)        0.307   507.816 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10/O
                         net (fo=1, routed)           0.645   508.461    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.124   508.585 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7/O
                         net (fo=2, routed)           0.963   509.549    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I1_O)        0.124   509.673 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.534   510.207    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.124   510.331 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           0.855   511.186    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X41Y74         LUT4 (Prop_lut4_I3_O)        0.152   511.338 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1/O
                         net (fo=23, routed)          4.190   515.528    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1_n_0
    SLICE_X26Y20         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.488  1501.488    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y20         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][8]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.488    
                         clock uncertainty           -0.035  1501.453    
    SLICE_X26Y20         FDSE (Setup_fdse_C_S)       -0.634  1500.819    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][8]
  -------------------------------------------------------------------
                         required time                       1500.819    
                         arrival time                        -515.528    
  -------------------------------------------------------------------
                         slack                                985.291    

Slack (MET) :             985.291ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][9]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        13.878ns  (logic 2.456ns (17.698%)  route 11.422ns (82.303%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 1501.488 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.650ns = ( 501.650 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.650   501.650    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X9Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.459   502.109 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/Q
                         net (fo=71, routed)          3.361   505.470    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[7]
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.124   505.594 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000   505.594    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   505.970 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.970    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.087 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.009   506.096    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.213 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.213    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.330 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.330    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   506.645 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/O[3]
                         net (fo=1, routed)           0.864   507.509    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_4
    SLICE_X39Y77         LUT4 (Prop_lut4_I1_O)        0.307   507.816 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10/O
                         net (fo=1, routed)           0.645   508.461    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.124   508.585 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7/O
                         net (fo=2, routed)           0.963   509.549    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I1_O)        0.124   509.673 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.534   510.207    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.124   510.331 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           0.855   511.186    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X41Y74         LUT4 (Prop_lut4_I3_O)        0.152   511.338 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1/O
                         net (fo=23, routed)          4.190   515.528    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1_n_0
    SLICE_X26Y20         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.488  1501.488    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y20         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][9]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.488    
                         clock uncertainty           -0.035  1501.453    
    SLICE_X26Y20         FDRE (Setup_fdre_C_R)       -0.634  1500.819    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][9]
  -------------------------------------------------------------------
                         required time                       1500.819    
                         arrival time                        -515.528    
  -------------------------------------------------------------------
                         slack                                985.291    

Slack (MET) :             985.430ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        13.739ns  (logic 2.456ns (17.876%)  route 11.283ns (82.125%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 1501.488 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.650ns = ( 501.650 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.650   501.650    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X9Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.459   502.109 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/Q
                         net (fo=71, routed)          3.361   505.470    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[7]
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.124   505.594 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000   505.594    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   505.970 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.970    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.087 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.009   506.096    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.213 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.213    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.330 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.330    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   506.645 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/O[3]
                         net (fo=1, routed)           0.864   507.509    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_4
    SLICE_X39Y77         LUT4 (Prop_lut4_I1_O)        0.307   507.816 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10/O
                         net (fo=1, routed)           0.645   508.461    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.124   508.585 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7/O
                         net (fo=2, routed)           0.963   509.549    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I1_O)        0.124   509.673 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.534   510.207    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.124   510.331 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           0.855   511.186    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X41Y74         LUT4 (Prop_lut4_I3_O)        0.152   511.338 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1/O
                         net (fo=23, routed)          4.052   515.389    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1_n_0
    SLICE_X26Y19         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.488  1501.488    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y19         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][4]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.488    
                         clock uncertainty           -0.035  1501.453    
    SLICE_X26Y19         FDRE (Setup_fdre_C_R)       -0.634  1500.819    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][4]
  -------------------------------------------------------------------
                         required time                       1500.819    
                         arrival time                        -515.389    
  -------------------------------------------------------------------
                         slack                                985.430    

Slack (MET) :             985.430ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        13.739ns  (logic 2.456ns (17.876%)  route 11.283ns (82.125%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 1501.488 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.650ns = ( 501.650 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.650   501.650    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X9Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.459   502.109 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/Q
                         net (fo=71, routed)          3.361   505.470    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[7]
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.124   505.594 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000   505.594    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   505.970 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.970    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.087 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.009   506.096    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.213 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.213    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.330 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.330    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   506.645 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/O[3]
                         net (fo=1, routed)           0.864   507.509    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_4
    SLICE_X39Y77         LUT4 (Prop_lut4_I1_O)        0.307   507.816 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10/O
                         net (fo=1, routed)           0.645   508.461    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.124   508.585 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7/O
                         net (fo=2, routed)           0.963   509.549    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I1_O)        0.124   509.673 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.534   510.207    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.124   510.331 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           0.855   511.186    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X41Y74         LUT4 (Prop_lut4_I3_O)        0.152   511.338 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1/O
                         net (fo=23, routed)          4.052   515.389    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1_n_0
    SLICE_X26Y19         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.488  1501.488    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y19         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][5]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.488    
                         clock uncertainty           -0.035  1501.453    
    SLICE_X26Y19         FDRE (Setup_fdre_C_R)       -0.634  1500.819    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][5]
  -------------------------------------------------------------------
                         required time                       1500.819    
                         arrival time                        -515.389    
  -------------------------------------------------------------------
                         slack                                985.430    

Slack (MET) :             985.430ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][6]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        13.739ns  (logic 2.456ns (17.876%)  route 11.283ns (82.125%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 1501.488 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.650ns = ( 501.650 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.650   501.650    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X9Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.459   502.109 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/Q
                         net (fo=71, routed)          3.361   505.470    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[7]
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.124   505.594 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000   505.594    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   505.970 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.970    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.087 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.009   506.096    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.213 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.213    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.330 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.330    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   506.645 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/O[3]
                         net (fo=1, routed)           0.864   507.509    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_4
    SLICE_X39Y77         LUT4 (Prop_lut4_I1_O)        0.307   507.816 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10/O
                         net (fo=1, routed)           0.645   508.461    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.124   508.585 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7/O
                         net (fo=2, routed)           0.963   509.549    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I1_O)        0.124   509.673 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.534   510.207    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.124   510.331 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           0.855   511.186    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X41Y74         LUT4 (Prop_lut4_I3_O)        0.152   511.338 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1/O
                         net (fo=23, routed)          4.052   515.389    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1_n_0
    SLICE_X26Y19         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.488  1501.488    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y19         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][6]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.488    
                         clock uncertainty           -0.035  1501.453    
    SLICE_X26Y19         FDSE (Setup_fdse_C_S)       -0.634  1500.819    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][6]
  -------------------------------------------------------------------
                         required time                       1500.819    
                         arrival time                        -515.389    
  -------------------------------------------------------------------
                         slack                                985.430    

Slack (MET) :             985.430ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][7]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        13.739ns  (logic 2.456ns (17.876%)  route 11.283ns (82.125%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 1501.488 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.650ns = ( 501.650 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.650   501.650    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X9Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.459   502.109 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/Q
                         net (fo=71, routed)          3.361   505.470    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[7]
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.124   505.594 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000   505.594    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   505.970 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.970    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.087 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.009   506.096    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.213 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.213    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.330 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.330    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   506.645 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/O[3]
                         net (fo=1, routed)           0.864   507.509    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_4
    SLICE_X39Y77         LUT4 (Prop_lut4_I1_O)        0.307   507.816 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10/O
                         net (fo=1, routed)           0.645   508.461    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.124   508.585 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7/O
                         net (fo=2, routed)           0.963   509.549    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I1_O)        0.124   509.673 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.534   510.207    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.124   510.331 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           0.855   511.186    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X41Y74         LUT4 (Prop_lut4_I3_O)        0.152   511.338 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1/O
                         net (fo=23, routed)          4.052   515.389    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1_n_0
    SLICE_X26Y19         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.488  1501.488    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y19         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][7]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.488    
                         clock uncertainty           -0.035  1501.453    
    SLICE_X26Y19         FDSE (Setup_fdse_C_S)       -0.634  1500.819    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][7]
  -------------------------------------------------------------------
                         required time                       1500.819    
                         arrival time                        -515.389    
  -------------------------------------------------------------------
                         slack                                985.430    

Slack (MET) :             985.579ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        13.591ns  (logic 2.456ns (18.071%)  route 11.135ns (81.930%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 1501.489 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.650ns = ( 501.650 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.650   501.650    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X9Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.459   502.109 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/Q
                         net (fo=71, routed)          3.361   505.470    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[7]
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.124   505.594 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000   505.594    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   505.970 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.970    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.087 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.009   506.096    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.213 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.213    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.330 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.330    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   506.645 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/O[3]
                         net (fo=1, routed)           0.864   507.509    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_4
    SLICE_X39Y77         LUT4 (Prop_lut4_I1_O)        0.307   507.816 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10/O
                         net (fo=1, routed)           0.645   508.461    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.124   508.585 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7/O
                         net (fo=2, routed)           0.963   509.549    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I1_O)        0.124   509.673 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.534   510.207    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.124   510.331 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           0.855   511.186    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X41Y74         LUT4 (Prop_lut4_I3_O)        0.152   511.338 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1/O
                         net (fo=23, routed)          3.903   515.241    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1_n_0
    SLICE_X26Y18         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.489  1501.489    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y18         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][1]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.489    
                         clock uncertainty           -0.035  1501.454    
    SLICE_X26Y18         FDRE (Setup_fdre_C_R)       -0.634  1500.820    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][1]
  -------------------------------------------------------------------
                         required time                       1500.820    
                         arrival time                        -515.241    
  -------------------------------------------------------------------
                         slack                                985.579    

Slack (MET) :             985.579ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][2]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        13.591ns  (logic 2.456ns (18.071%)  route 11.135ns (81.930%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 1501.489 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.650ns = ( 501.650 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.650   501.650    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X9Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.459   502.109 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/Q
                         net (fo=71, routed)          3.361   505.470    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[7]
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.124   505.594 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000   505.594    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   505.970 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.970    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.087 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.009   506.096    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.213 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.213    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.330 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.330    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   506.645 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/O[3]
                         net (fo=1, routed)           0.864   507.509    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_4
    SLICE_X39Y77         LUT4 (Prop_lut4_I1_O)        0.307   507.816 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10/O
                         net (fo=1, routed)           0.645   508.461    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.124   508.585 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7/O
                         net (fo=2, routed)           0.963   509.549    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I1_O)        0.124   509.673 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.534   510.207    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.124   510.331 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           0.855   511.186    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X41Y74         LUT4 (Prop_lut4_I3_O)        0.152   511.338 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1/O
                         net (fo=23, routed)          3.903   515.241    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1_n_0
    SLICE_X26Y18         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.489  1501.489    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y18         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][2]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.489    
                         clock uncertainty           -0.035  1501.454    
    SLICE_X26Y18         FDSE (Setup_fdse_C_S)       -0.634  1500.820    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][2]
  -------------------------------------------------------------------
                         required time                       1500.820    
                         arrival time                        -515.241    
  -------------------------------------------------------------------
                         slack                                985.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.325%)  route 0.156ns (51.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 500.551 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.551   500.551    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y72         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.146   500.697 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][4]/Q
                         net (fo=2, routed)           0.156   500.853    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[8][4]
    RAMB18_X2Y28         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.858   500.858    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y28         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.254   500.604    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183   500.787    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1
  -------------------------------------------------------------------
                         required time                       -500.787    
                         arrival time                         500.853    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.309ns  (logic 0.146ns (47.258%)  route 0.163ns (52.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.562   500.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y42         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDSE (Prop_fdse_C_Q)         0.146   500.708 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]/Q
                         net (fo=2, routed)           0.163   500.871    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[6][11]
    RAMB18_X1Y17         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y17         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.621    
    RAMB18_X1Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   500.804    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1
  -------------------------------------------------------------------
                         required time                       -500.804    
                         arrival time                         500.871    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.306ns  (logic 0.146ns (47.670%)  route 0.160ns (52.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.549ns = ( 500.549 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.549   500.549    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y73         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.146   500.695 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][9]/Q
                         net (fo=2, routed)           0.160   500.855    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[8][9]
    RAMB18_X2Y28         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.858   500.858    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y28         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.254   500.604    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   500.787    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1
  -------------------------------------------------------------------
                         required time                       -500.787    
                         arrival time                         500.855    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.306ns  (logic 0.146ns (47.652%)  route 0.160ns (52.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 500.551 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.551   500.551    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y23         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDSE (Prop_fdse_C_Q)         0.146   500.697 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]/Q
                         net (fo=2, routed)           0.160   500.857    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[1][11]
    RAMB18_X1Y9          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.858   500.858    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y9          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.606    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   500.789    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1
  -------------------------------------------------------------------
                         required time                       -500.789    
                         arrival time                         500.857    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][7]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.305ns  (logic 0.146ns (47.830%)  route 0.159ns (52.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 500.551 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.551   500.551    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y72         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDSE (Prop_fdse_C_Q)         0.146   500.697 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][7]/Q
                         net (fo=2, routed)           0.159   500.856    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[8][7]
    RAMB18_X2Y28         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.858   500.858    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y28         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.254   500.604    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   500.787    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1
  -------------------------------------------------------------------
                         required time                       -500.787    
                         arrival time                         500.856    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[4][5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.306ns  (logic 0.146ns (47.785%)  route 0.160ns (52.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 500.857 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 500.551 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.551   500.551    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y71         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[4][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.146   500.697 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[4][5]/Q
                         net (fo=4, routed)           0.160   500.856    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddress[4][4]
    RAMB36_X1Y14         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.857   500.857    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y14         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.604    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183   500.787    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0
  -------------------------------------------------------------------
                         required time                       -500.787    
                         arrival time                         500.856    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/ADDRARDADDR[7]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.312ns  (logic 0.146ns (46.861%)  route 0.166ns (53.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.562   500.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.146   500.708 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][5]/Q
                         net (fo=2, routed)           0.166   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[6][5]
    RAMB18_X1Y17         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y17         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.621    
    RAMB18_X1Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183   500.804    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1
  -------------------------------------------------------------------
                         required time                       -500.804    
                         arrival time                         500.873    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][11]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_1/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.306ns  (logic 0.146ns (47.697%)  route 0.160ns (52.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.553   500.553    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X27Y22         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDSE (Prop_fdse_C_Q)         0.146   500.699 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][11]/Q
                         net (fo=2, routed)           0.160   500.859    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[7][11]
    RAMB18_X1Y8          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.858   500.858    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y8          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.606    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   500.789    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_1
  -------------------------------------------------------------------
                         required time                       -500.789    
                         arrival time                         500.859    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/ADDRARDADDR[3]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.306ns  (logic 0.146ns (47.670%)  route 0.160ns (52.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 500.551 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.551   500.551    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y71         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.146   500.697 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][1]/Q
                         net (fo=2, routed)           0.160   500.857    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[8][1]
    RAMB18_X2Y28         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.858   500.858    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y28         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.254   500.604    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183   500.787    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1
  -------------------------------------------------------------------
                         required time                       -500.787    
                         arrival time                         500.857    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[4][11]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/ADDRARDADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.564%)  route 0.161ns (52.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 500.857 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 500.551 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.551   500.551    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y72         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[4][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y72         FDSE (Prop_fdse_C_Q)         0.146   500.697 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[4][11]/Q
                         net (fo=4, routed)           0.161   500.858    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddress[4][10]
    RAMB36_X1Y14         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.857   500.857    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y14         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.604    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183   500.787    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0
  -------------------------------------------------------------------
                         required time                       -500.787    
                         arrival time                         500.858    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1Mhz
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y16  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y35  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y13  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y24  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y2   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y2   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X2Y15  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y28  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y7   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram002_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y14  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram002_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X33Y81  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X33Y81  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X32Y78  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X32Y78  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X32Y78  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X32Y78  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X32Y78  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X32Y78  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X32Y79  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X32Y79  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X33Y81  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X33Y81  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X32Y78  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X32Y78  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X32Y78  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X32Y78  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X32Y78  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X32Y78  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X32Y79  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X32Y79  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2454  Failing Endpoints,  Worst Slack       -5.455ns,  Total Violation    -4450.259ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.455ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/B[14]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.340ns  (logic 4.356ns (52.233%)  route 3.984ns (47.767%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.270 - 7.500 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.673     5.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X33Y42         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.459     5.940 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.719     6.659    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[17]_P[35])
                                                      2.077     8.736 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[35]
                         net (fo=13, routed)          1.478    10.214    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_70
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[40]_P[14])
                                                      1.820    12.034 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[14]
                         net (fo=1, routed)           1.786    13.821    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_91
    DSP48_X1Y23          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.578    10.270    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y23          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.386    
                         clock uncertainty           -0.083    10.303    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -1.938     8.365    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                         -13.821    
  -------------------------------------------------------------------
                         slack                                 -5.455    

Slack (VIOLATED) :        -5.386ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/B[16]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.271ns  (logic 4.356ns (52.669%)  route 3.915ns (47.331%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.270 - 7.500 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.673     5.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X33Y42         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.459     5.940 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.719     6.659    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[17]_P[35])
                                                      2.077     8.736 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[35]
                         net (fo=13, routed)          1.478    10.214    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_70
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[40]_P[16])
                                                      1.820    12.034 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[16]
                         net (fo=1, routed)           1.717    13.752    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_89
    DSP48_X1Y23          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.578    10.270    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y23          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.386    
                         clock uncertainty           -0.083    10.303    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -1.938     8.365    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                 -5.386    

Slack (VIOLATED) :        -5.384ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[7]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.248ns  (logic 4.356ns (52.811%)  route 3.892ns (47.189%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.270 - 7.500 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.673     5.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X33Y42         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.459     5.940 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.719     6.659    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[17]_P[35])
                                                      2.077     8.736 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[35]
                         net (fo=13, routed)          1.478    10.214    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_70
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[40]_P[25])
                                                      1.820    12.034 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[25]
                         net (fo=1, routed)           1.695    13.729    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_80
    DSP48_X1Y23          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.578    10.270    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y23          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.386    
                         clock uncertainty           -0.083    10.303    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -1.958     8.345    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                 -5.384    

Slack (VIOLATED) :        -5.379ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/B[17]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.264ns  (logic 4.356ns (52.713%)  route 3.908ns (47.287%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.270 - 7.500 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.673     5.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X33Y42         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.459     5.940 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.719     6.659    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[17]_P[35])
                                                      2.077     8.736 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[35]
                         net (fo=13, routed)          1.478    10.214    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_70
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[40]_P[17])
                                                      1.820    12.034 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[17]
                         net (fo=1, routed)           1.710    13.745    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_88
    DSP48_X1Y23          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.578    10.270    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y23          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.386    
                         clock uncertainty           -0.083    10.303    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -1.938     8.365    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                         -13.745    
  -------------------------------------------------------------------
                         slack                                 -5.379    

Slack (VIOLATED) :        -5.375ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[11]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.240ns  (logic 4.356ns (52.866%)  route 3.884ns (47.134%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.270 - 7.500 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.673     5.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X33Y42         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.459     5.940 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.719     6.659    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[17]_P[35])
                                                      2.077     8.736 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[35]
                         net (fo=13, routed)          1.478    10.214    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_70
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[40]_P[29])
                                                      1.820    12.034 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[29]
                         net (fo=1, routed)           1.686    13.721    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_76
    DSP48_X1Y23          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.578    10.270    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y23          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.386    
                         clock uncertainty           -0.083    10.303    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -1.958     8.345    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                 -5.375    

Slack (VIOLATED) :        -5.375ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[3]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.240ns  (logic 4.356ns (52.866%)  route 3.884ns (47.134%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.270 - 7.500 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.673     5.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X33Y42         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.459     5.940 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.719     6.659    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[17]_P[35])
                                                      2.077     8.736 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[35]
                         net (fo=13, routed)          1.478    10.214    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_70
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[40]_P[21])
                                                      1.820    12.034 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[21]
                         net (fo=1, routed)           1.686    13.721    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_84
    DSP48_X1Y23          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.578    10.270    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y23          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.386    
                         clock uncertainty           -0.083    10.303    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -1.958     8.345    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                 -5.375    

Slack (VIOLATED) :        -5.355ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/B[13]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.240ns  (logic 4.356ns (52.866%)  route 3.884ns (47.134%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.270 - 7.500 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.673     5.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X33Y42         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.459     5.940 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.719     6.659    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[17]_P[35])
                                                      2.077     8.736 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[35]
                         net (fo=13, routed)          1.478    10.214    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_70
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[40]_P[13])
                                                      1.820    12.034 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[13]
                         net (fo=1, routed)           1.686    13.721    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_92
    DSP48_X1Y23          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.578    10.270    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y23          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.386    
                         clock uncertainty           -0.083    10.303    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -1.938     8.365    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                 -5.355    

Slack (VIOLATED) :        -5.347ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/B[2]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.231ns  (logic 4.356ns (52.921%)  route 3.875ns (47.079%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.270 - 7.500 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.673     5.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X33Y42         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.459     5.940 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.719     6.659    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[17]_P[35])
                                                      2.077     8.736 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[35]
                         net (fo=13, routed)          1.478    10.214    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_70
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[40]_P[2])
                                                      1.820    12.034 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[2]
                         net (fo=1, routed)           1.678    13.712    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_103
    DSP48_X1Y23          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.578    10.270    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y23          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.386    
                         clock uncertainty           -0.083    10.303    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -1.938     8.365    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                         -13.712    
  -------------------------------------------------------------------
                         slack                                 -5.347    

Slack (VIOLATED) :        -5.346ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[14]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.210ns  (logic 4.356ns (53.058%)  route 3.854ns (46.942%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.270 - 7.500 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.673     5.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X33Y42         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.459     5.940 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.719     6.659    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[17]_P[35])
                                                      2.077     8.736 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[35]
                         net (fo=13, routed)          1.478    10.214    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_70
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[40]_P[32])
                                                      1.820    12.034 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[32]
                         net (fo=1, routed)           1.656    13.691    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_73
    DSP48_X1Y23          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.578    10.270    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y23          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.386    
                         clock uncertainty           -0.083    10.303    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -1.958     8.345    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                         -13.691    
  -------------------------------------------------------------------
                         slack                                 -5.346    

Slack (VIOLATED) :        -5.326ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[13]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.190ns  (logic 4.356ns (53.185%)  route 3.834ns (46.815%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.270 - 7.500 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 5.481 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.673     5.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X33Y42         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.459     5.940 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.719     6.659    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[17]_P[35])
                                                      2.077     8.736 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[35]
                         net (fo=13, routed)          1.478    10.214    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_70
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[40]_P[31])
                                                      1.820    12.034 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[31]
                         net (fo=1, routed)           1.637    13.671    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_74
    DSP48_X1Y23          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.578    10.270    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y23          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.386    
                         clock uncertainty           -0.083    10.303    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -1.958     8.345    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                         -13.671    
  -------------------------------------------------------------------
                         slack                                 -5.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.361%)  route 0.217ns (60.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.552     0.893    MicroBlaze_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X22Y82         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[6]/Q
                         net (fo=1, routed)           0.217     1.251    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[25]
    SLICE_X19Y83         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.823     1.193    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y83         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X19Y83         FDRE (Hold_fdre_C_D)         0.070     1.229    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.500%)  route 0.160ns (55.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.549     0.890    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X22Y79         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.160     1.177    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_io_i_d2[15]
    SLICE_X20Y78         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.817     1.187    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y78         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[15]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X20Y78         FDRE (Hold_fdre_C_D)        -0.001     1.152    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.924%)  route 0.167ns (53.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.549     0.890    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X24Y79         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y79         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.167     1.205    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_io_i_d2[18]
    SLICE_X20Y78         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.817     1.187    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y78         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X20Y78         FDRE (Hold_fdre_C_D)         0.009     1.162    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.596%)  route 0.234ns (62.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.552     0.893    MicroBlaze_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X25Y82         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]/Q
                         net (fo=1, routed)           0.234     1.268    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[28]
    SLICE_X16Y80         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.820     1.190    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y80         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X16Y80         FDRE (Hold_fdre_C_D)         0.064     1.220    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.834%)  route 0.232ns (62.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.550     0.891    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y80         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.232     1.263    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[30]
    SLICE_X15Y80         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.820     1.190    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y80         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[1]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X15Y80         FDRE (Hold_fdre_C_D)         0.057     1.213    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.988%)  route 0.227ns (58.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.553     0.894    MicroBlaze_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X24Y83         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y83         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[3]/Q
                         net (fo=1, routed)           0.227     1.284    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[28]
    SLICE_X19Y83         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.823     1.193    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y83         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X19Y83         FDRE (Hold_fdre_C_D)         0.066     1.225    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/MaximumFinder_0/inst/max_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.408ns  (logic 0.167ns (40.930%)  route 0.241ns (59.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns = ( 3.698 - 2.500 ) 
    Source Clock Delay      (SCD):    0.895ns = ( 3.395 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.554     3.395    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X24Y63         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y63         FDRE (Prop_fdre_C_Q)         0.167     3.562 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr_reg[15]/Q
                         net (fo=3, routed)           0.241     3.803    MicroBlaze_i/MaximumFinder_0/inst/XCORR[11]
    SLICE_X19Y61         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/max_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.828     3.698    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X19Y61         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/max_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.034     3.664    
    SLICE_X19Y61         FDRE (Hold_fdre_C_D)         0.077     3.741    MicroBlaze_i/MaximumFinder_0/inst/max_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.741    
                         arrival time                           3.803    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveXAddress_reg[0][10]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/ADDRBWRADDR[12]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.308ns  (logic 0.146ns (47.339%)  route 0.162ns (52.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 3.743 - 2.500 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 3.403 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.562     3.403    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X26Y51         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveXAddress_reg[0][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.146     3.549 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveXAddress_reg[0][10]/Q
                         net (fo=24, routed)          0.162     3.711    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddressB[11][10]
    RAMB18_X1Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.873     3.743    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X1Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.282     3.461    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     3.644    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1
  -------------------------------------------------------------------
                         required time                         -3.644    
                         arrival time                           3.711    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[12].reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.969%)  route 0.237ns (56.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.548     0.889    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y77         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[12].reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[12].reg1_reg[12]/Q
                         net (fo=1, routed)           0.237     1.267    MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G1.READ_REG_GEN[12].reg1_reg
    SLICE_X19Y75         LUT5 (Prop_lut5_I2_O)        0.045     1.312 r  MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[12]_i_1/O
                         net (fo=1, routed)           0.000     1.312    MicroBlaze_i/axi_gpio_2/U0/ip2bus_data[12]
    SLICE_X19Y75         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.814     1.184    MicroBlaze_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X19Y75         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[12]/C
                         clock pessimism             -0.034     1.150    
    SLICE_X19Y75         FDRE (Hold_fdre_C_D)         0.092     1.242    MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.227ns (52.164%)  route 0.208ns (47.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.584     0.925    <hidden>
    SLICE_X3Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  <hidden>
                         net (fo=1, routed)           0.208     1.261    <hidden>
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.099     1.360 r  <hidden>
                         net (fo=1, routed)           0.000     1.360    <hidden>
    SLICE_X3Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.854     1.224    <hidden>
    SLICE_X3Y49          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y16  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y35  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y13  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y24  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y2   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y2   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y15  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y28  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y7   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram002_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y14  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram002_reg_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y8    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y8    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y8    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y8    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y70  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y70  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y72  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y72  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y71  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y71  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y8    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y8    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y8    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y8    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y70  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y70  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y72  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y72  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y71  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y71  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       58.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.113ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_2/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        4.068ns  (logic 1.261ns (31.000%)  route 2.807ns (69.001%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 563.987 - 562.500 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 501.656 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.656   501.656    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X8Y78          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.484   502.140 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[11]/Q
                         net (fo=1, routed)           1.065   503.205    MicroBlaze_i/Serializer_0/inst/waveIn[11]
    SLICE_X16Y79         LUT4 (Prop_lut4_I1_O)        0.325   503.530 r  MicroBlaze_i/Serializer_0/inst/MISO_i_14/O
                         net (fo=1, routed)           0.625   504.155    MicroBlaze_i/Serializer_0/inst/MISO_i_14_n_0
    SLICE_X17Y79         LUT6 (Prop_lut6_I0_O)        0.328   504.483 r  MicroBlaze_i/Serializer_0/inst/MISO_i_6/O
                         net (fo=1, routed)           1.117   505.600    MicroBlaze_i/Serializer_0/inst/MISO_i_6_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I4_O)        0.124   505.724 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.724    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X13Y81         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.487   563.987    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X13Y81         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   563.987    
                         clock uncertainty           -0.178   563.808    
    SLICE_X13Y81         FDRE (Setup_fdre_C_D)        0.029   563.837    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.837    
                         arrival time                        -505.724    
  -------------------------------------------------------------------
                         slack                                 58.113    

Slack (MET) :             58.186ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        4.043ns  (logic 0.955ns (23.622%)  route 3.088ns (76.379%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 563.985 - 562.500 ) 
    Source Clock Delay      (SCD):    1.654ns = ( 501.654 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.654   501.654    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X27Y83         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y83         FDRE (Prop_fdre_C_Q)         0.459   502.113 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/Q
                         net (fo=1, routed)           1.122   503.235    MicroBlaze_i/Serializer_1/inst/waveIn[0]
    SLICE_X30Y84         LUT6 (Prop_lut6_I5_O)        0.124   503.359 r  MicroBlaze_i/Serializer_1/inst/MISO_i_17/O
                         net (fo=1, routed)           0.843   504.203    MicroBlaze_i/Serializer_1/inst/MISO_i_17_n_0
    SLICE_X34Y85         LUT3 (Prop_lut3_I2_O)        0.124   504.327 r  MicroBlaze_i/Serializer_1/inst/MISO_i_8/O
                         net (fo=1, routed)           0.670   504.997    MicroBlaze_i/Serializer_1/inst/MISO_i_8_n_0
    SLICE_X34Y85         LUT5 (Prop_lut5_I0_O)        0.124   505.121 r  MicroBlaze_i/Serializer_1/inst/MISO_i_2/O
                         net (fo=1, routed)           0.452   505.573    MicroBlaze_i/Serializer_1/inst/MISO_i_2_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.124   505.697 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.697    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X34Y85         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.485   563.985    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X34Y85         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   563.985    
                         clock uncertainty           -0.178   563.806    
    SLICE_X34Y85         FDRE (Setup_fdre_C_D)        0.077   563.883    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.883    
                         arrival time                        -505.697    
  -------------------------------------------------------------------
                         slack                                 58.186    

Slack (MET) :             58.433ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.740ns  (logic 0.955ns (25.535%)  route 2.785ns (74.466%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 563.980 - 562.500 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 501.657 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.657   501.657    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X21Y86         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y86         FDRE (Prop_fdre_C_Q)         0.459   502.116 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[8]/Q
                         net (fo=1, routed)           0.956   503.072    MicroBlaze_i/Serializer_2/inst/waveIn[8]
    SLICE_X22Y85         LUT6 (Prop_lut6_I3_O)        0.124   503.196 r  MicroBlaze_i/Serializer_2/inst/MISO_i_17/O
                         net (fo=1, routed)           0.656   503.852    MicroBlaze_i/Serializer_2/inst/MISO_i_17_n_0
    SLICE_X23Y85         LUT3 (Prop_lut3_I2_O)        0.124   503.976 r  MicroBlaze_i/Serializer_2/inst/MISO_i_8/O
                         net (fo=1, routed)           1.019   504.995    MicroBlaze_i/Serializer_2/inst/MISO_i_8_n_0
    SLICE_X23Y86         LUT5 (Prop_lut5_I0_O)        0.124   505.119 r  MicroBlaze_i/Serializer_2/inst/MISO_i_2/O
                         net (fo=1, routed)           0.154   505.273    MicroBlaze_i/Serializer_2/inst/MISO_i_2_n_0
    SLICE_X23Y86         LUT6 (Prop_lut6_I0_O)        0.124   505.397 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.397    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X23Y86         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.480   563.980    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X23Y86         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   563.980    
                         clock uncertainty           -0.178   563.801    
    SLICE_X23Y86         FDRE (Setup_fdre_C_D)        0.029   563.830    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.830    
                         arrival time                        -505.397    
  -------------------------------------------------------------------
                         slack                                 58.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.696ns  (logic 0.257ns (36.905%)  route 0.439ns (63.089%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 500.822 - 500.000 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 500.554 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.554   500.554    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X20Y86         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y86         FDRE (Prop_fdre_C_Q)         0.167   500.721 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[5]/Q
                         net (fo=1, routed)           0.220   500.941    MicroBlaze_i/Serializer_2/inst/waveIn[5]
    SLICE_X22Y86         LUT5 (Prop_lut5_I4_O)        0.045   500.986 r  MicroBlaze_i/Serializer_2/inst/MISO_i_7/O
                         net (fo=1, routed)           0.219   501.205    MicroBlaze_i/Serializer_2/inst/MISO_i_7_n_0
    SLICE_X23Y86         LUT6 (Prop_lut6_I5_O)        0.045   501.250 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.250    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X23Y86         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.822   500.822    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X23Y86         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   500.822    
                         clock uncertainty            0.178   501.001    
    SLICE_X23Y86         FDRE (Hold_fdre_C_D)         0.091   501.092    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.091    
                         arrival time                         501.250    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_2/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.721ns  (logic 0.276ns (38.271%)  route 0.445ns (61.730%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 500.824 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.555   500.555    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X11Y79         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.133   500.688 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[5]/Q
                         net (fo=1, routed)           0.240   500.927    MicroBlaze_i/Serializer_0/inst/waveIn[5]
    SLICE_X12Y79         LUT5 (Prop_lut5_I4_O)        0.098   501.025 r  MicroBlaze_i/Serializer_0/inst/MISO_i_7/O
                         net (fo=1, routed)           0.206   501.231    MicroBlaze_i/Serializer_0/inst/MISO_i_7_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.045   501.276 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.276    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X13Y81         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.824   500.824    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X13Y81         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   500.824    
                         clock uncertainty            0.178   501.003    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.091   501.094    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.094    
                         arrival time                         501.276    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.801ns  (logic 0.302ns (37.696%)  route 0.499ns (62.295%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 500.826 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 500.557 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.557   500.557    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X28Y84         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.167   500.724 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]/Q
                         net (fo=1, routed)           0.211   500.935    MicroBlaze_i/Serializer_1/inst/waveIn[4]
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.045   500.980 r  MicroBlaze_i/Serializer_1/inst/MISO_i_12/O
                         net (fo=1, routed)           0.148   501.128    MicroBlaze_i/Serializer_1/inst/MISO_i_12_n_0
    SLICE_X34Y85         LUT5 (Prop_lut5_I4_O)        0.045   501.173 r  MicroBlaze_i/Serializer_1/inst/MISO_i_2/O
                         net (fo=1, routed)           0.140   501.313    MicroBlaze_i/Serializer_1/inst/MISO_i_2_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.045   501.358 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.358    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X34Y85         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.826   500.826    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X34Y85         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   500.826    
                         clock uncertainty            0.178   501.005    
    SLICE_X34Y85         FDRE (Hold_fdre_C_D)         0.120   501.125    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.124    
                         arrival time                         501.358    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack       21.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       30.767ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.695ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        8.438ns  (logic 0.459ns (5.440%)  route 7.979ns (94.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 501.538 - 500.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 470.490 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.740   470.490    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.459   470.949 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/Q
                         net (fo=12, routed)          7.979   478.928    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[2]
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.538   501.538    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.538    
                         clock uncertainty           -0.178   501.359    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.622    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0
  -------------------------------------------------------------------
                         required time                        500.622    
                         arrival time                        -478.928    
  -------------------------------------------------------------------
                         slack                                 21.695    

Slack (MET) :             21.899ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        8.243ns  (logic 0.459ns (5.568%)  route 7.784ns (94.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 501.548 - 500.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 470.490 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.740   470.490    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.459   470.949 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/Q
                         net (fo=12, routed)          7.784   478.733    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[10]
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.548   501.548    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.548    
                         clock uncertainty           -0.178   501.369    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.632    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1
  -------------------------------------------------------------------
                         required time                        500.632    
                         arrival time                        -478.733    
  -------------------------------------------------------------------
                         slack                                 21.899    

Slack (MET) :             22.071ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        8.065ns  (logic 0.459ns (5.691%)  route 7.606ns (94.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 470.490 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.740   470.490    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.459   470.949 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/Q
                         net (fo=12, routed)          7.606   478.555    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[10]
    RAMB18_X2Y2          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y2          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.626    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_1
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -478.555    
  -------------------------------------------------------------------
                         slack                                 22.071    

Slack (MET) :             22.319ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.812ns  (logic 0.459ns (5.875%)  route 7.353ns (94.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 501.537 - 500.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 470.490 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.740   470.490    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.459   470.949 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/Q
                         net (fo=12, routed)          7.353   478.302    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[2]
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.537   501.537    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.537    
                         clock uncertainty           -0.178   501.358    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.621    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_0
  -------------------------------------------------------------------
                         required time                        500.621    
                         arrival time                        -478.302    
  -------------------------------------------------------------------
                         slack                                 22.319    

Slack (MET) :             22.415ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.721ns  (logic 0.459ns (5.945%)  route 7.262ns (94.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 501.541 - 500.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 470.490 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.740   470.490    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.459   470.949 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/Q
                         net (fo=12, routed)          7.262   478.211    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[10]
    RAMB18_X1Y2          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.541   501.541    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y2          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.541    
                         clock uncertainty           -0.178   501.362    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.625    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_1
  -------------------------------------------------------------------
                         required time                        500.625    
                         arrival time                        -478.211    
  -------------------------------------------------------------------
                         slack                                 22.415    

Slack (MET) :             22.454ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.679ns  (logic 0.459ns (5.977%)  route 7.220ns (94.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 501.538 - 500.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 470.489 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.739   470.489    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y90         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.459   470.948 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/Q
                         net (fo=12, routed)          7.220   478.168    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[1]
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.538   501.538    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.538    
                         clock uncertainty           -0.178   501.359    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.622    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0
  -------------------------------------------------------------------
                         required time                        500.622    
                         arrival time                        -478.168    
  -------------------------------------------------------------------
                         slack                                 22.454    

Slack (MET) :             22.538ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.596ns  (logic 0.459ns (6.042%)  route 7.137ns (93.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 501.538 - 500.000 ) 
    Source Clock Delay      (SCD):    1.738ns = ( 470.488 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.738   470.488    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X40Y86         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.459   470.947 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/Q
                         net (fo=12, routed)          7.137   478.085    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[0]
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.538   501.538    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.538    
                         clock uncertainty           -0.178   501.359    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.622    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0
  -------------------------------------------------------------------
                         required time                        500.622    
                         arrival time                        -478.084    
  -------------------------------------------------------------------
                         slack                                 22.538    

Slack (MET) :             22.542ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.601ns  (logic 0.459ns (6.039%)  route 7.142ns (93.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 501.548 - 500.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 470.489 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.739   470.489    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y90         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.459   470.948 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/Q
                         net (fo=12, routed)          7.142   478.090    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[9]
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.548   501.548    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.548    
                         clock uncertainty           -0.178   501.369    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.632    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1
  -------------------------------------------------------------------
                         required time                        500.632    
                         arrival time                        -478.090    
  -------------------------------------------------------------------
                         slack                                 22.542    

Slack (MET) :             22.658ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.484ns  (logic 0.459ns (6.133%)  route 7.025ns (93.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 501.548 - 500.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 470.490 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.740   470.490    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.459   470.949 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/Q
                         net (fo=12, routed)          7.025   477.974    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[11]
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.548   501.548    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.548    
                         clock uncertainty           -0.178   501.369    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.632    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1
  -------------------------------------------------------------------
                         required time                        500.632    
                         arrival time                        -477.974    
  -------------------------------------------------------------------
                         slack                                 22.658    

Slack (MET) :             22.690ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.445ns  (logic 0.459ns (6.166%)  route 6.986ns (93.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 501.538 - 500.000 ) 
    Source Clock Delay      (SCD):    1.738ns = ( 470.488 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.738   470.488    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y88         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.459   470.947 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/Q
                         net (fo=12, routed)          6.986   477.933    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[8]
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.538   501.538    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.538    
                         clock uncertainty           -0.178   501.359    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737   500.622    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0
  -------------------------------------------------------------------
                         required time                        500.622    
                         arrival time                        -477.933    
  -------------------------------------------------------------------
                         slack                                 22.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.767ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.305ns  (logic 0.167ns (54.836%)  route 0.138ns (45.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 531.811 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561   531.811    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X34Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.167   531.978 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/Q
                         net (fo=12, routed)          0.138   532.115    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[11]
    RAMB18_X2Y37         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y37         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.873    
                         clock uncertainty            0.178   501.052    
    RAMB18_X2Y37         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.348    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1
  -------------------------------------------------------------------
                         required time                       -501.348    
                         arrival time                         532.115    
  -------------------------------------------------------------------
                         slack                                 30.767    

Slack (MET) :             30.850ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.361ns  (logic 0.146ns (40.477%)  route 0.215ns (59.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 531.838 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.588   531.838    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X37Y94         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.146   531.984 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/Q
                         net (fo=12, routed)          0.215   532.198    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[10]
    RAMB18_X2Y37         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y37         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.873    
                         clock uncertainty            0.178   501.052    
    RAMB18_X2Y37         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.348    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1
  -------------------------------------------------------------------
                         required time                       -501.348    
                         arrival time                         532.198    
  -------------------------------------------------------------------
                         slack                                 30.850    

Slack (MET) :             30.856ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.394ns  (logic 0.167ns (42.415%)  route 0.227ns (57.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 531.810 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.560   531.810    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X34Y90         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.167   531.977 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/Q
                         net (fo=12, routed)          0.227   532.203    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[4]
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.203    
  -------------------------------------------------------------------
                         slack                                 30.856    

Slack (MET) :             30.856ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.394ns  (logic 0.167ns (42.415%)  route 0.227ns (57.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 531.810 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.560   531.810    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X34Y90         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.167   531.977 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/Q
                         net (fo=12, routed)          0.227   532.203    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[6]
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.203    
  -------------------------------------------------------------------
                         slack                                 30.856    

Slack (MET) :             30.882ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.393ns  (logic 0.146ns (37.164%)  route 0.247ns (62.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 531.837 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.587   531.837    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y90         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.146   531.983 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/Q
                         net (fo=12, routed)          0.247   532.229    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[9]
    RAMB18_X2Y36         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y36         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.873    
                         clock uncertainty            0.178   501.052    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296   501.348    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1
  -------------------------------------------------------------------
                         required time                       -501.348    
                         arrival time                         532.230    
  -------------------------------------------------------------------
                         slack                                 30.882    

Slack (MET) :             30.897ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.434ns  (logic 0.167ns (38.485%)  route 0.267ns (61.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 531.811 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561   531.811    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X34Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.167   531.978 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/Q
                         net (fo=12, routed)          0.267   532.245    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[9]
    RAMB18_X2Y37         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y37         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.873    
                         clock uncertainty            0.178   501.052    
    RAMB18_X2Y37         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296   501.348    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_1
  -------------------------------------------------------------------
                         required time                       -501.348    
                         arrival time                         532.245    
  -------------------------------------------------------------------
                         slack                                 30.897    

Slack (MET) :             30.899ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.436ns  (logic 0.167ns (38.312%)  route 0.269ns (61.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 531.810 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.560   531.810    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X34Y90         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.167   531.977 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/Q
                         net (fo=12, routed)          0.269   532.246    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[2]
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.246    
  -------------------------------------------------------------------
                         slack                                 30.899    

Slack (MET) :             30.907ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.417ns  (logic 0.146ns (35.029%)  route 0.271ns (64.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.586ns = ( 531.836 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.586   531.836    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y88         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.146   531.982 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/Q
                         net (fo=12, routed)          0.271   532.252    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[7]
    RAMB36_X2Y17         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.871   500.871    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y17         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.871    
                         clock uncertainty            0.178   501.050    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296   501.346    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0
  -------------------------------------------------------------------
                         required time                       -501.346    
                         arrival time                         532.253    
  -------------------------------------------------------------------
                         slack                                 30.907    

Slack (MET) :             30.908ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.419ns  (logic 0.146ns (34.829%)  route 0.273ns (65.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 531.837 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.587   531.837    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.146   531.983 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/Q
                         net (fo=12, routed)          0.273   532.256    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[11]
    RAMB18_X2Y36         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y36         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.873    
                         clock uncertainty            0.178   501.052    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.348    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1
  -------------------------------------------------------------------
                         required time                       -501.348    
                         arrival time                         532.256    
  -------------------------------------------------------------------
                         slack                                 30.908    

Slack (MET) :             30.910ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.421ns  (logic 0.146ns (34.684%)  route 0.275ns (65.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 531.837 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.587   531.837    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.146   531.983 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/Q
                         net (fo=12, routed)          0.275   532.258    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[10]
    RAMB18_X2Y36         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y36         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.873    
                         clock uncertainty            0.178   501.052    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.348    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1
  -------------------------------------------------------------------
                         required time                       -501.348    
                         arrival time                         532.258    
  -------------------------------------------------------------------
                         slack                                 30.910    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk1Mhz

Setup :           66  Failing Endpoints,  Worst Slack       -2.390ns,  Total Violation     -140.777ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.390ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/wave_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.311ns  (logic 2.817ns (53.037%)  route 2.494ns (46.963%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 501.485 - 500.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 497.961 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.653   497.961    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y72         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.456   498.417 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.648   499.065    MicroBlaze_i/SineWaveGen_2/inst/delay[3]
    SLICE_X10Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   499.585 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.585    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.702 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.702    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   500.025 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/O[1]
                         net (fo=1, routed)           0.695   500.720    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_6
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.306   501.026 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_5/O
                         net (fo=1, routed)           0.000   501.026    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   501.427 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.009   501.436    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.550 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000   501.550    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.664 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.664    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.778 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.778    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.892 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.892    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.006 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.645   502.651    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X6Y79          LUT2 (Prop_lut2_I0_O)        0.124   502.775 r  MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.498   503.272    MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.485   501.485    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X8Y78          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.485    
                         clock uncertainty           -0.083   501.402    
    SLICE_X8Y78          FDRE (Setup_fdre_C_R)       -0.519   500.883    MicroBlaze_i/SineWaveGen_2/inst/wave_reg[10]
  -------------------------------------------------------------------
                         required time                        500.883    
                         arrival time                        -503.272    
  -------------------------------------------------------------------
                         slack                                 -2.390    

Slack (VIOLATED) :        -2.390ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/wave_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.311ns  (logic 2.817ns (53.037%)  route 2.494ns (46.963%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 501.485 - 500.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 497.961 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.653   497.961    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y72         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.456   498.417 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.648   499.065    MicroBlaze_i/SineWaveGen_2/inst/delay[3]
    SLICE_X10Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   499.585 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.585    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.702 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.702    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   500.025 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/O[1]
                         net (fo=1, routed)           0.695   500.720    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_6
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.306   501.026 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_5/O
                         net (fo=1, routed)           0.000   501.026    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   501.427 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.009   501.436    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.550 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000   501.550    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.664 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.664    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.778 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.778    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.892 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.892    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.006 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.645   502.651    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X6Y79          LUT2 (Prop_lut2_I0_O)        0.124   502.775 r  MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.498   503.272    MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.485   501.485    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X8Y78          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.485    
                         clock uncertainty           -0.083   501.402    
    SLICE_X8Y78          FDRE (Setup_fdre_C_R)       -0.519   500.883    MicroBlaze_i/SineWaveGen_2/inst/wave_reg[11]
  -------------------------------------------------------------------
                         required time                        500.883    
                         arrival time                        -503.272    
  -------------------------------------------------------------------
                         slack                                 -2.390    

Slack (VIOLATED) :        -2.390ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/wave_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.311ns  (logic 2.817ns (53.037%)  route 2.494ns (46.963%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 501.485 - 500.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 497.961 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.653   497.961    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y72         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.456   498.417 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.648   499.065    MicroBlaze_i/SineWaveGen_2/inst/delay[3]
    SLICE_X10Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   499.585 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.585    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.702 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.702    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   500.025 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/O[1]
                         net (fo=1, routed)           0.695   500.720    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_6
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.306   501.026 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_5/O
                         net (fo=1, routed)           0.000   501.026    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   501.427 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.009   501.436    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.550 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000   501.550    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.664 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.664    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.778 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.778    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.892 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.892    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.006 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.645   502.651    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X6Y79          LUT2 (Prop_lut2_I0_O)        0.124   502.775 r  MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.498   503.272    MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.485   501.485    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X8Y78          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.485    
                         clock uncertainty           -0.083   501.402    
    SLICE_X8Y78          FDRE (Setup_fdre_C_R)       -0.519   500.883    MicroBlaze_i/SineWaveGen_2/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                        500.883    
                         arrival time                        -503.272    
  -------------------------------------------------------------------
                         slack                                 -2.390    

Slack (VIOLATED) :        -2.390ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.311ns  (logic 2.817ns (53.037%)  route 2.494ns (46.963%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 501.485 - 500.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 497.961 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.653   497.961    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y72         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.456   498.417 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.648   499.065    MicroBlaze_i/SineWaveGen_2/inst/delay[3]
    SLICE_X10Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   499.585 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.585    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.702 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.702    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   500.025 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/O[1]
                         net (fo=1, routed)           0.695   500.720    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_6
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.306   501.026 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_5/O
                         net (fo=1, routed)           0.000   501.026    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   501.427 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.009   501.436    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.550 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000   501.550    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.664 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.664    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.778 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.778    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.892 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.892    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.006 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.645   502.651    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X6Y79          LUT2 (Prop_lut2_I0_O)        0.124   502.775 r  MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.498   503.272    MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.485   501.485    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X8Y78          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.485    
                         clock uncertainty           -0.083   501.402    
    SLICE_X8Y78          FDRE (Setup_fdre_C_R)       -0.519   500.883    MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                        500.883    
                         arrival time                        -503.272    
  -------------------------------------------------------------------
                         slack                                 -2.390    

Slack (VIOLATED) :        -2.390ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/wave_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.311ns  (logic 2.817ns (53.037%)  route 2.494ns (46.963%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 501.485 - 500.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 497.961 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.653   497.961    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y72         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.456   498.417 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.648   499.065    MicroBlaze_i/SineWaveGen_2/inst/delay[3]
    SLICE_X10Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   499.585 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.585    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.702 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.702    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   500.025 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/O[1]
                         net (fo=1, routed)           0.695   500.720    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_6
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.306   501.026 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_5/O
                         net (fo=1, routed)           0.000   501.026    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   501.427 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.009   501.436    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.550 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000   501.550    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.664 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.664    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.778 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.778    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.892 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.892    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.006 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.645   502.651    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X6Y79          LUT2 (Prop_lut2_I0_O)        0.124   502.775 r  MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.498   503.272    MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.485   501.485    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X8Y78          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.485    
                         clock uncertainty           -0.083   501.402    
    SLICE_X8Y78          FDRE (Setup_fdre_C_R)       -0.519   500.883    MicroBlaze_i/SineWaveGen_2/inst/wave_reg[6]
  -------------------------------------------------------------------
                         required time                        500.883    
                         arrival time                        -503.272    
  -------------------------------------------------------------------
                         slack                                 -2.390    

Slack (VIOLATED) :        -2.390ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/wave_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.311ns  (logic 2.817ns (53.037%)  route 2.494ns (46.963%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 501.485 - 500.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 497.961 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.653   497.961    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y72         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.456   498.417 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.648   499.065    MicroBlaze_i/SineWaveGen_2/inst/delay[3]
    SLICE_X10Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   499.585 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.585    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.702 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.702    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   500.025 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/O[1]
                         net (fo=1, routed)           0.695   500.720    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_6
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.306   501.026 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_5/O
                         net (fo=1, routed)           0.000   501.026    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   501.427 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.009   501.436    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.550 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000   501.550    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.664 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.664    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.778 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.778    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.892 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.892    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.006 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.645   502.651    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X6Y79          LUT2 (Prop_lut2_I0_O)        0.124   502.775 r  MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.498   503.272    MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.485   501.485    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X8Y78          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.485    
                         clock uncertainty           -0.083   501.402    
    SLICE_X8Y78          FDRE (Setup_fdre_C_R)       -0.519   500.883    MicroBlaze_i/SineWaveGen_2/inst/wave_reg[7]
  -------------------------------------------------------------------
                         required time                        500.883    
                         arrival time                        -503.272    
  -------------------------------------------------------------------
                         slack                                 -2.390    

Slack (VIOLATED) :        -2.390ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/wave_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.311ns  (logic 2.817ns (53.037%)  route 2.494ns (46.963%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 501.485 - 500.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 497.961 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.653   497.961    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y72         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.456   498.417 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.648   499.065    MicroBlaze_i/SineWaveGen_2/inst/delay[3]
    SLICE_X10Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   499.585 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.585    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.702 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.702    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   500.025 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/O[1]
                         net (fo=1, routed)           0.695   500.720    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_6
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.306   501.026 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_5/O
                         net (fo=1, routed)           0.000   501.026    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   501.427 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.009   501.436    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.550 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000   501.550    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.664 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.664    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.778 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.778    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.892 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.892    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.006 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.645   502.651    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X6Y79          LUT2 (Prop_lut2_I0_O)        0.124   502.775 r  MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.498   503.272    MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.485   501.485    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X8Y78          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.485    
                         clock uncertainty           -0.083   501.402    
    SLICE_X8Y78          FDRE (Setup_fdre_C_R)       -0.519   500.883    MicroBlaze_i/SineWaveGen_2/inst/wave_reg[8]
  -------------------------------------------------------------------
                         required time                        500.883    
                         arrival time                        -503.272    
  -------------------------------------------------------------------
                         slack                                 -2.390    

Slack (VIOLATED) :        -2.390ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/wave_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.311ns  (logic 2.817ns (53.037%)  route 2.494ns (46.963%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 501.485 - 500.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 497.961 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.653   497.961    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y72         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.456   498.417 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.648   499.065    MicroBlaze_i/SineWaveGen_2/inst/delay[3]
    SLICE_X10Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   499.585 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.585    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.702 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.702    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   500.025 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/O[1]
                         net (fo=1, routed)           0.695   500.720    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_6
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.306   501.026 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_5/O
                         net (fo=1, routed)           0.000   501.026    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   501.427 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.009   501.436    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.550 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000   501.550    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.664 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.664    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.778 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.778    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.892 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.892    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.006 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.645   502.651    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X6Y79          LUT2 (Prop_lut2_I0_O)        0.124   502.775 r  MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.498   503.272    MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.485   501.485    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X8Y78          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.485    
                         clock uncertainty           -0.083   501.402    
    SLICE_X8Y78          FDRE (Setup_fdre_C_R)       -0.519   500.883    MicroBlaze_i/SineWaveGen_2/inst/wave_reg[9]
  -------------------------------------------------------------------
                         required time                        500.883    
                         arrival time                        -503.272    
  -------------------------------------------------------------------
                         slack                                 -2.390    

Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/counter_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.276ns  (logic 2.817ns (53.389%)  route 2.459ns (46.611%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 501.486 - 500.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 497.961 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.653   497.961    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y72         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.456   498.417 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.648   499.065    MicroBlaze_i/SineWaveGen_2/inst/delay[3]
    SLICE_X10Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   499.585 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.585    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.702 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.702    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   500.025 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/O[1]
                         net (fo=1, routed)           0.695   500.720    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_6
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.306   501.026 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_5/O
                         net (fo=1, routed)           0.000   501.026    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   501.427 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.009   501.436    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.550 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000   501.550    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.664 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.664    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.778 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.778    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.892 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.892    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.006 f  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.627   502.633    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X8Y80          LUT3 (Prop_lut3_I2_O)        0.124   502.757 r  MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.480   503.237    MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.486   501.486    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X8Y79          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.486    
                         clock uncertainty           -0.083   501.403    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.519   500.884    MicroBlaze_i/SineWaveGen_2/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        500.884    
                         arrival time                        -503.237    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/counter_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.276ns  (logic 2.817ns (53.389%)  route 2.459ns (46.611%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 501.486 - 500.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 497.961 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.653   497.961    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y72         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.456   498.417 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.648   499.065    MicroBlaze_i/SineWaveGen_2/inst/delay[3]
    SLICE_X10Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   499.585 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.585    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.702 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.702    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   500.025 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/O[1]
                         net (fo=1, routed)           0.695   500.720    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_6
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.306   501.026 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_5/O
                         net (fo=1, routed)           0.000   501.026    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   501.427 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.009   501.436    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.550 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000   501.550    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.664 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.664    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.778 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.778    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   501.892 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.892    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.006 f  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.627   502.633    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X8Y80          LUT3 (Prop_lut3_I2_O)        0.124   502.757 r  MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.480   503.237    MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.486   501.486    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X8Y79          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.486    
                         clock uncertainty           -0.083   501.403    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.519   500.884    MicroBlaze_i/SineWaveGen_2/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        500.884    
                         arrival time                        -503.237    
  -------------------------------------------------------------------
                         slack                                 -2.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.150%)  route 0.124ns (46.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 500.817 - 500.000 ) 
    Source Clock Delay      (SCD):    0.895ns = ( 500.895 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.554   500.895    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y77          FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141   501.036 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.124   501.160    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[7]
    SLICE_X9Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.817   500.817    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X9Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.817    
                         clock uncertainty            0.083   500.900    
    SLICE_X9Y75          FDRE (Hold_fdre_C_D)         0.077   500.977    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]
  -------------------------------------------------------------------
                         required time                       -500.977    
                         arrival time                         501.160    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.843%)  route 0.121ns (46.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 500.817 - 500.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 500.893 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.552   500.893    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y73          FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141   501.034 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.121   501.154    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[6]
    SLICE_X8Y74          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.817   500.817    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X8Y74          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.817    
                         clock uncertainty            0.083   500.900    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.067   500.967    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]
  -------------------------------------------------------------------
                         required time                       -500.967    
                         arrival time                         501.154    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.643%)  route 0.182ns (56.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 500.817 - 500.000 ) 
    Source Clock Delay      (SCD):    0.895ns = ( 500.895 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.554   500.895    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y77          FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141   501.036 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=2, routed)           0.182   501.218    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[8]
    SLICE_X9Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.817   500.817    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X9Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.817    
                         clock uncertainty            0.083   500.900    
    SLICE_X9Y75          FDRE (Hold_fdre_C_D)         0.079   500.979    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]
  -------------------------------------------------------------------
                         required time                       -500.979    
                         arrival time                         501.218    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.940%)  route 0.173ns (55.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 500.817 - 500.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 500.893 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.552   500.893    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y73          FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141   501.034 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=2, routed)           0.173   501.206    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[9]
    SLICE_X8Y74          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.817   500.817    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X8Y74          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.817    
                         clock uncertainty            0.083   500.900    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.067   500.967    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[9]
  -------------------------------------------------------------------
                         required time                       -500.967    
                         arrival time                         501.206    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.038%)  route 0.187ns (56.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 500.817 - 500.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 500.893 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.552   500.893    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y73          FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141   501.034 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.187   501.220    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[10]
    SLICE_X9Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.817   500.817    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X9Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.817    
                         clock uncertainty            0.083   500.900    
    SLICE_X9Y75          FDRE (Hold_fdre_C_D)         0.077   500.977    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[10]
  -------------------------------------------------------------------
                         required time                       -500.977    
                         arrival time                         501.220    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.923%)  route 0.241ns (63.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 500.817 - 500.000 ) 
    Source Clock Delay      (SCD):    0.895ns = ( 500.895 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.554   500.895    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y77          FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141   501.036 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.241   501.276    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[11]
    SLICE_X9Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.817   500.817    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X9Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.817    
                         clock uncertainty            0.083   500.900    
    SLICE_X9Y75          FDRE (Hold_fdre_C_D)         0.073   500.973    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[11]
  -------------------------------------------------------------------
                         required time                       -500.973    
                         arrival time                         501.276    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.495%)  route 0.268ns (65.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 500.820 - 500.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 500.893 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.552   500.893    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y73          FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141   501.034 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.268   501.301    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[1]
    SLICE_X9Y72          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.820   500.820    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X9Y72          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.820    
                         clock uncertainty            0.083   500.903    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.077   500.980    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[1]
  -------------------------------------------------------------------
                         required time                       -500.980    
                         arrival time                         501.301    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.081%)  route 0.285ns (66.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns = ( 500.814 - 500.000 ) 
    Source Clock Delay      (SCD):    0.889ns = ( 500.889 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.548   500.889    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y74         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.141   501.030 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.285   501.315    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[4]
    SLICE_X29Y74         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.814   500.814    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X29Y74         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.814    
                         clock uncertainty            0.083   500.897    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.073   500.970    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]
  -------------------------------------------------------------------
                         required time                       -500.970    
                         arrival time                         501.315    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.111%)  route 0.298ns (67.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 500.820 - 500.000 ) 
    Source Clock Delay      (SCD):    0.895ns = ( 500.895 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.554   500.895    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y81         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.141   501.036 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.298   501.334    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[19]
    SLICE_X34Y79         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.820   500.820    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X34Y79         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.820    
                         clock uncertainty            0.083   500.903    
    SLICE_X34Y79         FDRE (Hold_fdre_C_D)         0.067   500.970    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[19]
  -------------------------------------------------------------------
                         required time                       -500.970    
                         arrival time                         501.334    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.881%)  route 0.316ns (69.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 500.819 - 500.000 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 500.891 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.550   500.891    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y80         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_fdre_C_Q)         0.141   501.032 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.316   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[30]
    SLICE_X27Y79         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.819   500.819    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X27Y79         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.819    
                         clock uncertainty            0.083   500.902    
    SLICE_X27Y79         FDRE (Hold_fdre_C_D)         0.073   500.975    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[30]
  -------------------------------------------------------------------
                         required time                       -500.975    
                         arrival time                         501.347    
  -------------------------------------------------------------------
                         slack                                  0.372    





---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@2.500ns - clk1Mhz rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.056ns (5.134%)  route 1.035ns (94.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.906ns = ( 3.406 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.035     1.035    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X8Y9           LUT3 (Prop_lut3_I2_O)        0.056     1.091 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000     1.091    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.565     3.405    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X8Y9           FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     3.405    
                         clock uncertainty           -0.083     3.323    
    SLICE_X8Y9           FDRE (Setup_fdre_C_D)        0.038     3.361    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                          3.361    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                  2.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@997.500ns - clk1Mhz rise@1000.000ns)
  Data Path Delay:        2.018ns  (logic 0.100ns (4.955%)  route 1.918ns (95.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 1000.487 - 997.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz rise edge) 1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.918  1001.918    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X8Y9           LUT3 (Prop_lut3_I2_O)        0.100  1002.018 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000  1002.018    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    997.500   997.500 f  
    PS7_X0Y0             PS7                          0.000   997.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   998.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   998.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.679  1000.487    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X8Y9           FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1000.487    
                         clock uncertainty            0.083  1000.570    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.339  1000.909    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                      -1000.909    
                         arrival time                        1002.018    
  -------------------------------------------------------------------
                         slack                                  1.109    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.364ns  (logic 0.124ns (5.246%)  route 2.240ns (94.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.600     1.600    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y16          LUT1 (Prop_lut1_I0_O)        0.124     1.724 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.639     2.364    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y11          FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.544     2.736    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y11          FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.045ns (4.997%)  route 0.856ns (95.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.613     0.613    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.658 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.242     0.901    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y11          FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.849     1.219    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y11          FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           158 Endpoints
Min Delay           158 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.030ns  (logic 0.459ns (11.390%)  route 3.571ns (88.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    3.035ns = ( 5.535 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.727     5.535    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X37Y71         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.459     5.994 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/Q
                         net (fo=17, routed)          3.571     9.565    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[16]
    SLICE_X17Y86         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.485     2.677    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X17Y86         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.848ns  (logic 0.459ns (11.929%)  route 3.389ns (88.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.953ns = ( 5.453 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.645     5.453    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X33Y73         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.459     5.912 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[15]/Q
                         net (fo=17, routed)          3.389     9.301    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[15]
    SLICE_X13Y80         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.486     2.678    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X13Y80         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.694ns  (logic 0.459ns (12.426%)  route 3.235ns (87.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.953ns = ( 5.453 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.645     5.453    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X33Y73         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.459     5.912 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[15]/Q
                         net (fo=17, routed)          3.235     9.147    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[17]
    SLICE_X16Y82         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.482     2.674    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X16Y82         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.522ns  (logic 0.459ns (13.033%)  route 3.063ns (86.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    3.035ns = ( 5.535 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.727     5.535    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X37Y71         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.459     5.994 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/Q
                         net (fo=17, routed)          3.063     9.057    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[15]
    SLICE_X17Y84         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.484     2.676    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X17Y84         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.263ns  (logic 0.459ns (14.069%)  route 2.804ns (85.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    3.035ns = ( 5.535 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.727     5.535    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X37Y71         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.459     5.994 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/Q
                         net (fo=17, routed)          2.804     8.798    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[17]
    SLICE_X22Y79         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.474     2.666    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X22Y79         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.218ns  (logic 0.459ns (14.265%)  route 2.759ns (85.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.953ns = ( 5.453 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.645     5.453    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X33Y73         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.459     5.912 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[15]/Q
                         net (fo=17, routed)          2.759     8.671    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[16]
    SLICE_X22Y79         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.474     2.666    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X22Y79         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.081ns  (logic 0.459ns (14.895%)  route 2.622ns (85.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    3.035ns = ( 5.535 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.727     5.535    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X37Y71         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.459     5.994 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/Q
                         net (fo=17, routed)          2.622     8.616    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[18]
    SLICE_X24Y84         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.479     2.671    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X24Y84         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.064ns  (logic 0.459ns (14.983%)  route 2.605ns (85.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.953ns = ( 5.453 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.645     5.453    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X33Y73         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.459     5.912 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[15]/Q
                         net (fo=17, routed)          2.605     8.517    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[26]
    SLICE_X28Y86         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.484     2.676    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X28Y86         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.692ns  (logic 0.459ns (17.054%)  route 2.233ns (82.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    3.035ns = ( 5.535 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.727     5.535    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X37Y71         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.459     5.994 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/Q
                         net (fo=17, routed)          2.233     8.227    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[20]
    SLICE_X38Y82         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.557     2.749    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X38Y82         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.767ns  (logic 0.459ns (16.590%)  route 2.308ns (83.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.953ns = ( 5.453 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.645     5.453    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X33Y73         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.459     5.912 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[15]/Q
                         net (fo=17, routed)          2.308     8.220    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[27]
    SLICE_X26Y82         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.481     2.673    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X26Y82         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.574%)  route 0.271ns (56.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.582     0.923    MicroBlaze_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y12          FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.164     1.087 f  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.271     1.357    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X4Y9           LUT1 (Prop_lut1_I0_O)        0.045     1.402 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.402    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X4Y9           FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.852     1.222    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X4Y9           FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.186ns (15.630%)  route 1.004ns (84.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.581     0.922    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X1Y11          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.889     1.951    <hidden>
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.045     1.996 f  <hidden>
                         net (fo=3, routed)           0.115     2.112    <hidden>
    SLICE_X0Y81          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.841     1.211    <hidden>
    SLICE_X0Y81          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.186ns (15.630%)  route 1.004ns (84.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.581     0.922    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X1Y11          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.889     1.951    <hidden>
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.045     1.996 f  <hidden>
                         net (fo=3, routed)           0.115     2.112    <hidden>
    SLICE_X0Y81          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.841     1.211    <hidden>
    SLICE_X0Y81          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.186ns (15.630%)  route 1.004ns (84.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.581     0.922    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X1Y11          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.889     1.951    <hidden>
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.045     1.996 f  <hidden>
                         net (fo=3, routed)           0.115     2.112    <hidden>
    SLICE_X0Y81          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.841     1.211    <hidden>
    SLICE_X0Y81          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.186ns (15.306%)  route 1.029ns (84.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.581     0.922    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X1Y11          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.856     1.918    <hidden>
    SLICE_X4Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.963 f  <hidden>
                         net (fo=3, routed)           0.174     2.137    <hidden>
    SLICE_X4Y70          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.841     1.211    <hidden>
    SLICE_X4Y70          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.186ns (15.306%)  route 1.029ns (84.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.581     0.922    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X1Y11          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.856     1.918    <hidden>
    SLICE_X4Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.963 f  <hidden>
                         net (fo=3, routed)           0.174     2.137    <hidden>
    SLICE_X4Y70          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.841     1.211    <hidden>
    SLICE_X4Y70          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.186ns (15.306%)  route 1.029ns (84.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.581     0.922    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X1Y11          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.856     1.918    <hidden>
    SLICE_X4Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.963 f  <hidden>
                         net (fo=3, routed)           0.174     2.137    <hidden>
    SLICE_X4Y70          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.841     1.211    <hidden>
    SLICE_X4Y70          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.184ns (14.695%)  route 1.068ns (85.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.581     0.922    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X1Y11          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.891     1.954    <hidden>
    SLICE_X1Y78          LUT1 (Prop_lut1_I0_O)        0.043     1.997 f  <hidden>
                         net (fo=3, routed)           0.177     2.174    <hidden>
    SLICE_X1Y78          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.838     1.208    <hidden>
    SLICE_X1Y78          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.184ns (14.695%)  route 1.068ns (85.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.581     0.922    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X1Y11          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.891     1.954    <hidden>
    SLICE_X1Y78          LUT1 (Prop_lut1_I0_O)        0.043     1.997 f  <hidden>
                         net (fo=3, routed)           0.177     2.174    <hidden>
    SLICE_X1Y78          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.838     1.208    <hidden>
    SLICE_X1Y78          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.184ns (14.695%)  route 1.068ns (85.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.581     0.922    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X1Y11          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.891     1.954    <hidden>
    SLICE_X1Y78          LUT1 (Prop_lut1_I0_O)        0.043     1.997 f  <hidden>
                         net (fo=3, routed)           0.177     2.174    <hidden>
    SLICE_X1Y78          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.838     1.208    <hidden>
    SLICE_X1Y78          FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     0.639 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     2.399    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2668, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





