

================================================================
== Vitis HLS Report for 'equalizer_Pipeline_FILTER_LOOP'
================================================================
* Date:           Thu Mar 28 20:01:57 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Audio_Equalizer_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  40.00 ns|  28.546 ns|    10.80 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FILTER_LOOP  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2005|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  189|       0|   1260|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    594|    -|
|Register         |        -|    -|    3968|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|  189|    3968|   3859|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   85|       3|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U2   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U3   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U4   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U5   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U6   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U7   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U8   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U9   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U10  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U11  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U12  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U13  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U14  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U15  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U16  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U17  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U18  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U19  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U20  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U21  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U22  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U23  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U24  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U25  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U26  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U27  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U28  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U29  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U30  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U31  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U32  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U33  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U34  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U35  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U36  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U37  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U38  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U39  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U40  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U41  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U42  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U43  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U44  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U45  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U46  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U47  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U48  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U49  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U50  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U51  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U52  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U53  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U54  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U55  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U56  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U57  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U58  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U59  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U60  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U61  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U62  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U63  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0| 189|  0|1260|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln46_10_fu_2394_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln46_11_fu_2412_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln46_12_fu_2418_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln46_13_fu_2406_p2            |         +|   0|  0|  39|          32|          32|
    |add_ln46_14_fu_2424_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln46_15_fu_2400_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln46_16_fu_2430_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln46_17_fu_2436_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln46_18_fu_2442_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln46_1_fu_2364_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln46_2_fu_2454_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln46_3_fu_2460_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln46_4_fu_2370_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln46_5_fu_2376_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln46_6_fu_2382_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln46_7_fu_2448_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln46_8_fu_2466_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln46_9_fu_2388_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln46_fu_2358_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln57_10_fu_2802_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln57_11_fu_2808_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln57_12_fu_2814_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln57_13_fu_2820_p2            |         +|   0|  0|  39|          32|          32|
    |add_ln57_14_fu_2826_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln57_15_fu_2832_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln57_16_fu_2838_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln57_17_fu_2844_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln57_18_fu_2850_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln57_1_fu_2748_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln57_2_fu_2754_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln57_3_fu_2760_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln57_4_fu_2766_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln57_5_fu_2772_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln57_6_fu_2778_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln57_7_fu_2784_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln57_8_fu_2790_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln57_9_fu_2796_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln57_fu_2742_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln68_10_fu_3204_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln68_11_fu_3210_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln68_12_fu_3216_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln68_13_fu_3222_p2            |         +|   0|  0|  39|          32|          32|
    |add_ln68_14_fu_3228_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln68_15_fu_3234_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln68_16_fu_3240_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln68_17_fu_3246_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln68_18_fu_3252_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln68_1_fu_3150_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln68_2_fu_3156_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln68_3_fu_3162_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln68_4_fu_3168_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln68_5_fu_3174_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln68_6_fu_3180_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln68_7_fu_3186_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln68_8_fu_3192_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln68_9_fu_3198_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln68_fu_3144_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln69_fu_3265_p2               |         +|   0|  0|  39|          32|          32|
    |highfreq_accumulate_2_fu_3258_p2  |         +|   0|  0|  32|          32|          32|
    |lowfreq_accumulate_3_fu_2472_p2   |         +|   0|  0|  32|          32|          32|
    |midfreq_accumulate_1_fu_2856_p2   |         +|   0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|2005|        1954|        1955|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |SIGNAL_IN_TDATA_blk_n        |   9|          2|    1|          2|
    |SIGNAL_OUT_TDATA_blk_n       |   9|          2|    1|          2|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4      |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load      |   9|          2|   32|         64|
    |empty_17_fu_428              |   9|          2|   32|         64|
    |empty_18_fu_432              |   9|          2|   32|         64|
    |empty_19_fu_436              |   9|          2|   32|         64|
    |empty_20_fu_440              |   9|          2|   32|         64|
    |empty_21_fu_444              |   9|          2|   32|         64|
    |empty_22_fu_448              |   9|          2|   32|         64|
    |empty_23_fu_452              |   9|          2|   32|         64|
    |empty_24_fu_456              |   9|          2|   32|         64|
    |empty_25_fu_460              |   9|          2|   32|         64|
    |empty_26_fu_464              |   9|          2|   32|         64|
    |empty_27_fu_468              |   9|          2|   32|         64|
    |empty_28_fu_472              |   9|          2|   32|         64|
    |empty_29_fu_476              |   9|          2|   32|         64|
    |empty_30_fu_480              |   9|          2|   32|         64|
    |empty_31_fu_484              |   9|          2|   32|         64|
    |empty_32_fu_488              |   9|          2|   32|         64|
    |empty_33_fu_492              |   9|          2|   32|         64|
    |empty_34_fu_496              |   9|          2|   32|         64|
    |empty_35_fu_500              |   9|          2|   32|         64|
    |empty_36_fu_504              |   9|          2|   32|         64|
    |empty_37_fu_512              |   9|          2|   32|         64|
    |empty_38_fu_516              |   9|          2|   32|         64|
    |empty_39_fu_520              |   9|          2|   32|         64|
    |empty_40_fu_524              |   9|          2|   32|         64|
    |empty_41_fu_528              |   9|          2|   32|         64|
    |empty_42_fu_532              |   9|          2|   32|         64|
    |empty_43_fu_536              |   9|          2|   32|         64|
    |empty_44_fu_540              |   9|          2|   32|         64|
    |empty_45_fu_544              |   9|          2|   32|         64|
    |empty_46_fu_548              |   9|          2|   32|         64|
    |empty_47_fu_552              |   9|          2|   32|         64|
    |empty_48_fu_556              |   9|          2|   32|         64|
    |empty_49_fu_560              |   9|          2|   32|         64|
    |empty_50_fu_564              |   9|          2|   32|         64|
    |empty_51_fu_568              |   9|          2|   32|         64|
    |empty_52_fu_572              |   9|          2|   32|         64|
    |empty_53_fu_576              |   9|          2|   32|         64|
    |empty_54_fu_580              |   9|          2|   32|         64|
    |empty_55_fu_588              |   9|          2|   32|         64|
    |empty_56_fu_592              |   9|          2|   32|         64|
    |empty_57_fu_596              |   9|          2|   32|         64|
    |empty_58_fu_600              |   9|          2|   32|         64|
    |empty_59_fu_604              |   9|          2|   32|         64|
    |empty_60_fu_608              |   9|          2|   32|         64|
    |empty_61_fu_612              |   9|          2|   32|         64|
    |empty_62_fu_616              |   9|          2|   32|         64|
    |empty_63_fu_620              |   9|          2|   32|         64|
    |empty_64_fu_624              |   9|          2|   32|         64|
    |empty_65_fu_628              |   9|          2|   32|         64|
    |empty_66_fu_632              |   9|          2|   32|         64|
    |empty_67_fu_636              |   9|          2|   32|         64|
    |empty_68_fu_640              |   9|          2|   32|         64|
    |empty_69_fu_644              |   9|          2|   32|         64|
    |empty_70_fu_648              |   9|          2|   32|         64|
    |empty_71_fu_652              |   9|          2|   32|         64|
    |empty_72_fu_656              |   9|          2|   32|         64|
    |empty_73_fu_660              |   9|          2|   32|         64|
    |empty_fu_424                 |   9|          2|   32|         64|
    |lowfreq_accumulate_2_fu_584  |   9|          2|   32|         64|
    |tmp_data_V_fu_508            |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 594|        132| 1957|       3914|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |add_ln69_reg_4343                            |  32|   0|   32|          0|
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg             |   1|   0|    1|          0|
    |empty_17_fu_428                              |  32|   0|   32|          0|
    |empty_18_fu_432                              |  32|   0|   32|          0|
    |empty_19_fu_436                              |  32|   0|   32|          0|
    |empty_20_fu_440                              |  32|   0|   32|          0|
    |empty_21_fu_444                              |  32|   0|   32|          0|
    |empty_22_fu_448                              |  32|   0|   32|          0|
    |empty_23_fu_452                              |  32|   0|   32|          0|
    |empty_24_fu_456                              |  32|   0|   32|          0|
    |empty_25_fu_460                              |  32|   0|   32|          0|
    |empty_26_fu_464                              |  32|   0|   32|          0|
    |empty_27_fu_468                              |  32|   0|   32|          0|
    |empty_28_fu_472                              |  32|   0|   32|          0|
    |empty_29_fu_476                              |  32|   0|   32|          0|
    |empty_30_fu_480                              |  32|   0|   32|          0|
    |empty_31_fu_484                              |  32|   0|   32|          0|
    |empty_32_fu_488                              |  32|   0|   32|          0|
    |empty_33_fu_492                              |  32|   0|   32|          0|
    |empty_34_fu_496                              |  32|   0|   32|          0|
    |empty_35_fu_500                              |  32|   0|   32|          0|
    |empty_36_fu_504                              |  32|   0|   32|          0|
    |empty_37_fu_512                              |  32|   0|   32|          0|
    |empty_38_fu_516                              |  32|   0|   32|          0|
    |empty_39_fu_520                              |  32|   0|   32|          0|
    |empty_40_fu_524                              |  32|   0|   32|          0|
    |empty_41_fu_528                              |  32|   0|   32|          0|
    |empty_42_fu_532                              |  32|   0|   32|          0|
    |empty_43_fu_536                              |  32|   0|   32|          0|
    |empty_44_fu_540                              |  32|   0|   32|          0|
    |empty_45_fu_544                              |  32|   0|   32|          0|
    |empty_46_fu_548                              |  32|   0|   32|          0|
    |empty_47_fu_552                              |  32|   0|   32|          0|
    |empty_48_fu_556                              |  32|   0|   32|          0|
    |empty_49_fu_560                              |  32|   0|   32|          0|
    |empty_50_fu_564                              |  32|   0|   32|          0|
    |empty_51_fu_568                              |  32|   0|   32|          0|
    |empty_52_fu_572                              |  32|   0|   32|          0|
    |empty_53_fu_576                              |  32|   0|   32|          0|
    |empty_54_fu_580                              |  32|   0|   32|          0|
    |empty_55_fu_588                              |  32|   0|   32|          0|
    |empty_56_fu_592                              |  32|   0|   32|          0|
    |empty_57_fu_596                              |  32|   0|   32|          0|
    |empty_58_fu_600                              |  32|   0|   32|          0|
    |empty_59_fu_604                              |  32|   0|   32|          0|
    |empty_60_fu_608                              |  32|   0|   32|          0|
    |empty_61_fu_612                              |  32|   0|   32|          0|
    |empty_62_fu_616                              |  32|   0|   32|          0|
    |empty_63_fu_620                              |  32|   0|   32|          0|
    |empty_64_fu_624                              |  32|   0|   32|          0|
    |empty_65_fu_628                              |  32|   0|   32|          0|
    |empty_66_fu_632                              |  32|   0|   32|          0|
    |empty_67_fu_636                              |  32|   0|   32|          0|
    |empty_68_fu_640                              |  32|   0|   32|          0|
    |empty_69_fu_644                              |  32|   0|   32|          0|
    |empty_70_fu_648                              |  32|   0|   32|          0|
    |empty_71_fu_652                              |  32|   0|   32|          0|
    |empty_72_fu_656                              |  32|   0|   32|          0|
    |empty_73_fu_660                              |  32|   0|   32|          0|
    |empty_fu_424                                 |  32|   0|   32|          0|
    |lowfreq_accumulate_2_fu_584                  |  32|   0|   32|          0|
    |lowfreq_accumulate_2_load_reg_4333           |  32|   0|   32|          0|
    |lowfreq_accumulate_3_reg_4236                |  32|   0|   32|          0|
    |lowfreq_accumulate_3_reg_4236_pp0_iter2_reg  |  32|   0|   32|          0|
    |midfreq_accumulate_1_reg_4338                |  32|   0|   32|          0|
    |p_load218_reg_4328                           |  32|   0|   32|          0|
    |p_load219_reg_4323                           |  32|   0|   32|          0|
    |p_load220_reg_4318                           |  32|   0|   32|          0|
    |p_load221_reg_4313                           |  32|   0|   32|          0|
    |p_load222_reg_4308                           |  32|   0|   32|          0|
    |p_load223_reg_4303                           |  32|   0|   32|          0|
    |p_load224_reg_4298                           |  32|   0|   32|          0|
    |p_load225_reg_4293                           |  32|   0|   32|          0|
    |p_load226_reg_4288                           |  32|   0|   32|          0|
    |p_load227_reg_4283                           |  32|   0|   32|          0|
    |p_load228_reg_4278                           |  32|   0|   32|          0|
    |p_load229_reg_4273                           |  32|   0|   32|          0|
    |p_load230_reg_4268                           |  32|   0|   32|          0|
    |p_load231_reg_4263                           |  32|   0|   32|          0|
    |p_load232_reg_4258                           |  32|   0|   32|          0|
    |p_load233_reg_4253                           |  32|   0|   32|          0|
    |p_load234_reg_4248                           |  32|   0|   32|          0|
    |p_load235_reg_4243                           |  32|   0|   32|          0|
    |p_load237_reg_4191                           |  32|   0|   32|          0|
    |p_load237_reg_4191_pp0_iter2_reg             |  32|   0|   32|          0|
    |p_load238_reg_4186                           |  32|   0|   32|          0|
    |p_load238_reg_4186_pp0_iter2_reg             |  32|   0|   32|          0|
    |p_load239_reg_4181                           |  32|   0|   32|          0|
    |p_load239_reg_4181_pp0_iter2_reg             |  32|   0|   32|          0|
    |p_load240_reg_4176                           |  32|   0|   32|          0|
    |p_load240_reg_4176_pp0_iter2_reg             |  32|   0|   32|          0|
    |p_load241_reg_4171                           |  32|   0|   32|          0|
    |p_load241_reg_4171_pp0_iter2_reg             |  32|   0|   32|          0|
    |p_load242_reg_4166                           |  32|   0|   32|          0|
    |p_load242_reg_4166_pp0_iter2_reg             |  32|   0|   32|          0|
    |p_load243_reg_4161                           |  32|   0|   32|          0|
    |p_load243_reg_4161_pp0_iter2_reg             |  32|   0|   32|          0|
    |p_load244_reg_4156                           |  32|   0|   32|          0|
    |p_load244_reg_4156_pp0_iter2_reg             |  32|   0|   32|          0|
    |p_load245_reg_4151                           |  32|   0|   32|          0|
    |p_load245_reg_4151_pp0_iter2_reg             |  32|   0|   32|          0|
    |p_load246_reg_4146                           |  32|   0|   32|          0|
    |p_load246_reg_4146_pp0_iter2_reg             |  32|   0|   32|          0|
    |p_load247_reg_4141                           |  32|   0|   32|          0|
    |p_load247_reg_4141_pp0_iter2_reg             |  32|   0|   32|          0|
    |p_load248_reg_4136                           |  32|   0|   32|          0|
    |p_load248_reg_4136_pp0_iter2_reg             |  32|   0|   32|          0|
    |p_load249_reg_4131                           |  32|   0|   32|          0|
    |p_load249_reg_4131_pp0_iter2_reg             |  32|   0|   32|          0|
    |p_load250_reg_4126                           |  32|   0|   32|          0|
    |p_load250_reg_4126_pp0_iter2_reg             |  32|   0|   32|          0|
    |p_load251_reg_4121                           |  32|   0|   32|          0|
    |p_load251_reg_4121_pp0_iter2_reg             |  32|   0|   32|          0|
    |p_load252_reg_4116                           |  32|   0|   32|          0|
    |p_load252_reg_4116_pp0_iter2_reg             |  32|   0|   32|          0|
    |p_load253_reg_4111                           |  32|   0|   32|          0|
    |p_load253_reg_4111_pp0_iter2_reg             |  32|   0|   32|          0|
    |p_load254_reg_4106                           |  32|   0|   32|          0|
    |p_load254_reg_4106_pp0_iter2_reg             |  32|   0|   32|          0|
    |tmp_data_V_1_reg_4201                        |  32|   0|   32|          0|
    |tmp_data_V_1_reg_4201_pp0_iter2_reg          |  32|   0|   32|          0|
    |tmp_data_V_fu_508                            |  32|   0|   32|          0|
    |tmp_data_V_load_reg_4196                     |  32|   0|   32|          0|
    |tmp_data_V_load_reg_4196_pp0_iter2_reg       |  32|   0|   32|          0|
    |tmp_dest_V_reg_4231                          |   1|   0|    1|          0|
    |tmp_dest_V_reg_4231_pp0_iter2_reg            |   1|   0|    1|          0|
    |tmp_id_V_reg_4226                            |   1|   0|    1|          0|
    |tmp_id_V_reg_4226_pp0_iter2_reg              |   1|   0|    1|          0|
    |tmp_keep_V_reg_4206                          |   4|   0|    4|          0|
    |tmp_keep_V_reg_4206_pp0_iter2_reg            |   4|   0|    4|          0|
    |tmp_last_V_reg_4221                          |   1|   0|    1|          0|
    |tmp_last_V_reg_4221_pp0_iter2_reg            |   1|   0|    1|          0|
    |tmp_strb_V_reg_4211                          |   4|   0|    4|          0|
    |tmp_strb_V_reg_4211_pp0_iter2_reg            |   4|   0|    4|          0|
    |tmp_user_V_reg_4216                          |   1|   0|    1|          0|
    |tmp_user_V_reg_4216_pp0_iter2_reg            |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |3968|   0| 3968|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_FILTER_LOOP|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_FILTER_LOOP|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_FILTER_LOOP|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_FILTER_LOOP|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_FILTER_LOOP|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_FILTER_LOOP|  return value|
|SIGNAL_IN_TVALID                 |   in|    1|        axis|              SIGNAL_IN_V_data_V|       pointer|
|SIGNAL_IN_TDATA                  |   in|   32|        axis|              SIGNAL_IN_V_data_V|       pointer|
|SIGNAL_OUT_TREADY                |   in|    1|        axis|             SIGNAL_OUT_V_data_V|       pointer|
|SIGNAL_OUT_TDATA                 |  out|   32|        axis|             SIGNAL_OUT_V_data_V|       pointer|
|highfreq_shift_reg_0_load        |   in|   32|     ap_none|       highfreq_shift_reg_0_load|        scalar|
|highfreq_shift_reg_1_load        |   in|   32|     ap_none|       highfreq_shift_reg_1_load|        scalar|
|highfreq_shift_reg_2_load        |   in|   32|     ap_none|       highfreq_shift_reg_2_load|        scalar|
|highfreq_shift_reg_3_load        |   in|   32|     ap_none|       highfreq_shift_reg_3_load|        scalar|
|highfreq_shift_reg_4_load        |   in|   32|     ap_none|       highfreq_shift_reg_4_load|        scalar|
|highfreq_shift_reg_5_load        |   in|   32|     ap_none|       highfreq_shift_reg_5_load|        scalar|
|highfreq_shift_reg_6_load        |   in|   32|     ap_none|       highfreq_shift_reg_6_load|        scalar|
|highfreq_shift_reg_7_load        |   in|   32|     ap_none|       highfreq_shift_reg_7_load|        scalar|
|highfreq_shift_reg_8_load        |   in|   32|     ap_none|       highfreq_shift_reg_8_load|        scalar|
|highfreq_shift_reg_9_load        |   in|   32|     ap_none|       highfreq_shift_reg_9_load|        scalar|
|highfreq_shift_reg_10_load       |   in|   32|     ap_none|      highfreq_shift_reg_10_load|        scalar|
|highfreq_shift_reg_11_load       |   in|   32|     ap_none|      highfreq_shift_reg_11_load|        scalar|
|highfreq_shift_reg_12_load       |   in|   32|     ap_none|      highfreq_shift_reg_12_load|        scalar|
|highfreq_shift_reg_13_load       |   in|   32|     ap_none|      highfreq_shift_reg_13_load|        scalar|
|highfreq_shift_reg_14_load       |   in|   32|     ap_none|      highfreq_shift_reg_14_load|        scalar|
|highfreq_shift_reg_15_load       |   in|   32|     ap_none|      highfreq_shift_reg_15_load|        scalar|
|highfreq_shift_reg_16_load       |   in|   32|     ap_none|      highfreq_shift_reg_16_load|        scalar|
|highfreq_shift_reg_17_load       |   in|   32|     ap_none|      highfreq_shift_reg_17_load|        scalar|
|highfreq_shift_reg_18_load       |   in|   32|     ap_none|      highfreq_shift_reg_18_load|        scalar|
|highfreq_shift_reg_19_load       |   in|   32|     ap_none|      highfreq_shift_reg_19_load|        scalar|
|midfreq_shift_reg_0_load         |   in|   32|     ap_none|        midfreq_shift_reg_0_load|        scalar|
|midfreq_shift_reg_1_load         |   in|   32|     ap_none|        midfreq_shift_reg_1_load|        scalar|
|midfreq_shift_reg_2_load         |   in|   32|     ap_none|        midfreq_shift_reg_2_load|        scalar|
|midfreq_shift_reg_3_load         |   in|   32|     ap_none|        midfreq_shift_reg_3_load|        scalar|
|midfreq_shift_reg_4_load         |   in|   32|     ap_none|        midfreq_shift_reg_4_load|        scalar|
|midfreq_shift_reg_5_load         |   in|   32|     ap_none|        midfreq_shift_reg_5_load|        scalar|
|midfreq_shift_reg_6_load         |   in|   32|     ap_none|        midfreq_shift_reg_6_load|        scalar|
|midfreq_shift_reg_7_load         |   in|   32|     ap_none|        midfreq_shift_reg_7_load|        scalar|
|midfreq_shift_reg_8_load         |   in|   32|     ap_none|        midfreq_shift_reg_8_load|        scalar|
|midfreq_shift_reg_9_load         |   in|   32|     ap_none|        midfreq_shift_reg_9_load|        scalar|
|midfreq_shift_reg_10_load        |   in|   32|     ap_none|       midfreq_shift_reg_10_load|        scalar|
|midfreq_shift_reg_11_load        |   in|   32|     ap_none|       midfreq_shift_reg_11_load|        scalar|
|midfreq_shift_reg_12_load        |   in|   32|     ap_none|       midfreq_shift_reg_12_load|        scalar|
|midfreq_shift_reg_13_load        |   in|   32|     ap_none|       midfreq_shift_reg_13_load|        scalar|
|midfreq_shift_reg_14_load        |   in|   32|     ap_none|       midfreq_shift_reg_14_load|        scalar|
|midfreq_shift_reg_15_load        |   in|   32|     ap_none|       midfreq_shift_reg_15_load|        scalar|
|midfreq_shift_reg_16_load        |   in|   32|     ap_none|       midfreq_shift_reg_16_load|        scalar|
|midfreq_shift_reg_17_load        |   in|   32|     ap_none|       midfreq_shift_reg_17_load|        scalar|
|midfreq_shift_reg_18_load        |   in|   32|     ap_none|       midfreq_shift_reg_18_load|        scalar|
|midfreq_shift_reg_19_load        |   in|   32|     ap_none|       midfreq_shift_reg_19_load|        scalar|
|lowfreq_shift_reg_0_load         |   in|   32|     ap_none|        lowfreq_shift_reg_0_load|        scalar|
|lowfreq_shift_reg_1_load         |   in|   32|     ap_none|        lowfreq_shift_reg_1_load|        scalar|
|lowfreq_shift_reg_2_load         |   in|   32|     ap_none|        lowfreq_shift_reg_2_load|        scalar|
|lowfreq_shift_reg_3_load         |   in|   32|     ap_none|        lowfreq_shift_reg_3_load|        scalar|
|lowfreq_shift_reg_4_load         |   in|   32|     ap_none|        lowfreq_shift_reg_4_load|        scalar|
|lowfreq_shift_reg_5_load         |   in|   32|     ap_none|        lowfreq_shift_reg_5_load|        scalar|
|lowfreq_shift_reg_6_load         |   in|   32|     ap_none|        lowfreq_shift_reg_6_load|        scalar|
|lowfreq_shift_reg_7_load         |   in|   32|     ap_none|        lowfreq_shift_reg_7_load|        scalar|
|lowfreq_shift_reg_8_load         |   in|   32|     ap_none|        lowfreq_shift_reg_8_load|        scalar|
|lowfreq_shift_reg_9_load         |   in|   32|     ap_none|        lowfreq_shift_reg_9_load|        scalar|
|lowfreq_shift_reg_10_load        |   in|   32|     ap_none|       lowfreq_shift_reg_10_load|        scalar|
|lowfreq_shift_reg_11_load        |   in|   32|     ap_none|       lowfreq_shift_reg_11_load|        scalar|
|lowfreq_shift_reg_12_load        |   in|   32|     ap_none|       lowfreq_shift_reg_12_load|        scalar|
|lowfreq_shift_reg_13_load        |   in|   32|     ap_none|       lowfreq_shift_reg_13_load|        scalar|
|lowfreq_shift_reg_14_load        |   in|   32|     ap_none|       lowfreq_shift_reg_14_load|        scalar|
|lowfreq_shift_reg_15_load        |   in|   32|     ap_none|       lowfreq_shift_reg_15_load|        scalar|
|lowfreq_shift_reg_16_load        |   in|   32|     ap_none|       lowfreq_shift_reg_16_load|        scalar|
|lowfreq_shift_reg_17_load        |   in|   32|     ap_none|       lowfreq_shift_reg_17_load|        scalar|
|lowfreq_shift_reg_18_load        |   in|   32|     ap_none|       lowfreq_shift_reg_18_load|        scalar|
|lowfreq_shift_reg_19_load        |   in|   32|     ap_none|       lowfreq_shift_reg_19_load|        scalar|
|SIGNAL_IN_TREADY                 |  out|    1|        axis|              SIGNAL_IN_V_dest_V|       pointer|
|SIGNAL_IN_TDEST                  |   in|    1|        axis|              SIGNAL_IN_V_dest_V|       pointer|
|SIGNAL_IN_TKEEP                  |   in|    4|        axis|              SIGNAL_IN_V_keep_V|       pointer|
|SIGNAL_IN_TSTRB                  |   in|    4|        axis|              SIGNAL_IN_V_strb_V|       pointer|
|SIGNAL_IN_TUSER                  |   in|    1|        axis|              SIGNAL_IN_V_user_V|       pointer|
|SIGNAL_IN_TLAST                  |   in|    1|        axis|              SIGNAL_IN_V_last_V|       pointer|
|SIGNAL_IN_TID                    |   in|    1|        axis|                SIGNAL_IN_V_id_V|       pointer|
|gmem_addr_read_20                |   in|   32|     ap_none|               gmem_addr_read_20|        scalar|
|gmem_addr_read_19                |   in|   32|     ap_none|               gmem_addr_read_19|        scalar|
|gmem_addr_read_18                |   in|   32|     ap_none|               gmem_addr_read_18|        scalar|
|gmem_addr_read_17                |   in|   32|     ap_none|               gmem_addr_read_17|        scalar|
|gmem_addr_read_16                |   in|   32|     ap_none|               gmem_addr_read_16|        scalar|
|gmem_addr_read_15                |   in|   32|     ap_none|               gmem_addr_read_15|        scalar|
|gmem_addr_read_14                |   in|   32|     ap_none|               gmem_addr_read_14|        scalar|
|gmem_addr_read_13                |   in|   32|     ap_none|               gmem_addr_read_13|        scalar|
|gmem_addr_read_12                |   in|   32|     ap_none|               gmem_addr_read_12|        scalar|
|gmem_addr_read_11                |   in|   32|     ap_none|               gmem_addr_read_11|        scalar|
|gmem_addr_read_10                |   in|   32|     ap_none|               gmem_addr_read_10|        scalar|
|gmem_addr_read_9                 |   in|   32|     ap_none|                gmem_addr_read_9|        scalar|
|gmem_addr_read_8                 |   in|   32|     ap_none|                gmem_addr_read_8|        scalar|
|gmem_addr_read_7                 |   in|   32|     ap_none|                gmem_addr_read_7|        scalar|
|gmem_addr_read_6                 |   in|   32|     ap_none|                gmem_addr_read_6|        scalar|
|gmem_addr_read_5                 |   in|   32|     ap_none|                gmem_addr_read_5|        scalar|
|gmem_addr_read_4                 |   in|   32|     ap_none|                gmem_addr_read_4|        scalar|
|gmem_addr_read_3                 |   in|   32|     ap_none|                gmem_addr_read_3|        scalar|
|gmem_addr_read_2                 |   in|   32|     ap_none|                gmem_addr_read_2|        scalar|
|gmem_addr_read_1                 |   in|   32|     ap_none|                gmem_addr_read_1|        scalar|
|gmem_addr_read                   |   in|   32|     ap_none|                  gmem_addr_read|        scalar|
|gmem_addr_read_41                |   in|   32|     ap_none|               gmem_addr_read_41|        scalar|
|gmem_addr_read_40                |   in|   32|     ap_none|               gmem_addr_read_40|        scalar|
|gmem_addr_read_39                |   in|   32|     ap_none|               gmem_addr_read_39|        scalar|
|gmem_addr_read_38                |   in|   32|     ap_none|               gmem_addr_read_38|        scalar|
|gmem_addr_read_37                |   in|   32|     ap_none|               gmem_addr_read_37|        scalar|
|gmem_addr_read_36                |   in|   32|     ap_none|               gmem_addr_read_36|        scalar|
|gmem_addr_read_35                |   in|   32|     ap_none|               gmem_addr_read_35|        scalar|
|gmem_addr_read_34                |   in|   32|     ap_none|               gmem_addr_read_34|        scalar|
|gmem_addr_read_33                |   in|   32|     ap_none|               gmem_addr_read_33|        scalar|
|gmem_addr_read_32                |   in|   32|     ap_none|               gmem_addr_read_32|        scalar|
|gmem_addr_read_31                |   in|   32|     ap_none|               gmem_addr_read_31|        scalar|
|gmem_addr_read_30                |   in|   32|     ap_none|               gmem_addr_read_30|        scalar|
|gmem_addr_read_29                |   in|   32|     ap_none|               gmem_addr_read_29|        scalar|
|gmem_addr_read_28                |   in|   32|     ap_none|               gmem_addr_read_28|        scalar|
|gmem_addr_read_27                |   in|   32|     ap_none|               gmem_addr_read_27|        scalar|
|gmem_addr_read_26                |   in|   32|     ap_none|               gmem_addr_read_26|        scalar|
|gmem_addr_read_25                |   in|   32|     ap_none|               gmem_addr_read_25|        scalar|
|gmem_addr_read_24                |   in|   32|     ap_none|               gmem_addr_read_24|        scalar|
|gmem_addr_read_23                |   in|   32|     ap_none|               gmem_addr_read_23|        scalar|
|gmem_addr_read_22                |   in|   32|     ap_none|               gmem_addr_read_22|        scalar|
|gmem_addr_read_21                |   in|   32|     ap_none|               gmem_addr_read_21|        scalar|
|gmem_addr_read_62                |   in|   32|     ap_none|               gmem_addr_read_62|        scalar|
|gmem_addr_read_61                |   in|   32|     ap_none|               gmem_addr_read_61|        scalar|
|gmem_addr_read_60                |   in|   32|     ap_none|               gmem_addr_read_60|        scalar|
|gmem_addr_read_59                |   in|   32|     ap_none|               gmem_addr_read_59|        scalar|
|gmem_addr_read_58                |   in|   32|     ap_none|               gmem_addr_read_58|        scalar|
|gmem_addr_read_57                |   in|   32|     ap_none|               gmem_addr_read_57|        scalar|
|gmem_addr_read_56                |   in|   32|     ap_none|               gmem_addr_read_56|        scalar|
|gmem_addr_read_55                |   in|   32|     ap_none|               gmem_addr_read_55|        scalar|
|gmem_addr_read_54                |   in|   32|     ap_none|               gmem_addr_read_54|        scalar|
|gmem_addr_read_53                |   in|   32|     ap_none|               gmem_addr_read_53|        scalar|
|gmem_addr_read_52                |   in|   32|     ap_none|               gmem_addr_read_52|        scalar|
|gmem_addr_read_51                |   in|   32|     ap_none|               gmem_addr_read_51|        scalar|
|gmem_addr_read_50                |   in|   32|     ap_none|               gmem_addr_read_50|        scalar|
|gmem_addr_read_49                |   in|   32|     ap_none|               gmem_addr_read_49|        scalar|
|gmem_addr_read_48                |   in|   32|     ap_none|               gmem_addr_read_48|        scalar|
|gmem_addr_read_47                |   in|   32|     ap_none|               gmem_addr_read_47|        scalar|
|gmem_addr_read_46                |   in|   32|     ap_none|               gmem_addr_read_46|        scalar|
|gmem_addr_read_45                |   in|   32|     ap_none|               gmem_addr_read_45|        scalar|
|gmem_addr_read_44                |   in|   32|     ap_none|               gmem_addr_read_44|        scalar|
|gmem_addr_read_43                |   in|   32|     ap_none|               gmem_addr_read_43|        scalar|
|gmem_addr_read_42                |   in|   32|     ap_none|               gmem_addr_read_42|        scalar|
|SIGNAL_OUT_TVALID                |  out|    1|        axis|             SIGNAL_OUT_V_dest_V|       pointer|
|SIGNAL_OUT_TDEST                 |  out|    1|        axis|             SIGNAL_OUT_V_dest_V|       pointer|
|SIGNAL_OUT_TKEEP                 |  out|    4|        axis|             SIGNAL_OUT_V_keep_V|       pointer|
|SIGNAL_OUT_TSTRB                 |  out|    4|        axis|             SIGNAL_OUT_V_strb_V|       pointer|
|SIGNAL_OUT_TUSER                 |  out|    1|        axis|             SIGNAL_OUT_V_user_V|       pointer|
|SIGNAL_OUT_TLAST                 |  out|    1|        axis|             SIGNAL_OUT_V_last_V|       pointer|
|SIGNAL_OUT_TID                   |  out|    1|        axis|               SIGNAL_OUT_V_id_V|       pointer|
|p_out                            |  out|   32|      ap_vld|                           p_out|       pointer|
|p_out_ap_vld                     |  out|    1|      ap_vld|                           p_out|       pointer|
|p_out1                           |  out|   32|      ap_vld|                          p_out1|       pointer|
|p_out1_ap_vld                    |  out|    1|      ap_vld|                          p_out1|       pointer|
|p_out2                           |  out|   32|      ap_vld|                          p_out2|       pointer|
|p_out2_ap_vld                    |  out|    1|      ap_vld|                          p_out2|       pointer|
|p_out3                           |  out|   32|      ap_vld|                          p_out3|       pointer|
|p_out3_ap_vld                    |  out|    1|      ap_vld|                          p_out3|       pointer|
|p_out4                           |  out|   32|      ap_vld|                          p_out4|       pointer|
|p_out4_ap_vld                    |  out|    1|      ap_vld|                          p_out4|       pointer|
|p_out5                           |  out|   32|      ap_vld|                          p_out5|       pointer|
|p_out5_ap_vld                    |  out|    1|      ap_vld|                          p_out5|       pointer|
|p_out6                           |  out|   32|      ap_vld|                          p_out6|       pointer|
|p_out6_ap_vld                    |  out|    1|      ap_vld|                          p_out6|       pointer|
|p_out7                           |  out|   32|      ap_vld|                          p_out7|       pointer|
|p_out7_ap_vld                    |  out|    1|      ap_vld|                          p_out7|       pointer|
|p_out8                           |  out|   32|      ap_vld|                          p_out8|       pointer|
|p_out8_ap_vld                    |  out|    1|      ap_vld|                          p_out8|       pointer|
|p_out9                           |  out|   32|      ap_vld|                          p_out9|       pointer|
|p_out9_ap_vld                    |  out|    1|      ap_vld|                          p_out9|       pointer|
|p_out10                          |  out|   32|      ap_vld|                         p_out10|       pointer|
|p_out10_ap_vld                   |  out|    1|      ap_vld|                         p_out10|       pointer|
|p_out11                          |  out|   32|      ap_vld|                         p_out11|       pointer|
|p_out11_ap_vld                   |  out|    1|      ap_vld|                         p_out11|       pointer|
|p_out12                          |  out|   32|      ap_vld|                         p_out12|       pointer|
|p_out12_ap_vld                   |  out|    1|      ap_vld|                         p_out12|       pointer|
|p_out13                          |  out|   32|      ap_vld|                         p_out13|       pointer|
|p_out13_ap_vld                   |  out|    1|      ap_vld|                         p_out13|       pointer|
|p_out14                          |  out|   32|      ap_vld|                         p_out14|       pointer|
|p_out14_ap_vld                   |  out|    1|      ap_vld|                         p_out14|       pointer|
|p_out15                          |  out|   32|      ap_vld|                         p_out15|       pointer|
|p_out15_ap_vld                   |  out|    1|      ap_vld|                         p_out15|       pointer|
|p_out16                          |  out|   32|      ap_vld|                         p_out16|       pointer|
|p_out16_ap_vld                   |  out|    1|      ap_vld|                         p_out16|       pointer|
|p_out17                          |  out|   32|      ap_vld|                         p_out17|       pointer|
|p_out17_ap_vld                   |  out|    1|      ap_vld|                         p_out17|       pointer|
|p_out18                          |  out|   32|      ap_vld|                         p_out18|       pointer|
|p_out18_ap_vld                   |  out|    1|      ap_vld|                         p_out18|       pointer|
|p_out19                          |  out|   32|      ap_vld|                         p_out19|       pointer|
|p_out19_ap_vld                   |  out|    1|      ap_vld|                         p_out19|       pointer|
|p_out20                          |  out|   32|      ap_vld|                         p_out20|       pointer|
|p_out20_ap_vld                   |  out|    1|      ap_vld|                         p_out20|       pointer|
|p_out21                          |  out|   32|      ap_vld|                         p_out21|       pointer|
|p_out21_ap_vld                   |  out|    1|      ap_vld|                         p_out21|       pointer|
|p_out22                          |  out|   32|      ap_vld|                         p_out22|       pointer|
|p_out22_ap_vld                   |  out|    1|      ap_vld|                         p_out22|       pointer|
|p_out23                          |  out|   32|      ap_vld|                         p_out23|       pointer|
|p_out23_ap_vld                   |  out|    1|      ap_vld|                         p_out23|       pointer|
|p_out24                          |  out|   32|      ap_vld|                         p_out24|       pointer|
|p_out24_ap_vld                   |  out|    1|      ap_vld|                         p_out24|       pointer|
|p_out25                          |  out|   32|      ap_vld|                         p_out25|       pointer|
|p_out25_ap_vld                   |  out|    1|      ap_vld|                         p_out25|       pointer|
|p_out26                          |  out|   32|      ap_vld|                         p_out26|       pointer|
|p_out26_ap_vld                   |  out|    1|      ap_vld|                         p_out26|       pointer|
|p_out27                          |  out|   32|      ap_vld|                         p_out27|       pointer|
|p_out27_ap_vld                   |  out|    1|      ap_vld|                         p_out27|       pointer|
|p_out28                          |  out|   32|      ap_vld|                         p_out28|       pointer|
|p_out28_ap_vld                   |  out|    1|      ap_vld|                         p_out28|       pointer|
|p_out29                          |  out|   32|      ap_vld|                         p_out29|       pointer|
|p_out29_ap_vld                   |  out|    1|      ap_vld|                         p_out29|       pointer|
|p_out30                          |  out|   32|      ap_vld|                         p_out30|       pointer|
|p_out30_ap_vld                   |  out|    1|      ap_vld|                         p_out30|       pointer|
|p_out31                          |  out|   32|      ap_vld|                         p_out31|       pointer|
|p_out31_ap_vld                   |  out|    1|      ap_vld|                         p_out31|       pointer|
|p_out32                          |  out|   32|      ap_vld|                         p_out32|       pointer|
|p_out32_ap_vld                   |  out|    1|      ap_vld|                         p_out32|       pointer|
|p_out33                          |  out|   32|      ap_vld|                         p_out33|       pointer|
|p_out33_ap_vld                   |  out|    1|      ap_vld|                         p_out33|       pointer|
|p_out34                          |  out|   32|      ap_vld|                         p_out34|       pointer|
|p_out34_ap_vld                   |  out|    1|      ap_vld|                         p_out34|       pointer|
|p_out35                          |  out|   32|      ap_vld|                         p_out35|       pointer|
|p_out35_ap_vld                   |  out|    1|      ap_vld|                         p_out35|       pointer|
|p_out36                          |  out|   32|      ap_vld|                         p_out36|       pointer|
|p_out36_ap_vld                   |  out|    1|      ap_vld|                         p_out36|       pointer|
|p_out37                          |  out|   32|      ap_vld|                         p_out37|       pointer|
|p_out37_ap_vld                   |  out|    1|      ap_vld|                         p_out37|       pointer|
|p_out38                          |  out|   32|      ap_vld|                         p_out38|       pointer|
|p_out38_ap_vld                   |  out|    1|      ap_vld|                         p_out38|       pointer|
|p_out39                          |  out|   32|      ap_vld|                         p_out39|       pointer|
|p_out39_ap_vld                   |  out|    1|      ap_vld|                         p_out39|       pointer|
|p_out40                          |  out|   32|      ap_vld|                         p_out40|       pointer|
|p_out40_ap_vld                   |  out|    1|      ap_vld|                         p_out40|       pointer|
|p_out41                          |  out|   32|      ap_vld|                         p_out41|       pointer|
|p_out41_ap_vld                   |  out|    1|      ap_vld|                         p_out41|       pointer|
|p_out42                          |  out|   32|      ap_vld|                         p_out42|       pointer|
|p_out42_ap_vld                   |  out|    1|      ap_vld|                         p_out42|       pointer|
|p_out43                          |  out|   32|      ap_vld|                         p_out43|       pointer|
|p_out43_ap_vld                   |  out|    1|      ap_vld|                         p_out43|       pointer|
|p_out44                          |  out|   32|      ap_vld|                         p_out44|       pointer|
|p_out44_ap_vld                   |  out|    1|      ap_vld|                         p_out44|       pointer|
|p_out45                          |  out|   32|      ap_vld|                         p_out45|       pointer|
|p_out45_ap_vld                   |  out|    1|      ap_vld|                         p_out45|       pointer|
|p_out46                          |  out|   32|      ap_vld|                         p_out46|       pointer|
|p_out46_ap_vld                   |  out|    1|      ap_vld|                         p_out46|       pointer|
|p_out47                          |  out|   32|      ap_vld|                         p_out47|       pointer|
|p_out47_ap_vld                   |  out|    1|      ap_vld|                         p_out47|       pointer|
|p_out48                          |  out|   32|      ap_vld|                         p_out48|       pointer|
|p_out48_ap_vld                   |  out|    1|      ap_vld|                         p_out48|       pointer|
|p_out49                          |  out|   32|      ap_vld|                         p_out49|       pointer|
|p_out49_ap_vld                   |  out|    1|      ap_vld|                         p_out49|       pointer|
|p_out50                          |  out|   32|      ap_vld|                         p_out50|       pointer|
|p_out50_ap_vld                   |  out|    1|      ap_vld|                         p_out50|       pointer|
|p_out51                          |  out|   32|      ap_vld|                         p_out51|       pointer|
|p_out51_ap_vld                   |  out|    1|      ap_vld|                         p_out51|       pointer|
|p_out52                          |  out|   32|      ap_vld|                         p_out52|       pointer|
|p_out52_ap_vld                   |  out|    1|      ap_vld|                         p_out52|       pointer|
|p_out53                          |  out|   32|      ap_vld|                         p_out53|       pointer|
|p_out53_ap_vld                   |  out|    1|      ap_vld|                         p_out53|       pointer|
|p_out54                          |  out|   32|      ap_vld|                         p_out54|       pointer|
|p_out54_ap_vld                   |  out|    1|      ap_vld|                         p_out54|       pointer|
|p_out55                          |  out|   32|      ap_vld|                         p_out55|       pointer|
|p_out55_ap_vld                   |  out|    1|      ap_vld|                         p_out55|       pointer|
|p_out56                          |  out|   32|      ap_vld|                         p_out56|       pointer|
|p_out56_ap_vld                   |  out|    1|      ap_vld|                         p_out56|       pointer|
|tmp_data_V_out                   |  out|   32|      ap_vld|                  tmp_data_V_out|       pointer|
|tmp_data_V_out_ap_vld            |  out|    1|      ap_vld|                  tmp_data_V_out|       pointer|
|lowfreq_accumulate_1_out         |  out|   32|      ap_vld|        lowfreq_accumulate_1_out|       pointer|
|lowfreq_accumulate_1_out_ap_vld  |  out|    1|      ap_vld|        lowfreq_accumulate_1_out|       pointer|
|add_ln69_out                     |  out|   32|      ap_vld|                    add_ln69_out|       pointer|
|add_ln69_out_ap_vld              |  out|    1|      ap_vld|                    add_ln69_out|       pointer|
+---------------------------------+-----+-----+------------+--------------------------------+--------------+

