
RTOS_LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007094  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002cc  08007244  08007244  00008244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007510  08007510  00009014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007510  08007510  00008510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007518  08007518  00009014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007518  08007518  00008518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800751c  0800751c  0000851c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08007520  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009014  2**0
                  CONTENTS
 10 .bss          00005130  20000014  20000014  00009014  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20005144  20005144  00009014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009014  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b6c9  00000000  00000000  00009044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000039d2  00000000  00000000  0002470d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001620  00000000  00000000  000280e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000111b  00000000  00000000  00029700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025cb2  00000000  00000000  0002a81b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017fd5  00000000  00000000  000504cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e6099  00000000  00000000  000684a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014e53b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005e14  00000000  00000000  0014e580  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000052  00000000  00000000  00154394  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000014 	.word	0x20000014
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800722c 	.word	0x0800722c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000018 	.word	0x20000018
 80001ec:	0800722c 	.word	0x0800722c

080001f0 <__aeabi_uldivmod>:
 80001f0:	b953      	cbnz	r3, 8000208 <__aeabi_uldivmod+0x18>
 80001f2:	b94a      	cbnz	r2, 8000208 <__aeabi_uldivmod+0x18>
 80001f4:	2900      	cmp	r1, #0
 80001f6:	bf08      	it	eq
 80001f8:	2800      	cmpeq	r0, #0
 80001fa:	bf1c      	itt	ne
 80001fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000200:	f04f 30ff 	movne.w	r0, #4294967295
 8000204:	f000 b988 	b.w	8000518 <__aeabi_idiv0>
 8000208:	f1ad 0c08 	sub.w	ip, sp, #8
 800020c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000210:	f000 f806 	bl	8000220 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <__udivmoddi4>:
 8000220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000224:	9d08      	ldr	r5, [sp, #32]
 8000226:	468e      	mov	lr, r1
 8000228:	4604      	mov	r4, r0
 800022a:	4688      	mov	r8, r1
 800022c:	2b00      	cmp	r3, #0
 800022e:	d14a      	bne.n	80002c6 <__udivmoddi4+0xa6>
 8000230:	428a      	cmp	r2, r1
 8000232:	4617      	mov	r7, r2
 8000234:	d962      	bls.n	80002fc <__udivmoddi4+0xdc>
 8000236:	fab2 f682 	clz	r6, r2
 800023a:	b14e      	cbz	r6, 8000250 <__udivmoddi4+0x30>
 800023c:	f1c6 0320 	rsb	r3, r6, #32
 8000240:	fa01 f806 	lsl.w	r8, r1, r6
 8000244:	fa20 f303 	lsr.w	r3, r0, r3
 8000248:	40b7      	lsls	r7, r6
 800024a:	ea43 0808 	orr.w	r8, r3, r8
 800024e:	40b4      	lsls	r4, r6
 8000250:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000254:	fa1f fc87 	uxth.w	ip, r7
 8000258:	fbb8 f1fe 	udiv	r1, r8, lr
 800025c:	0c23      	lsrs	r3, r4, #16
 800025e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000262:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000266:	fb01 f20c 	mul.w	r2, r1, ip
 800026a:	429a      	cmp	r2, r3
 800026c:	d909      	bls.n	8000282 <__udivmoddi4+0x62>
 800026e:	18fb      	adds	r3, r7, r3
 8000270:	f101 30ff 	add.w	r0, r1, #4294967295
 8000274:	f080 80ea 	bcs.w	800044c <__udivmoddi4+0x22c>
 8000278:	429a      	cmp	r2, r3
 800027a:	f240 80e7 	bls.w	800044c <__udivmoddi4+0x22c>
 800027e:	3902      	subs	r1, #2
 8000280:	443b      	add	r3, r7
 8000282:	1a9a      	subs	r2, r3, r2
 8000284:	b2a3      	uxth	r3, r4
 8000286:	fbb2 f0fe 	udiv	r0, r2, lr
 800028a:	fb0e 2210 	mls	r2, lr, r0, r2
 800028e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000292:	fb00 fc0c 	mul.w	ip, r0, ip
 8000296:	459c      	cmp	ip, r3
 8000298:	d909      	bls.n	80002ae <__udivmoddi4+0x8e>
 800029a:	18fb      	adds	r3, r7, r3
 800029c:	f100 32ff 	add.w	r2, r0, #4294967295
 80002a0:	f080 80d6 	bcs.w	8000450 <__udivmoddi4+0x230>
 80002a4:	459c      	cmp	ip, r3
 80002a6:	f240 80d3 	bls.w	8000450 <__udivmoddi4+0x230>
 80002aa:	443b      	add	r3, r7
 80002ac:	3802      	subs	r0, #2
 80002ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002b2:	eba3 030c 	sub.w	r3, r3, ip
 80002b6:	2100      	movs	r1, #0
 80002b8:	b11d      	cbz	r5, 80002c2 <__udivmoddi4+0xa2>
 80002ba:	40f3      	lsrs	r3, r6
 80002bc:	2200      	movs	r2, #0
 80002be:	e9c5 3200 	strd	r3, r2, [r5]
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d905      	bls.n	80002d6 <__udivmoddi4+0xb6>
 80002ca:	b10d      	cbz	r5, 80002d0 <__udivmoddi4+0xb0>
 80002cc:	e9c5 0100 	strd	r0, r1, [r5]
 80002d0:	2100      	movs	r1, #0
 80002d2:	4608      	mov	r0, r1
 80002d4:	e7f5      	b.n	80002c2 <__udivmoddi4+0xa2>
 80002d6:	fab3 f183 	clz	r1, r3
 80002da:	2900      	cmp	r1, #0
 80002dc:	d146      	bne.n	800036c <__udivmoddi4+0x14c>
 80002de:	4573      	cmp	r3, lr
 80002e0:	d302      	bcc.n	80002e8 <__udivmoddi4+0xc8>
 80002e2:	4282      	cmp	r2, r0
 80002e4:	f200 8105 	bhi.w	80004f2 <__udivmoddi4+0x2d2>
 80002e8:	1a84      	subs	r4, r0, r2
 80002ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ee:	2001      	movs	r0, #1
 80002f0:	4690      	mov	r8, r2
 80002f2:	2d00      	cmp	r5, #0
 80002f4:	d0e5      	beq.n	80002c2 <__udivmoddi4+0xa2>
 80002f6:	e9c5 4800 	strd	r4, r8, [r5]
 80002fa:	e7e2      	b.n	80002c2 <__udivmoddi4+0xa2>
 80002fc:	2a00      	cmp	r2, #0
 80002fe:	f000 8090 	beq.w	8000422 <__udivmoddi4+0x202>
 8000302:	fab2 f682 	clz	r6, r2
 8000306:	2e00      	cmp	r6, #0
 8000308:	f040 80a4 	bne.w	8000454 <__udivmoddi4+0x234>
 800030c:	1a8a      	subs	r2, r1, r2
 800030e:	0c03      	lsrs	r3, r0, #16
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	b280      	uxth	r0, r0
 8000316:	b2bc      	uxth	r4, r7
 8000318:	2101      	movs	r1, #1
 800031a:	fbb2 fcfe 	udiv	ip, r2, lr
 800031e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000322:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000326:	fb04 f20c 	mul.w	r2, r4, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d907      	bls.n	800033e <__udivmoddi4+0x11e>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000334:	d202      	bcs.n	800033c <__udivmoddi4+0x11c>
 8000336:	429a      	cmp	r2, r3
 8000338:	f200 80e0 	bhi.w	80004fc <__udivmoddi4+0x2dc>
 800033c:	46c4      	mov	ip, r8
 800033e:	1a9b      	subs	r3, r3, r2
 8000340:	fbb3 f2fe 	udiv	r2, r3, lr
 8000344:	fb0e 3312 	mls	r3, lr, r2, r3
 8000348:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800034c:	fb02 f404 	mul.w	r4, r2, r4
 8000350:	429c      	cmp	r4, r3
 8000352:	d907      	bls.n	8000364 <__udivmoddi4+0x144>
 8000354:	18fb      	adds	r3, r7, r3
 8000356:	f102 30ff 	add.w	r0, r2, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x142>
 800035c:	429c      	cmp	r4, r3
 800035e:	f200 80ca 	bhi.w	80004f6 <__udivmoddi4+0x2d6>
 8000362:	4602      	mov	r2, r0
 8000364:	1b1b      	subs	r3, r3, r4
 8000366:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800036a:	e7a5      	b.n	80002b8 <__udivmoddi4+0x98>
 800036c:	f1c1 0620 	rsb	r6, r1, #32
 8000370:	408b      	lsls	r3, r1
 8000372:	fa22 f706 	lsr.w	r7, r2, r6
 8000376:	431f      	orrs	r7, r3
 8000378:	fa0e f401 	lsl.w	r4, lr, r1
 800037c:	fa20 f306 	lsr.w	r3, r0, r6
 8000380:	fa2e fe06 	lsr.w	lr, lr, r6
 8000384:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000388:	4323      	orrs	r3, r4
 800038a:	fa00 f801 	lsl.w	r8, r0, r1
 800038e:	fa1f fc87 	uxth.w	ip, r7
 8000392:	fbbe f0f9 	udiv	r0, lr, r9
 8000396:	0c1c      	lsrs	r4, r3, #16
 8000398:	fb09 ee10 	mls	lr, r9, r0, lr
 800039c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003a4:	45a6      	cmp	lr, r4
 80003a6:	fa02 f201 	lsl.w	r2, r2, r1
 80003aa:	d909      	bls.n	80003c0 <__udivmoddi4+0x1a0>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80003b2:	f080 809c 	bcs.w	80004ee <__udivmoddi4+0x2ce>
 80003b6:	45a6      	cmp	lr, r4
 80003b8:	f240 8099 	bls.w	80004ee <__udivmoddi4+0x2ce>
 80003bc:	3802      	subs	r0, #2
 80003be:	443c      	add	r4, r7
 80003c0:	eba4 040e 	sub.w	r4, r4, lr
 80003c4:	fa1f fe83 	uxth.w	lr, r3
 80003c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003cc:	fb09 4413 	mls	r4, r9, r3, r4
 80003d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d8:	45a4      	cmp	ip, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x1ce>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f103 3eff 	add.w	lr, r3, #4294967295
 80003e2:	f080 8082 	bcs.w	80004ea <__udivmoddi4+0x2ca>
 80003e6:	45a4      	cmp	ip, r4
 80003e8:	d97f      	bls.n	80004ea <__udivmoddi4+0x2ca>
 80003ea:	3b02      	subs	r3, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003f2:	eba4 040c 	sub.w	r4, r4, ip
 80003f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003fa:	4564      	cmp	r4, ip
 80003fc:	4673      	mov	r3, lr
 80003fe:	46e1      	mov	r9, ip
 8000400:	d362      	bcc.n	80004c8 <__udivmoddi4+0x2a8>
 8000402:	d05f      	beq.n	80004c4 <__udivmoddi4+0x2a4>
 8000404:	b15d      	cbz	r5, 800041e <__udivmoddi4+0x1fe>
 8000406:	ebb8 0203 	subs.w	r2, r8, r3
 800040a:	eb64 0409 	sbc.w	r4, r4, r9
 800040e:	fa04 f606 	lsl.w	r6, r4, r6
 8000412:	fa22 f301 	lsr.w	r3, r2, r1
 8000416:	431e      	orrs	r6, r3
 8000418:	40cc      	lsrs	r4, r1
 800041a:	e9c5 6400 	strd	r6, r4, [r5]
 800041e:	2100      	movs	r1, #0
 8000420:	e74f      	b.n	80002c2 <__udivmoddi4+0xa2>
 8000422:	fbb1 fcf2 	udiv	ip, r1, r2
 8000426:	0c01      	lsrs	r1, r0, #16
 8000428:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800042c:	b280      	uxth	r0, r0
 800042e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000432:	463b      	mov	r3, r7
 8000434:	4638      	mov	r0, r7
 8000436:	463c      	mov	r4, r7
 8000438:	46b8      	mov	r8, r7
 800043a:	46be      	mov	lr, r7
 800043c:	2620      	movs	r6, #32
 800043e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000442:	eba2 0208 	sub.w	r2, r2, r8
 8000446:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800044a:	e766      	b.n	800031a <__udivmoddi4+0xfa>
 800044c:	4601      	mov	r1, r0
 800044e:	e718      	b.n	8000282 <__udivmoddi4+0x62>
 8000450:	4610      	mov	r0, r2
 8000452:	e72c      	b.n	80002ae <__udivmoddi4+0x8e>
 8000454:	f1c6 0220 	rsb	r2, r6, #32
 8000458:	fa2e f302 	lsr.w	r3, lr, r2
 800045c:	40b7      	lsls	r7, r6
 800045e:	40b1      	lsls	r1, r6
 8000460:	fa20 f202 	lsr.w	r2, r0, r2
 8000464:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000468:	430a      	orrs	r2, r1
 800046a:	fbb3 f8fe 	udiv	r8, r3, lr
 800046e:	b2bc      	uxth	r4, r7
 8000470:	fb0e 3318 	mls	r3, lr, r8, r3
 8000474:	0c11      	lsrs	r1, r2, #16
 8000476:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047a:	fb08 f904 	mul.w	r9, r8, r4
 800047e:	40b0      	lsls	r0, r6
 8000480:	4589      	cmp	r9, r1
 8000482:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000486:	b280      	uxth	r0, r0
 8000488:	d93e      	bls.n	8000508 <__udivmoddi4+0x2e8>
 800048a:	1879      	adds	r1, r7, r1
 800048c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000490:	d201      	bcs.n	8000496 <__udivmoddi4+0x276>
 8000492:	4589      	cmp	r9, r1
 8000494:	d81f      	bhi.n	80004d6 <__udivmoddi4+0x2b6>
 8000496:	eba1 0109 	sub.w	r1, r1, r9
 800049a:	fbb1 f9fe 	udiv	r9, r1, lr
 800049e:	fb09 f804 	mul.w	r8, r9, r4
 80004a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004a6:	b292      	uxth	r2, r2
 80004a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004ac:	4542      	cmp	r2, r8
 80004ae:	d229      	bcs.n	8000504 <__udivmoddi4+0x2e4>
 80004b0:	18ba      	adds	r2, r7, r2
 80004b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004b6:	d2c4      	bcs.n	8000442 <__udivmoddi4+0x222>
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d2c2      	bcs.n	8000442 <__udivmoddi4+0x222>
 80004bc:	f1a9 0102 	sub.w	r1, r9, #2
 80004c0:	443a      	add	r2, r7
 80004c2:	e7be      	b.n	8000442 <__udivmoddi4+0x222>
 80004c4:	45f0      	cmp	r8, lr
 80004c6:	d29d      	bcs.n	8000404 <__udivmoddi4+0x1e4>
 80004c8:	ebbe 0302 	subs.w	r3, lr, r2
 80004cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004d0:	3801      	subs	r0, #1
 80004d2:	46e1      	mov	r9, ip
 80004d4:	e796      	b.n	8000404 <__udivmoddi4+0x1e4>
 80004d6:	eba7 0909 	sub.w	r9, r7, r9
 80004da:	4449      	add	r1, r9
 80004dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e4:	fb09 f804 	mul.w	r8, r9, r4
 80004e8:	e7db      	b.n	80004a2 <__udivmoddi4+0x282>
 80004ea:	4673      	mov	r3, lr
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1ce>
 80004ee:	4650      	mov	r0, sl
 80004f0:	e766      	b.n	80003c0 <__udivmoddi4+0x1a0>
 80004f2:	4608      	mov	r0, r1
 80004f4:	e6fd      	b.n	80002f2 <__udivmoddi4+0xd2>
 80004f6:	443b      	add	r3, r7
 80004f8:	3a02      	subs	r2, #2
 80004fa:	e733      	b.n	8000364 <__udivmoddi4+0x144>
 80004fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000500:	443b      	add	r3, r7
 8000502:	e71c      	b.n	800033e <__udivmoddi4+0x11e>
 8000504:	4649      	mov	r1, r9
 8000506:	e79c      	b.n	8000442 <__udivmoddi4+0x222>
 8000508:	eba1 0109 	sub.w	r1, r1, r9
 800050c:	46c4      	mov	ip, r8
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fb09 f804 	mul.w	r8, r9, r4
 8000516:	e7c4      	b.n	80004a2 <__udivmoddi4+0x282>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 800051c:	b590      	push	{r4, r7, lr}
 800051e:	b089      	sub	sp, #36	@ 0x24
 8000520:	af02      	add	r7, sp, #8
 8000522:	4604      	mov	r4, r0
 8000524:	4608      	mov	r0, r1
 8000526:	4611      	mov	r1, r2
 8000528:	461a      	mov	r2, r3
 800052a:	4623      	mov	r3, r4
 800052c:	71fb      	strb	r3, [r7, #7]
 800052e:	4603      	mov	r3, r0
 8000530:	71bb      	strb	r3, [r7, #6]
 8000532:	460b      	mov	r3, r1
 8000534:	717b      	strb	r3, [r7, #5]
 8000536:	4613      	mov	r3, r2
 8000538:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 800053a:	79fb      	ldrb	r3, [r7, #7]
 800053c:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 800053e:	7dfb      	ldrb	r3, [r7, #23]
 8000540:	2b1f      	cmp	r3, #31
 8000542:	d802      	bhi.n	800054a <ILI9341_Draw_Char+0x2e>
        Character = 0;
 8000544:	2300      	movs	r3, #0
 8000546:	71fb      	strb	r3, [r7, #7]
 8000548:	e002      	b.n	8000550 <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 800054a:	7dfb      	ldrb	r3, [r7, #23]
 800054c:	3b20      	subs	r3, #32
 800054e:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8000550:	2300      	movs	r3, #0
 8000552:	753b      	strb	r3, [r7, #20]
 8000554:	e012      	b.n	800057c <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 8000556:	7dfa      	ldrb	r2, [r7, #23]
 8000558:	7d38      	ldrb	r0, [r7, #20]
 800055a:	7d39      	ldrb	r1, [r7, #20]
 800055c:	4c3b      	ldr	r4, [pc, #236]	@ (800064c <ILI9341_Draw_Char+0x130>)
 800055e:	4613      	mov	r3, r2
 8000560:	005b      	lsls	r3, r3, #1
 8000562:	4413      	add	r3, r2
 8000564:	005b      	lsls	r3, r3, #1
 8000566:	4423      	add	r3, r4
 8000568:	4403      	add	r3, r0
 800056a:	781a      	ldrb	r2, [r3, #0]
 800056c:	f101 0318 	add.w	r3, r1, #24
 8000570:	443b      	add	r3, r7
 8000572:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8000576:	7d3b      	ldrb	r3, [r7, #20]
 8000578:	3301      	adds	r3, #1
 800057a:	753b      	strb	r3, [r7, #20]
 800057c:	7d3b      	ldrb	r3, [r7, #20]
 800057e:	2b05      	cmp	r3, #5
 8000580:	d9e9      	bls.n	8000556 <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 8000582:	79bb      	ldrb	r3, [r7, #6]
 8000584:	b298      	uxth	r0, r3
 8000586:	797b      	ldrb	r3, [r7, #5]
 8000588:	b299      	uxth	r1, r3
 800058a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800058c:	461a      	mov	r2, r3
 800058e:	0052      	lsls	r2, r2, #1
 8000590:	4413      	add	r3, r2
 8000592:	005b      	lsls	r3, r3, #1
 8000594:	b29a      	uxth	r2, r3
 8000596:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000598:	00db      	lsls	r3, r3, #3
 800059a:	b29c      	uxth	r4, r3
 800059c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800059e:	9300      	str	r3, [sp, #0]
 80005a0:	4623      	mov	r3, r4
 80005a2:	f000 fc45 	bl	8000e30 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 80005a6:	2300      	movs	r3, #0
 80005a8:	757b      	strb	r3, [r7, #21]
 80005aa:	e047      	b.n	800063c <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80005ac:	2300      	movs	r3, #0
 80005ae:	75bb      	strb	r3, [r7, #22]
 80005b0:	e03e      	b.n	8000630 <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {			
 80005b2:	7d7b      	ldrb	r3, [r7, #21]
 80005b4:	3318      	adds	r3, #24
 80005b6:	443b      	add	r3, r7
 80005b8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80005bc:	461a      	mov	r2, r3
 80005be:	7dbb      	ldrb	r3, [r7, #22]
 80005c0:	fa42 f303 	asr.w	r3, r2, r3
 80005c4:	f003 0301 	and.w	r3, r3, #1
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d02e      	beq.n	800062a <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 80005cc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80005ce:	2b01      	cmp	r3, #1
 80005d0:	d110      	bne.n	80005f4 <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 80005d2:	79bb      	ldrb	r3, [r7, #6]
 80005d4:	b29a      	uxth	r2, r3
 80005d6:	7d7b      	ldrb	r3, [r7, #21]
 80005d8:	b29b      	uxth	r3, r3
 80005da:	4413      	add	r3, r2
 80005dc:	b298      	uxth	r0, r3
 80005de:	797b      	ldrb	r3, [r7, #5]
 80005e0:	b29a      	uxth	r2, r3
 80005e2:	7dbb      	ldrb	r3, [r7, #22]
 80005e4:	b29b      	uxth	r3, r3
 80005e6:	4413      	add	r3, r2
 80005e8:	b29b      	uxth	r3, r3
 80005ea:	887a      	ldrh	r2, [r7, #2]
 80005ec:	4619      	mov	r1, r3
 80005ee:	f000 fb55 	bl	8000c9c <ILI9341_Draw_Pixel>
 80005f2:	e01a      	b.n	800062a <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 80005f4:	79bb      	ldrb	r3, [r7, #6]
 80005f6:	b29a      	uxth	r2, r3
 80005f8:	7d7b      	ldrb	r3, [r7, #21]
 80005fa:	b29b      	uxth	r3, r3
 80005fc:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 80005fe:	fb11 f303 	smulbb	r3, r1, r3
 8000602:	b29b      	uxth	r3, r3
 8000604:	4413      	add	r3, r2
 8000606:	b298      	uxth	r0, r3
 8000608:	797b      	ldrb	r3, [r7, #5]
 800060a:	b29a      	uxth	r2, r3
 800060c:	7dbb      	ldrb	r3, [r7, #22]
 800060e:	b29b      	uxth	r3, r3
 8000610:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8000612:	fb11 f303 	smulbb	r3, r1, r3
 8000616:	b29b      	uxth	r3, r3
 8000618:	4413      	add	r3, r2
 800061a:	b299      	uxth	r1, r3
 800061c:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 800061e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000620:	887b      	ldrh	r3, [r7, #2]
 8000622:	9300      	str	r3, [sp, #0]
 8000624:	4623      	mov	r3, r4
 8000626:	f000 fc03 	bl	8000e30 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 800062a:	7dbb      	ldrb	r3, [r7, #22]
 800062c:	3301      	adds	r3, #1
 800062e:	75bb      	strb	r3, [r7, #22]
 8000630:	7dbb      	ldrb	r3, [r7, #22]
 8000632:	2b07      	cmp	r3, #7
 8000634:	d9bd      	bls.n	80005b2 <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 8000636:	7d7b      	ldrb	r3, [r7, #21]
 8000638:	3301      	adds	r3, #1
 800063a:	757b      	strb	r3, [r7, #21]
 800063c:	7d7b      	ldrb	r3, [r7, #21]
 800063e:	2b05      	cmp	r3, #5
 8000640:	d9b4      	bls.n	80005ac <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 8000642:	bf00      	nop
 8000644:	bf00      	nop
 8000646:	371c      	adds	r7, #28
 8000648:	46bd      	mov	sp, r7
 800064a:	bd90      	pop	{r4, r7, pc}
 800064c:	0800727c 	.word	0x0800727c

08000650 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8000650:	b590      	push	{r4, r7, lr}
 8000652:	b085      	sub	sp, #20
 8000654:	af02      	add	r7, sp, #8
 8000656:	6078      	str	r0, [r7, #4]
 8000658:	4608      	mov	r0, r1
 800065a:	4611      	mov	r1, r2
 800065c:	461a      	mov	r2, r3
 800065e:	4603      	mov	r3, r0
 8000660:	70fb      	strb	r3, [r7, #3]
 8000662:	460b      	mov	r3, r1
 8000664:	70bb      	strb	r3, [r7, #2]
 8000666:	4613      	mov	r3, r2
 8000668:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 800066a:	e017      	b.n	800069c <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	1c5a      	adds	r2, r3, #1
 8000670:	607a      	str	r2, [r7, #4]
 8000672:	7818      	ldrb	r0, [r3, #0]
 8000674:	883c      	ldrh	r4, [r7, #0]
 8000676:	78ba      	ldrb	r2, [r7, #2]
 8000678:	78f9      	ldrb	r1, [r7, #3]
 800067a:	8bbb      	ldrh	r3, [r7, #28]
 800067c:	9301      	str	r3, [sp, #4]
 800067e:	8b3b      	ldrh	r3, [r7, #24]
 8000680:	9300      	str	r3, [sp, #0]
 8000682:	4623      	mov	r3, r4
 8000684:	f7ff ff4a 	bl	800051c <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8000688:	8b3b      	ldrh	r3, [r7, #24]
 800068a:	b2db      	uxtb	r3, r3
 800068c:	461a      	mov	r2, r3
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	4413      	add	r3, r2
 8000692:	005b      	lsls	r3, r3, #1
 8000694:	b2da      	uxtb	r2, r3
 8000696:	78fb      	ldrb	r3, [r7, #3]
 8000698:	4413      	add	r3, r2
 800069a:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d1e3      	bne.n	800066c <ILI9341_Draw_Text+0x1c>
    }
}
 80006a4:	bf00      	nop
 80006a6:	bf00      	nop
 80006a8:	370c      	adds	r7, #12
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd90      	pop	{r4, r7, pc}
	...

080006b0 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
//MX_SPI5_Init();																							//SPI INIT
//MX_GPIO_Init();																							//GPIO INIT
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 80006b4:	2200      	movs	r2, #0
 80006b6:	2101      	movs	r1, #1
 80006b8:	4802      	ldr	r0, [pc, #8]	@ (80006c4 <ILI9341_SPI_Init+0x14>)
 80006ba:	f001 ffc3 	bl	8002644 <HAL_GPIO_WritePin>
}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	40021800 	.word	0x40021800

080006c8 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 80006d2:	1df9      	adds	r1, r7, #7
 80006d4:	2301      	movs	r3, #1
 80006d6:	2201      	movs	r2, #1
 80006d8:	4803      	ldr	r0, [pc, #12]	@ (80006e8 <ILI9341_SPI_Send+0x20>)
 80006da:	f002 fe30 	bl	800333e <HAL_SPI_Transmit>
}
 80006de:	bf00      	nop
 80006e0:	3708      	adds	r7, #8
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	20000258 	.word	0x20000258

080006ec <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	4603      	mov	r3, r0
 80006f4:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80006f6:	2200      	movs	r2, #0
 80006f8:	2101      	movs	r1, #1
 80006fa:	480a      	ldr	r0, [pc, #40]	@ (8000724 <ILI9341_Write_Command+0x38>)
 80006fc:	f001 ffa2 	bl	8002644 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000700:	2200      	movs	r2, #0
 8000702:	2101      	movs	r1, #1
 8000704:	4808      	ldr	r0, [pc, #32]	@ (8000728 <ILI9341_Write_Command+0x3c>)
 8000706:	f001 ff9d 	bl	8002644 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 800070a:	79fb      	ldrb	r3, [r7, #7]
 800070c:	4618      	mov	r0, r3
 800070e:	f7ff ffdb 	bl	80006c8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8000712:	2201      	movs	r2, #1
 8000714:	2101      	movs	r1, #1
 8000716:	4803      	ldr	r0, [pc, #12]	@ (8000724 <ILI9341_Write_Command+0x38>)
 8000718:	f001 ff94 	bl	8002644 <HAL_GPIO_WritePin>
}
 800071c:	bf00      	nop
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	40021800 	.word	0x40021800
 8000728:	40020c00 	.word	0x40020c00

0800072c <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
 8000732:	4603      	mov	r3, r0
 8000734:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000736:	2201      	movs	r2, #1
 8000738:	2101      	movs	r1, #1
 800073a:	480a      	ldr	r0, [pc, #40]	@ (8000764 <ILI9341_Write_Data+0x38>)
 800073c:	f001 ff82 	bl	8002644 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000740:	2200      	movs	r2, #0
 8000742:	2101      	movs	r1, #1
 8000744:	4808      	ldr	r0, [pc, #32]	@ (8000768 <ILI9341_Write_Data+0x3c>)
 8000746:	f001 ff7d 	bl	8002644 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 800074a:	79fb      	ldrb	r3, [r7, #7]
 800074c:	4618      	mov	r0, r3
 800074e:	f7ff ffbb 	bl	80006c8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000752:	2201      	movs	r2, #1
 8000754:	2101      	movs	r1, #1
 8000756:	4804      	ldr	r0, [pc, #16]	@ (8000768 <ILI9341_Write_Data+0x3c>)
 8000758:	f001 ff74 	bl	8002644 <HAL_GPIO_WritePin>
}
 800075c:	bf00      	nop
 800075e:	3708      	adds	r7, #8
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	40020c00 	.word	0x40020c00
 8000768:	40021800 	.word	0x40021800

0800076c <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 800076c:	b590      	push	{r4, r7, lr}
 800076e:	b083      	sub	sp, #12
 8000770:	af00      	add	r7, sp, #0
 8000772:	4604      	mov	r4, r0
 8000774:	4608      	mov	r0, r1
 8000776:	4611      	mov	r1, r2
 8000778:	461a      	mov	r2, r3
 800077a:	4623      	mov	r3, r4
 800077c:	80fb      	strh	r3, [r7, #6]
 800077e:	4603      	mov	r3, r0
 8000780:	80bb      	strh	r3, [r7, #4]
 8000782:	460b      	mov	r3, r1
 8000784:	807b      	strh	r3, [r7, #2]
 8000786:	4613      	mov	r3, r2
 8000788:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 800078a:	202a      	movs	r0, #42	@ 0x2a
 800078c:	f7ff ffae 	bl	80006ec <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8000790:	88fb      	ldrh	r3, [r7, #6]
 8000792:	0a1b      	lsrs	r3, r3, #8
 8000794:	b29b      	uxth	r3, r3
 8000796:	b2db      	uxtb	r3, r3
 8000798:	4618      	mov	r0, r3
 800079a:	f7ff ffc7 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 800079e:	88fb      	ldrh	r3, [r7, #6]
 80007a0:	b2db      	uxtb	r3, r3
 80007a2:	4618      	mov	r0, r3
 80007a4:	f7ff ffc2 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 80007a8:	887b      	ldrh	r3, [r7, #2]
 80007aa:	0a1b      	lsrs	r3, r3, #8
 80007ac:	b29b      	uxth	r3, r3
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	4618      	mov	r0, r3
 80007b2:	f7ff ffbb 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 80007b6:	887b      	ldrh	r3, [r7, #2]
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	4618      	mov	r0, r3
 80007bc:	f7ff ffb6 	bl	800072c <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 80007c0:	202b      	movs	r0, #43	@ 0x2b
 80007c2:	f7ff ff93 	bl	80006ec <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 80007c6:	88bb      	ldrh	r3, [r7, #4]
 80007c8:	0a1b      	lsrs	r3, r3, #8
 80007ca:	b29b      	uxth	r3, r3
 80007cc:	b2db      	uxtb	r3, r3
 80007ce:	4618      	mov	r0, r3
 80007d0:	f7ff ffac 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 80007d4:	88bb      	ldrh	r3, [r7, #4]
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	4618      	mov	r0, r3
 80007da:	f7ff ffa7 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 80007de:	883b      	ldrh	r3, [r7, #0]
 80007e0:	0a1b      	lsrs	r3, r3, #8
 80007e2:	b29b      	uxth	r3, r3
 80007e4:	b2db      	uxtb	r3, r3
 80007e6:	4618      	mov	r0, r3
 80007e8:	f7ff ffa0 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 80007ec:	883b      	ldrh	r3, [r7, #0]
 80007ee:	b2db      	uxtb	r3, r3
 80007f0:	4618      	mov	r0, r3
 80007f2:	f7ff ff9b 	bl	800072c <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 80007f6:	202c      	movs	r0, #44	@ 0x2c
 80007f8:	f7ff ff78 	bl	80006ec <ILI9341_Write_Command>
}
 80007fc:	bf00      	nop
 80007fe:	370c      	adds	r7, #12
 8000800:	46bd      	mov	sp, r7
 8000802:	bd90      	pop	{r4, r7, pc}

08000804 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8000808:	2200      	movs	r2, #0
 800080a:	2102      	movs	r1, #2
 800080c:	480a      	ldr	r0, [pc, #40]	@ (8000838 <ILI9341_Reset+0x34>)
 800080e:	f001 ff19 	bl	8002644 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8000812:	20c8      	movs	r0, #200	@ 0xc8
 8000814:	f001 f8e4 	bl	80019e0 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000818:	2200      	movs	r2, #0
 800081a:	2101      	movs	r1, #1
 800081c:	4807      	ldr	r0, [pc, #28]	@ (800083c <ILI9341_Reset+0x38>)
 800081e:	f001 ff11 	bl	8002644 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8000822:	20c8      	movs	r0, #200	@ 0xc8
 8000824:	f001 f8dc 	bl	80019e0 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8000828:	2201      	movs	r2, #1
 800082a:	2102      	movs	r1, #2
 800082c:	4802      	ldr	r0, [pc, #8]	@ (8000838 <ILI9341_Reset+0x34>)
 800082e:	f001 ff09 	bl	8002644 <HAL_GPIO_WritePin>
}
 8000832:	bf00      	nop
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	40020c00 	.word	0x40020c00
 800083c:	40021800 	.word	0x40021800

08000840 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b084      	sub	sp, #16
 8000844:	af00      	add	r7, sp, #0
 8000846:	4603      	mov	r3, r0
 8000848:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 800084a:	79fb      	ldrb	r3, [r7, #7]
 800084c:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 800084e:	2036      	movs	r0, #54	@ 0x36
 8000850:	f7ff ff4c 	bl	80006ec <ILI9341_Write_Command>
HAL_Delay(1);
 8000854:	2001      	movs	r0, #1
 8000856:	f001 f8c3 	bl	80019e0 <HAL_Delay>
	
switch(screen_rotation) 
 800085a:	7bfb      	ldrb	r3, [r7, #15]
 800085c:	2b03      	cmp	r3, #3
 800085e:	d837      	bhi.n	80008d0 <ILI9341_Set_Rotation+0x90>
 8000860:	a201      	add	r2, pc, #4	@ (adr r2, 8000868 <ILI9341_Set_Rotation+0x28>)
 8000862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000866:	bf00      	nop
 8000868:	08000879 	.word	0x08000879
 800086c:	0800088f 	.word	0x0800088f
 8000870:	080008a5 	.word	0x080008a5
 8000874:	080008bb 	.word	0x080008bb
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8000878:	2048      	movs	r0, #72	@ 0x48
 800087a:	f7ff ff57 	bl	800072c <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 800087e:	4b17      	ldr	r3, [pc, #92]	@ (80008dc <ILI9341_Set_Rotation+0x9c>)
 8000880:	22f0      	movs	r2, #240	@ 0xf0
 8000882:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8000884:	4b16      	ldr	r3, [pc, #88]	@ (80008e0 <ILI9341_Set_Rotation+0xa0>)
 8000886:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800088a:	801a      	strh	r2, [r3, #0]
			break;
 800088c:	e021      	b.n	80008d2 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 800088e:	2028      	movs	r0, #40	@ 0x28
 8000890:	f7ff ff4c 	bl	800072c <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8000894:	4b11      	ldr	r3, [pc, #68]	@ (80008dc <ILI9341_Set_Rotation+0x9c>)
 8000896:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800089a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800089c:	4b10      	ldr	r3, [pc, #64]	@ (80008e0 <ILI9341_Set_Rotation+0xa0>)
 800089e:	22f0      	movs	r2, #240	@ 0xf0
 80008a0:	801a      	strh	r2, [r3, #0]
			break;
 80008a2:	e016      	b.n	80008d2 <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 80008a4:	2088      	movs	r0, #136	@ 0x88
 80008a6:	f7ff ff41 	bl	800072c <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 80008aa:	4b0c      	ldr	r3, [pc, #48]	@ (80008dc <ILI9341_Set_Rotation+0x9c>)
 80008ac:	22f0      	movs	r2, #240	@ 0xf0
 80008ae:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80008b0:	4b0b      	ldr	r3, [pc, #44]	@ (80008e0 <ILI9341_Set_Rotation+0xa0>)
 80008b2:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80008b6:	801a      	strh	r2, [r3, #0]
			break;
 80008b8:	e00b      	b.n	80008d2 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 80008ba:	20e8      	movs	r0, #232	@ 0xe8
 80008bc:	f7ff ff36 	bl	800072c <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80008c0:	4b06      	ldr	r3, [pc, #24]	@ (80008dc <ILI9341_Set_Rotation+0x9c>)
 80008c2:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80008c6:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80008c8:	4b05      	ldr	r3, [pc, #20]	@ (80008e0 <ILI9341_Set_Rotation+0xa0>)
 80008ca:	22f0      	movs	r2, #240	@ 0xf0
 80008cc:	801a      	strh	r2, [r3, #0]
			break;
 80008ce:	e000      	b.n	80008d2 <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 80008d0:	bf00      	nop
	}
}
 80008d2:	bf00      	nop
 80008d4:	3710      	adds	r7, #16
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	20000002 	.word	0x20000002
 80008e0:	20000000 	.word	0x20000000

080008e4 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80008e8:	2201      	movs	r2, #1
 80008ea:	2102      	movs	r1, #2
 80008ec:	4802      	ldr	r0, [pc, #8]	@ (80008f8 <ILI9341_Enable+0x14>)
 80008ee:	f001 fea9 	bl	8002644 <HAL_GPIO_WritePin>
}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	40020c00 	.word	0x40020c00

080008fc <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0

ILI9341_Enable();
 8000900:	f7ff fff0 	bl	80008e4 <ILI9341_Enable>
ILI9341_SPI_Init();
 8000904:	f7ff fed4 	bl	80006b0 <ILI9341_SPI_Init>
ILI9341_Reset();
 8000908:	f7ff ff7c 	bl	8000804 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 800090c:	2001      	movs	r0, #1
 800090e:	f7ff feed 	bl	80006ec <ILI9341_Write_Command>
HAL_Delay(1000);
 8000912:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000916:	f001 f863 	bl	80019e0 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 800091a:	20cb      	movs	r0, #203	@ 0xcb
 800091c:	f7ff fee6 	bl	80006ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8000920:	2039      	movs	r0, #57	@ 0x39
 8000922:	f7ff ff03 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 8000926:	202c      	movs	r0, #44	@ 0x2c
 8000928:	f7ff ff00 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 800092c:	2000      	movs	r0, #0
 800092e:	f7ff fefd 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 8000932:	2034      	movs	r0, #52	@ 0x34
 8000934:	f7ff fefa 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8000938:	2002      	movs	r0, #2
 800093a:	f7ff fef7 	bl	800072c <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 800093e:	20cf      	movs	r0, #207	@ 0xcf
 8000940:	f7ff fed4 	bl	80006ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000944:	2000      	movs	r0, #0
 8000946:	f7ff fef1 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 800094a:	20c1      	movs	r0, #193	@ 0xc1
 800094c:	f7ff feee 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8000950:	2030      	movs	r0, #48	@ 0x30
 8000952:	f7ff feeb 	bl	800072c <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 8000956:	20e8      	movs	r0, #232	@ 0xe8
 8000958:	f7ff fec8 	bl	80006ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 800095c:	2085      	movs	r0, #133	@ 0x85
 800095e:	f7ff fee5 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000962:	2000      	movs	r0, #0
 8000964:	f7ff fee2 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8000968:	2078      	movs	r0, #120	@ 0x78
 800096a:	f7ff fedf 	bl	800072c <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 800096e:	20ea      	movs	r0, #234	@ 0xea
 8000970:	f7ff febc 	bl	80006ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000974:	2000      	movs	r0, #0
 8000976:	f7ff fed9 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 800097a:	2000      	movs	r0, #0
 800097c:	f7ff fed6 	bl	800072c <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8000980:	20ed      	movs	r0, #237	@ 0xed
 8000982:	f7ff feb3 	bl	80006ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 8000986:	2064      	movs	r0, #100	@ 0x64
 8000988:	f7ff fed0 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 800098c:	2003      	movs	r0, #3
 800098e:	f7ff fecd 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8000992:	2012      	movs	r0, #18
 8000994:	f7ff feca 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8000998:	2081      	movs	r0, #129	@ 0x81
 800099a:	f7ff fec7 	bl	800072c <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 800099e:	20f7      	movs	r0, #247	@ 0xf7
 80009a0:	f7ff fea4 	bl	80006ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 80009a4:	2020      	movs	r0, #32
 80009a6:	f7ff fec1 	bl	800072c <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 80009aa:	20c0      	movs	r0, #192	@ 0xc0
 80009ac:	f7ff fe9e 	bl	80006ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 80009b0:	2023      	movs	r0, #35	@ 0x23
 80009b2:	f7ff febb 	bl	800072c <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 80009b6:	20c1      	movs	r0, #193	@ 0xc1
 80009b8:	f7ff fe98 	bl	80006ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 80009bc:	2010      	movs	r0, #16
 80009be:	f7ff feb5 	bl	800072c <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 80009c2:	20c5      	movs	r0, #197	@ 0xc5
 80009c4:	f7ff fe92 	bl	80006ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 80009c8:	203e      	movs	r0, #62	@ 0x3e
 80009ca:	f7ff feaf 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 80009ce:	2028      	movs	r0, #40	@ 0x28
 80009d0:	f7ff feac 	bl	800072c <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 80009d4:	20c7      	movs	r0, #199	@ 0xc7
 80009d6:	f7ff fe89 	bl	80006ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 80009da:	2086      	movs	r0, #134	@ 0x86
 80009dc:	f7ff fea6 	bl	800072c <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 80009e0:	2036      	movs	r0, #54	@ 0x36
 80009e2:	f7ff fe83 	bl	80006ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 80009e6:	2048      	movs	r0, #72	@ 0x48
 80009e8:	f7ff fea0 	bl	800072c <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 80009ec:	203a      	movs	r0, #58	@ 0x3a
 80009ee:	f7ff fe7d 	bl	80006ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 80009f2:	2055      	movs	r0, #85	@ 0x55
 80009f4:	f7ff fe9a 	bl	800072c <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 80009f8:	20b1      	movs	r0, #177	@ 0xb1
 80009fa:	f7ff fe77 	bl	80006ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80009fe:	2000      	movs	r0, #0
 8000a00:	f7ff fe94 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8000a04:	2018      	movs	r0, #24
 8000a06:	f7ff fe91 	bl	800072c <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8000a0a:	20b6      	movs	r0, #182	@ 0xb6
 8000a0c:	f7ff fe6e 	bl	80006ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8000a10:	2008      	movs	r0, #8
 8000a12:	f7ff fe8b 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8000a16:	2082      	movs	r0, #130	@ 0x82
 8000a18:	f7ff fe88 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8000a1c:	2027      	movs	r0, #39	@ 0x27
 8000a1e:	f7ff fe85 	bl	800072c <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8000a22:	20f2      	movs	r0, #242	@ 0xf2
 8000a24:	f7ff fe62 	bl	80006ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000a28:	2000      	movs	r0, #0
 8000a2a:	f7ff fe7f 	bl	800072c <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8000a2e:	2026      	movs	r0, #38	@ 0x26
 8000a30:	f7ff fe5c 	bl	80006ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8000a34:	2001      	movs	r0, #1
 8000a36:	f7ff fe79 	bl	800072c <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8000a3a:	20e0      	movs	r0, #224	@ 0xe0
 8000a3c:	f7ff fe56 	bl	80006ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8000a40:	200f      	movs	r0, #15
 8000a42:	f7ff fe73 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000a46:	2031      	movs	r0, #49	@ 0x31
 8000a48:	f7ff fe70 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8000a4c:	202b      	movs	r0, #43	@ 0x2b
 8000a4e:	f7ff fe6d 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8000a52:	200c      	movs	r0, #12
 8000a54:	f7ff fe6a 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000a58:	200e      	movs	r0, #14
 8000a5a:	f7ff fe67 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8000a5e:	2008      	movs	r0, #8
 8000a60:	f7ff fe64 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8000a64:	204e      	movs	r0, #78	@ 0x4e
 8000a66:	f7ff fe61 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8000a6a:	20f1      	movs	r0, #241	@ 0xf1
 8000a6c:	f7ff fe5e 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8000a70:	2037      	movs	r0, #55	@ 0x37
 8000a72:	f7ff fe5b 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8000a76:	2007      	movs	r0, #7
 8000a78:	f7ff fe58 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8000a7c:	2010      	movs	r0, #16
 8000a7e:	f7ff fe55 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000a82:	2003      	movs	r0, #3
 8000a84:	f7ff fe52 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000a88:	200e      	movs	r0, #14
 8000a8a:	f7ff fe4f 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8000a8e:	2009      	movs	r0, #9
 8000a90:	f7ff fe4c 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000a94:	2000      	movs	r0, #0
 8000a96:	f7ff fe49 	bl	800072c <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8000a9a:	20e1      	movs	r0, #225	@ 0xe1
 8000a9c:	f7ff fe26 	bl	80006ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	f7ff fe43 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000aa6:	200e      	movs	r0, #14
 8000aa8:	f7ff fe40 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8000aac:	2014      	movs	r0, #20
 8000aae:	f7ff fe3d 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000ab2:	2003      	movs	r0, #3
 8000ab4:	f7ff fe3a 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8000ab8:	2011      	movs	r0, #17
 8000aba:	f7ff fe37 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8000abe:	2007      	movs	r0, #7
 8000ac0:	f7ff fe34 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000ac4:	2031      	movs	r0, #49	@ 0x31
 8000ac6:	f7ff fe31 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8000aca:	20c1      	movs	r0, #193	@ 0xc1
 8000acc:	f7ff fe2e 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8000ad0:	2048      	movs	r0, #72	@ 0x48
 8000ad2:	f7ff fe2b 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8000ad6:	2008      	movs	r0, #8
 8000ad8:	f7ff fe28 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8000adc:	200f      	movs	r0, #15
 8000ade:	f7ff fe25 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8000ae2:	200c      	movs	r0, #12
 8000ae4:	f7ff fe22 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000ae8:	2031      	movs	r0, #49	@ 0x31
 8000aea:	f7ff fe1f 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8000aee:	2036      	movs	r0, #54	@ 0x36
 8000af0:	f7ff fe1c 	bl	800072c <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8000af4:	200f      	movs	r0, #15
 8000af6:	f7ff fe19 	bl	800072c <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8000afa:	2011      	movs	r0, #17
 8000afc:	f7ff fdf6 	bl	80006ec <ILI9341_Write_Command>
HAL_Delay(120);
 8000b00:	2078      	movs	r0, #120	@ 0x78
 8000b02:	f000 ff6d 	bl	80019e0 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8000b06:	2029      	movs	r0, #41	@ 0x29
 8000b08:	f7ff fdf0 	bl	80006ec <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8000b0c:	2000      	movs	r0, #0
 8000b0e:	f7ff fe97 	bl	8000840 <ILI9341_Set_Rotation>
}
 8000b12:	bf00      	nop
 8000b14:	bd80      	pop	{r7, pc}
	...

08000b18 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8000b18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000b1c:	b08d      	sub	sp, #52	@ 0x34
 8000b1e:	af00      	add	r7, sp, #0
 8000b20:	4603      	mov	r3, r0
 8000b22:	6039      	str	r1, [r7, #0]
 8000b24:	80fb      	strh	r3, [r7, #6]
 8000b26:	466b      	mov	r3, sp
 8000b28:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
if((Size*2) < BURST_MAX_SIZE)
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	005b      	lsls	r3, r3, #1
 8000b32:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000b36:	d202      	bcs.n	8000b3e <ILI9341_Draw_Colour_Burst+0x26>
{
	Buffer_Size = Size;
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b3c:	e002      	b.n	8000b44 <ILI9341_Draw_Colour_Burst+0x2c>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8000b3e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000b42:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000b44:	2201      	movs	r2, #1
 8000b46:	2101      	movs	r1, #1
 8000b48:	483e      	ldr	r0, [pc, #248]	@ (8000c44 <ILI9341_Draw_Colour_Burst+0x12c>)
 8000b4a:	f001 fd7b 	bl	8002644 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	2101      	movs	r1, #1
 8000b52:	483d      	ldr	r0, [pc, #244]	@ (8000c48 <ILI9341_Draw_Colour_Burst+0x130>)
 8000b54:	f001 fd76 	bl	8002644 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8000b58:	88fb      	ldrh	r3, [r7, #6]
 8000b5a:	0a1b      	lsrs	r3, r3, #8
 8000b5c:	b29b      	uxth	r3, r3
 8000b5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
unsigned char burst_buffer[Buffer_Size];
 8000b62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000b64:	460b      	mov	r3, r1
 8000b66:	3b01      	subs	r3, #1
 8000b68:	61fb      	str	r3, [r7, #28]
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	4688      	mov	r8, r1
 8000b6e:	4699      	mov	r9, r3
 8000b70:	f04f 0200 	mov.w	r2, #0
 8000b74:	f04f 0300 	mov.w	r3, #0
 8000b78:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000b7c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000b80:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000b84:	2300      	movs	r3, #0
 8000b86:	460c      	mov	r4, r1
 8000b88:	461d      	mov	r5, r3
 8000b8a:	f04f 0200 	mov.w	r2, #0
 8000b8e:	f04f 0300 	mov.w	r3, #0
 8000b92:	00eb      	lsls	r3, r5, #3
 8000b94:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000b98:	00e2      	lsls	r2, r4, #3
 8000b9a:	1dcb      	adds	r3, r1, #7
 8000b9c:	08db      	lsrs	r3, r3, #3
 8000b9e:	00db      	lsls	r3, r3, #3
 8000ba0:	ebad 0d03 	sub.w	sp, sp, r3
 8000ba4:	466b      	mov	r3, sp
 8000ba6:	3300      	adds	r3, #0
 8000ba8:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8000baa:	2300      	movs	r3, #0
 8000bac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000bae:	e00e      	b.n	8000bce <ILI9341_Draw_Colour_Burst+0xb6>
	{
		burst_buffer[j] = 	chifted;
 8000bb0:	69ba      	ldr	r2, [r7, #24]
 8000bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bb4:	4413      	add	r3, r2
 8000bb6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000bba:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8000bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	88fa      	ldrh	r2, [r7, #6]
 8000bc2:	b2d1      	uxtb	r1, r2
 8000bc4:	69ba      	ldr	r2, [r7, #24]
 8000bc6:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8000bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bca:	3302      	adds	r3, #2
 8000bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000bce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bd2:	429a      	cmp	r2, r3
 8000bd4:	d3ec      	bcc.n	8000bb0 <ILI9341_Draw_Colour_Burst+0x98>
	}

uint32_t Sending_Size = Size*2;
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	005b      	lsls	r3, r3, #1
 8000bda:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8000bdc:	697a      	ldr	r2, [r7, #20]
 8000bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000be0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000be4:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000bea:	fbb3 f2f2 	udiv	r2, r3, r2
 8000bee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000bf0:	fb01 f202 	mul.w	r2, r1, r2
 8000bf4:	1a9b      	subs	r3, r3, r2
 8000bf6:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8000bf8:	693b      	ldr	r3, [r7, #16]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d010      	beq.n	8000c20 <ILI9341_Draw_Colour_Burst+0x108>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8000bfe:	2300      	movs	r3, #0
 8000c00:	627b      	str	r3, [r7, #36]	@ 0x24
 8000c02:	e009      	b.n	8000c18 <ILI9341_Draw_Colour_Burst+0x100>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8000c04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c06:	b29a      	uxth	r2, r3
 8000c08:	230a      	movs	r3, #10
 8000c0a:	69b9      	ldr	r1, [r7, #24]
 8000c0c:	480f      	ldr	r0, [pc, #60]	@ (8000c4c <ILI9341_Draw_Colour_Burst+0x134>)
 8000c0e:	f002 fb96 	bl	800333e <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8000c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c14:	3301      	adds	r3, #1
 8000c16:	627b      	str	r3, [r7, #36]	@ 0x24
 8000c18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c1a:	693b      	ldr	r3, [r7, #16]
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	d3f1      	bcc.n	8000c04 <ILI9341_Draw_Colour_Burst+0xec>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	b29a      	uxth	r2, r3
 8000c24:	230a      	movs	r3, #10
 8000c26:	69b9      	ldr	r1, [r7, #24]
 8000c28:	4808      	ldr	r0, [pc, #32]	@ (8000c4c <ILI9341_Draw_Colour_Burst+0x134>)
 8000c2a:	f002 fb88 	bl	800333e <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000c2e:	2201      	movs	r2, #1
 8000c30:	2101      	movs	r1, #1
 8000c32:	4805      	ldr	r0, [pc, #20]	@ (8000c48 <ILI9341_Draw_Colour_Burst+0x130>)
 8000c34:	f001 fd06 	bl	8002644 <HAL_GPIO_WritePin>
 8000c38:	46b5      	mov	sp, r6
}
 8000c3a:	bf00      	nop
 8000c3c:	3734      	adds	r7, #52	@ 0x34
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000c44:	40020c00 	.word	0x40020c00
 8000c48:	40021800 	.word	0x40021800
 8000c4c:	20000258 	.word	0x20000258

08000c50 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	4603      	mov	r3, r0
 8000c58:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8000c5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c94 <ILI9341_Fill_Screen+0x44>)
 8000c5c:	881b      	ldrh	r3, [r3, #0]
 8000c5e:	b29a      	uxth	r2, r3
 8000c60:	4b0d      	ldr	r3, [pc, #52]	@ (8000c98 <ILI9341_Fill_Screen+0x48>)
 8000c62:	881b      	ldrh	r3, [r3, #0]
 8000c64:	b29b      	uxth	r3, r3
 8000c66:	2100      	movs	r1, #0
 8000c68:	2000      	movs	r0, #0
 8000c6a:	f7ff fd7f 	bl	800076c <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8000c6e:	4b09      	ldr	r3, [pc, #36]	@ (8000c94 <ILI9341_Fill_Screen+0x44>)
 8000c70:	881b      	ldrh	r3, [r3, #0]
 8000c72:	b29b      	uxth	r3, r3
 8000c74:	461a      	mov	r2, r3
 8000c76:	4b08      	ldr	r3, [pc, #32]	@ (8000c98 <ILI9341_Fill_Screen+0x48>)
 8000c78:	881b      	ldrh	r3, [r3, #0]
 8000c7a:	b29b      	uxth	r3, r3
 8000c7c:	fb02 f303 	mul.w	r3, r2, r3
 8000c80:	461a      	mov	r2, r3
 8000c82:	88fb      	ldrh	r3, [r7, #6]
 8000c84:	4611      	mov	r1, r2
 8000c86:	4618      	mov	r0, r3
 8000c88:	f7ff ff46 	bl	8000b18 <ILI9341_Draw_Colour_Burst>
}
 8000c8c:	bf00      	nop
 8000c8e:	3708      	adds	r7, #8
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	20000002 	.word	0x20000002
 8000c98:	20000000 	.word	0x20000000

08000c9c <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b086      	sub	sp, #24
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	80fb      	strh	r3, [r7, #6]
 8000ca6:	460b      	mov	r3, r1
 8000ca8:	80bb      	strh	r3, [r7, #4]
 8000caa:	4613      	mov	r3, r2
 8000cac:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8000cae:	4b5b      	ldr	r3, [pc, #364]	@ (8000e1c <ILI9341_Draw_Pixel+0x180>)
 8000cb0:	881b      	ldrh	r3, [r3, #0]
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	88fa      	ldrh	r2, [r7, #6]
 8000cb6:	429a      	cmp	r2, r3
 8000cb8:	f080 80ac 	bcs.w	8000e14 <ILI9341_Draw_Pixel+0x178>
 8000cbc:	4b58      	ldr	r3, [pc, #352]	@ (8000e20 <ILI9341_Draw_Pixel+0x184>)
 8000cbe:	881b      	ldrh	r3, [r3, #0]
 8000cc0:	b29b      	uxth	r3, r3
 8000cc2:	88ba      	ldrh	r2, [r7, #4]
 8000cc4:	429a      	cmp	r2, r3
 8000cc6:	f080 80a5 	bcs.w	8000e14 <ILI9341_Draw_Pixel+0x178>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2101      	movs	r1, #1
 8000cce:	4855      	ldr	r0, [pc, #340]	@ (8000e24 <ILI9341_Draw_Pixel+0x188>)
 8000cd0:	f001 fcb8 	bl	8002644 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	2101      	movs	r1, #1
 8000cd8:	4853      	ldr	r0, [pc, #332]	@ (8000e28 <ILI9341_Draw_Pixel+0x18c>)
 8000cda:	f001 fcb3 	bl	8002644 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8000cde:	202a      	movs	r0, #42	@ 0x2a
 8000ce0:	f7ff fcf2 	bl	80006c8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	2101      	movs	r1, #1
 8000ce8:	484e      	ldr	r0, [pc, #312]	@ (8000e24 <ILI9341_Draw_Pixel+0x188>)
 8000cea:	f001 fcab 	bl	8002644 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8000cee:	2201      	movs	r2, #1
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	484d      	ldr	r0, [pc, #308]	@ (8000e28 <ILI9341_Draw_Pixel+0x18c>)
 8000cf4:	f001 fca6 	bl	8002644 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	2101      	movs	r1, #1
 8000cfc:	484a      	ldr	r0, [pc, #296]	@ (8000e28 <ILI9341_Draw_Pixel+0x18c>)
 8000cfe:	f001 fca1 	bl	8002644 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8000d02:	88fb      	ldrh	r3, [r7, #6]
 8000d04:	0a1b      	lsrs	r3, r3, #8
 8000d06:	b29b      	uxth	r3, r3
 8000d08:	b2db      	uxtb	r3, r3
 8000d0a:	753b      	strb	r3, [r7, #20]
 8000d0c:	88fb      	ldrh	r3, [r7, #6]
 8000d0e:	b2db      	uxtb	r3, r3
 8000d10:	757b      	strb	r3, [r7, #21]
 8000d12:	88fb      	ldrh	r3, [r7, #6]
 8000d14:	3301      	adds	r3, #1
 8000d16:	121b      	asrs	r3, r3, #8
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	75bb      	strb	r3, [r7, #22]
 8000d1c:	88fb      	ldrh	r3, [r7, #6]
 8000d1e:	b2db      	uxtb	r3, r3
 8000d20:	3301      	adds	r3, #1
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8000d26:	f107 0114 	add.w	r1, r7, #20
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	2204      	movs	r2, #4
 8000d2e:	483f      	ldr	r0, [pc, #252]	@ (8000e2c <ILI9341_Draw_Pixel+0x190>)
 8000d30:	f002 fb05 	bl	800333e <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000d34:	2201      	movs	r2, #1
 8000d36:	2101      	movs	r1, #1
 8000d38:	483b      	ldr	r0, [pc, #236]	@ (8000e28 <ILI9341_Draw_Pixel+0x18c>)
 8000d3a:	f001 fc83 	bl	8002644 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000d3e:	2200      	movs	r2, #0
 8000d40:	2101      	movs	r1, #1
 8000d42:	4838      	ldr	r0, [pc, #224]	@ (8000e24 <ILI9341_Draw_Pixel+0x188>)
 8000d44:	f001 fc7e 	bl	8002644 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000d48:	2200      	movs	r2, #0
 8000d4a:	2101      	movs	r1, #1
 8000d4c:	4836      	ldr	r0, [pc, #216]	@ (8000e28 <ILI9341_Draw_Pixel+0x18c>)
 8000d4e:	f001 fc79 	bl	8002644 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8000d52:	202b      	movs	r0, #43	@ 0x2b
 8000d54:	f7ff fcb8 	bl	80006c8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8000d58:	2201      	movs	r2, #1
 8000d5a:	2101      	movs	r1, #1
 8000d5c:	4831      	ldr	r0, [pc, #196]	@ (8000e24 <ILI9341_Draw_Pixel+0x188>)
 8000d5e:	f001 fc71 	bl	8002644 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8000d62:	2201      	movs	r2, #1
 8000d64:	2101      	movs	r1, #1
 8000d66:	4830      	ldr	r0, [pc, #192]	@ (8000e28 <ILI9341_Draw_Pixel+0x18c>)
 8000d68:	f001 fc6c 	bl	8002644 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2101      	movs	r1, #1
 8000d70:	482d      	ldr	r0, [pc, #180]	@ (8000e28 <ILI9341_Draw_Pixel+0x18c>)
 8000d72:	f001 fc67 	bl	8002644 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8000d76:	88bb      	ldrh	r3, [r7, #4]
 8000d78:	0a1b      	lsrs	r3, r3, #8
 8000d7a:	b29b      	uxth	r3, r3
 8000d7c:	b2db      	uxtb	r3, r3
 8000d7e:	743b      	strb	r3, [r7, #16]
 8000d80:	88bb      	ldrh	r3, [r7, #4]
 8000d82:	b2db      	uxtb	r3, r3
 8000d84:	747b      	strb	r3, [r7, #17]
 8000d86:	88bb      	ldrh	r3, [r7, #4]
 8000d88:	3301      	adds	r3, #1
 8000d8a:	121b      	asrs	r3, r3, #8
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	74bb      	strb	r3, [r7, #18]
 8000d90:	88bb      	ldrh	r3, [r7, #4]
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	3301      	adds	r3, #1
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8000d9a:	f107 0110 	add.w	r1, r7, #16
 8000d9e:	2301      	movs	r3, #1
 8000da0:	2204      	movs	r2, #4
 8000da2:	4822      	ldr	r0, [pc, #136]	@ (8000e2c <ILI9341_Draw_Pixel+0x190>)
 8000da4:	f002 facb 	bl	800333e <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000da8:	2201      	movs	r2, #1
 8000daa:	2101      	movs	r1, #1
 8000dac:	481e      	ldr	r0, [pc, #120]	@ (8000e28 <ILI9341_Draw_Pixel+0x18c>)
 8000dae:	f001 fc49 	bl	8002644 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000db2:	2200      	movs	r2, #0
 8000db4:	2101      	movs	r1, #1
 8000db6:	481b      	ldr	r0, [pc, #108]	@ (8000e24 <ILI9341_Draw_Pixel+0x188>)
 8000db8:	f001 fc44 	bl	8002644 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	2101      	movs	r1, #1
 8000dc0:	4819      	ldr	r0, [pc, #100]	@ (8000e28 <ILI9341_Draw_Pixel+0x18c>)
 8000dc2:	f001 fc3f 	bl	8002644 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8000dc6:	202c      	movs	r0, #44	@ 0x2c
 8000dc8:	f7ff fc7e 	bl	80006c8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8000dcc:	2201      	movs	r2, #1
 8000dce:	2101      	movs	r1, #1
 8000dd0:	4814      	ldr	r0, [pc, #80]	@ (8000e24 <ILI9341_Draw_Pixel+0x188>)
 8000dd2:	f001 fc37 	bl	8002644 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	2101      	movs	r1, #1
 8000dda:	4813      	ldr	r0, [pc, #76]	@ (8000e28 <ILI9341_Draw_Pixel+0x18c>)
 8000ddc:	f001 fc32 	bl	8002644 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000de0:	2200      	movs	r2, #0
 8000de2:	2101      	movs	r1, #1
 8000de4:	4810      	ldr	r0, [pc, #64]	@ (8000e28 <ILI9341_Draw_Pixel+0x18c>)
 8000de6:	f001 fc2d 	bl	8002644 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8000dea:	887b      	ldrh	r3, [r7, #2]
 8000dec:	0a1b      	lsrs	r3, r3, #8
 8000dee:	b29b      	uxth	r3, r3
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	733b      	strb	r3, [r7, #12]
 8000df4:	887b      	ldrh	r3, [r7, #2]
 8000df6:	b2db      	uxtb	r3, r3
 8000df8:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8000dfa:	f107 010c 	add.w	r1, r7, #12
 8000dfe:	2301      	movs	r3, #1
 8000e00:	2202      	movs	r2, #2
 8000e02:	480a      	ldr	r0, [pc, #40]	@ (8000e2c <ILI9341_Draw_Pixel+0x190>)
 8000e04:	f002 fa9b 	bl	800333e <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000e08:	2201      	movs	r2, #1
 8000e0a:	2101      	movs	r1, #1
 8000e0c:	4806      	ldr	r0, [pc, #24]	@ (8000e28 <ILI9341_Draw_Pixel+0x18c>)
 8000e0e:	f001 fc19 	bl	8002644 <HAL_GPIO_WritePin>
 8000e12:	e000      	b.n	8000e16 <ILI9341_Draw_Pixel+0x17a>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8000e14:	bf00      	nop
	
}
 8000e16:	3718      	adds	r7, #24
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	20000002 	.word	0x20000002
 8000e20:	20000000 	.word	0x20000000
 8000e24:	40020c00 	.word	0x40020c00
 8000e28:	40021800 	.word	0x40021800
 8000e2c:	20000258 	.word	0x20000258

08000e30 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8000e30:	b590      	push	{r4, r7, lr}
 8000e32:	b083      	sub	sp, #12
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	4604      	mov	r4, r0
 8000e38:	4608      	mov	r0, r1
 8000e3a:	4611      	mov	r1, r2
 8000e3c:	461a      	mov	r2, r3
 8000e3e:	4623      	mov	r3, r4
 8000e40:	80fb      	strh	r3, [r7, #6]
 8000e42:	4603      	mov	r3, r0
 8000e44:	80bb      	strh	r3, [r7, #4]
 8000e46:	460b      	mov	r3, r1
 8000e48:	807b      	strh	r3, [r7, #2]
 8000e4a:	4613      	mov	r3, r2
 8000e4c:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8000e4e:	4b24      	ldr	r3, [pc, #144]	@ (8000ee0 <ILI9341_Draw_Rectangle+0xb0>)
 8000e50:	881b      	ldrh	r3, [r3, #0]
 8000e52:	b29b      	uxth	r3, r3
 8000e54:	88fa      	ldrh	r2, [r7, #6]
 8000e56:	429a      	cmp	r2, r3
 8000e58:	d23d      	bcs.n	8000ed6 <ILI9341_Draw_Rectangle+0xa6>
 8000e5a:	4b22      	ldr	r3, [pc, #136]	@ (8000ee4 <ILI9341_Draw_Rectangle+0xb4>)
 8000e5c:	881b      	ldrh	r3, [r3, #0]
 8000e5e:	b29b      	uxth	r3, r3
 8000e60:	88ba      	ldrh	r2, [r7, #4]
 8000e62:	429a      	cmp	r2, r3
 8000e64:	d237      	bcs.n	8000ed6 <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 8000e66:	88fa      	ldrh	r2, [r7, #6]
 8000e68:	887b      	ldrh	r3, [r7, #2]
 8000e6a:	4413      	add	r3, r2
 8000e6c:	4a1c      	ldr	r2, [pc, #112]	@ (8000ee0 <ILI9341_Draw_Rectangle+0xb0>)
 8000e6e:	8812      	ldrh	r2, [r2, #0]
 8000e70:	b292      	uxth	r2, r2
 8000e72:	4293      	cmp	r3, r2
 8000e74:	dd05      	ble.n	8000e82 <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 8000e76:	4b1a      	ldr	r3, [pc, #104]	@ (8000ee0 <ILI9341_Draw_Rectangle+0xb0>)
 8000e78:	881b      	ldrh	r3, [r3, #0]
 8000e7a:	b29a      	uxth	r2, r3
 8000e7c:	88fb      	ldrh	r3, [r7, #6]
 8000e7e:	1ad3      	subs	r3, r2, r3
 8000e80:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 8000e82:	88ba      	ldrh	r2, [r7, #4]
 8000e84:	883b      	ldrh	r3, [r7, #0]
 8000e86:	4413      	add	r3, r2
 8000e88:	4a16      	ldr	r2, [pc, #88]	@ (8000ee4 <ILI9341_Draw_Rectangle+0xb4>)
 8000e8a:	8812      	ldrh	r2, [r2, #0]
 8000e8c:	b292      	uxth	r2, r2
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	dd05      	ble.n	8000e9e <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 8000e92:	4b14      	ldr	r3, [pc, #80]	@ (8000ee4 <ILI9341_Draw_Rectangle+0xb4>)
 8000e94:	881b      	ldrh	r3, [r3, #0]
 8000e96:	b29a      	uxth	r2, r3
 8000e98:	88bb      	ldrh	r3, [r7, #4]
 8000e9a:	1ad3      	subs	r3, r2, r3
 8000e9c:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8000e9e:	88fa      	ldrh	r2, [r7, #6]
 8000ea0:	887b      	ldrh	r3, [r7, #2]
 8000ea2:	4413      	add	r3, r2
 8000ea4:	b29b      	uxth	r3, r3
 8000ea6:	3b01      	subs	r3, #1
 8000ea8:	b29c      	uxth	r4, r3
 8000eaa:	88ba      	ldrh	r2, [r7, #4]
 8000eac:	883b      	ldrh	r3, [r7, #0]
 8000eae:	4413      	add	r3, r2
 8000eb0:	b29b      	uxth	r3, r3
 8000eb2:	3b01      	subs	r3, #1
 8000eb4:	b29b      	uxth	r3, r3
 8000eb6:	88b9      	ldrh	r1, [r7, #4]
 8000eb8:	88f8      	ldrh	r0, [r7, #6]
 8000eba:	4622      	mov	r2, r4
 8000ebc:	f7ff fc56 	bl	800076c <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8000ec0:	883b      	ldrh	r3, [r7, #0]
 8000ec2:	887a      	ldrh	r2, [r7, #2]
 8000ec4:	fb02 f303 	mul.w	r3, r2, r3
 8000ec8:	461a      	mov	r2, r3
 8000eca:	8b3b      	ldrh	r3, [r7, #24]
 8000ecc:	4611      	mov	r1, r2
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f7ff fe22 	bl	8000b18 <ILI9341_Draw_Colour_Burst>
 8000ed4:	e000      	b.n	8000ed8 <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8000ed6:	bf00      	nop
}
 8000ed8:	370c      	adds	r7, #12
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd90      	pop	{r4, r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	20000002 	.word	0x20000002
 8000ee4:	20000000 	.word	0x20000000

08000ee8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eec:	f000 fd06 	bl	80018fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ef0:	f000 f83e 	bl	8000f70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef4:	f000 f982 	bl	80011fc <MX_GPIO_Init>
  MX_ETH_Init();
 8000ef8:	f000 f8a4 	bl	8001044 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000efc:	f000 f926 	bl	800114c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000f00:	f000 f94e 	bl	80011a0 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI5_Init();
 8000f04:	f000 f8ec 	bl	80010e0 <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(GPIOD, RESET_Pin, GPIO_PIN_RESET);
 8000f08:	2200      	movs	r2, #0
 8000f0a:	2101      	movs	r1, #1
 8000f0c:	4812      	ldr	r0, [pc, #72]	@ (8000f58 <main+0x70>)
 8000f0e:	f001 fb99 	bl	8002644 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8000f12:	2064      	movs	r0, #100	@ 0x64
 8000f14:	f000 fd64 	bl	80019e0 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOD, RESET_Pin, GPIO_PIN_SET);
 8000f18:	2201      	movs	r2, #1
 8000f1a:	2101      	movs	r1, #1
 8000f1c:	480e      	ldr	r0, [pc, #56]	@ (8000f58 <main+0x70>)
 8000f1e:	f001 fb91 	bl	8002644 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8000f22:	2064      	movs	r0, #100	@ 0x64
 8000f24:	f000 fd5c 	bl	80019e0 <HAL_Delay>

  // 2.  
  ILI9341_Init();
 8000f28:	f7ff fce8 	bl	80008fc <ILI9341_Init>

  // 3.   
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f2c:	f003 fa26 	bl	800437c <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of lcdQueue */
  lcdQueueHandle = osMessageQueueNew (5, sizeof(uint32_t), &lcdQueue_attributes);
 8000f30:	4a0a      	ldr	r2, [pc, #40]	@ (8000f5c <main+0x74>)
 8000f32:	2104      	movs	r1, #4
 8000f34:	2005      	movs	r0, #5
 8000f36:	f003 fafd 	bl	8004534 <osMessageQueueNew>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	4a08      	ldr	r2, [pc, #32]	@ (8000f60 <main+0x78>)
 8000f3e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of LCDTask */
  LCDTaskHandle = osThreadNew(LCD_Task, NULL, &LCDTask_attributes);
 8000f40:	4a08      	ldr	r2, [pc, #32]	@ (8000f64 <main+0x7c>)
 8000f42:	2100      	movs	r1, #0
 8000f44:	4808      	ldr	r0, [pc, #32]	@ (8000f68 <main+0x80>)
 8000f46:	f003 fa63 	bl	8004410 <osThreadNew>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	4a07      	ldr	r2, [pc, #28]	@ (8000f6c <main+0x84>)
 8000f4e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f50:	f003 fa38 	bl	80043c4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f54:	bf00      	nop
 8000f56:	e7fd      	b.n	8000f54 <main+0x6c>
 8000f58:	40020c00 	.word	0x40020c00
 8000f5c:	080074e0 	.word	0x080074e0
 8000f60:	200007e0 	.word	0x200007e0
 8000f64:	080074bc 	.word	0x080074bc
 8000f68:	080013ad 	.word	0x080013ad
 8000f6c:	200007dc 	.word	0x200007dc

08000f70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b094      	sub	sp, #80	@ 0x50
 8000f74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f76:	f107 0320 	add.w	r3, r7, #32
 8000f7a:	2230      	movs	r2, #48	@ 0x30
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f006 f91a 	bl	80071b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f84:	f107 030c 	add.w	r3, r7, #12
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
 8000f90:	60da      	str	r2, [r3, #12]
 8000f92:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f94:	2300      	movs	r3, #0
 8000f96:	60bb      	str	r3, [r7, #8]
 8000f98:	4b28      	ldr	r3, [pc, #160]	@ (800103c <SystemClock_Config+0xcc>)
 8000f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f9c:	4a27      	ldr	r2, [pc, #156]	@ (800103c <SystemClock_Config+0xcc>)
 8000f9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fa2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fa4:	4b25      	ldr	r3, [pc, #148]	@ (800103c <SystemClock_Config+0xcc>)
 8000fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fac:	60bb      	str	r3, [r7, #8]
 8000fae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	607b      	str	r3, [r7, #4]
 8000fb4:	4b22      	ldr	r3, [pc, #136]	@ (8001040 <SystemClock_Config+0xd0>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a21      	ldr	r2, [pc, #132]	@ (8001040 <SystemClock_Config+0xd0>)
 8000fba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000fbe:	6013      	str	r3, [r2, #0]
 8000fc0:	4b1f      	ldr	r3, [pc, #124]	@ (8001040 <SystemClock_Config+0xd0>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000fc8:	607b      	str	r3, [r7, #4]
 8000fca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000fd0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000fd4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fd6:	2302      	movs	r3, #2
 8000fd8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fda:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000fe0:	2304      	movs	r3, #4
 8000fe2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000fe4:	23a8      	movs	r3, #168	@ 0xa8
 8000fe6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fe8:	2302      	movs	r3, #2
 8000fea:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000fec:	2307      	movs	r3, #7
 8000fee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ff0:	f107 0320 	add.w	r3, r7, #32
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f001 fc81 	bl	80028fc <HAL_RCC_OscConfig>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001000:	f000 fa2e 	bl	8001460 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001004:	230f      	movs	r3, #15
 8001006:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001008:	2302      	movs	r3, #2
 800100a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800100c:	2300      	movs	r3, #0
 800100e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001010:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001014:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001016:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800101a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800101c:	f107 030c 	add.w	r3, r7, #12
 8001020:	2105      	movs	r1, #5
 8001022:	4618      	mov	r0, r3
 8001024:	f001 fee2 	bl	8002dec <HAL_RCC_ClockConfig>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800102e:	f000 fa17 	bl	8001460 <Error_Handler>
  }
}
 8001032:	bf00      	nop
 8001034:	3750      	adds	r7, #80	@ 0x50
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40023800 	.word	0x40023800
 8001040:	40007000 	.word	0x40007000

08001044 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001048:	4b1f      	ldr	r3, [pc, #124]	@ (80010c8 <MX_ETH_Init+0x84>)
 800104a:	4a20      	ldr	r2, [pc, #128]	@ (80010cc <MX_ETH_Init+0x88>)
 800104c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800104e:	4b20      	ldr	r3, [pc, #128]	@ (80010d0 <MX_ETH_Init+0x8c>)
 8001050:	2200      	movs	r2, #0
 8001052:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001054:	4b1e      	ldr	r3, [pc, #120]	@ (80010d0 <MX_ETH_Init+0x8c>)
 8001056:	2280      	movs	r2, #128	@ 0x80
 8001058:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800105a:	4b1d      	ldr	r3, [pc, #116]	@ (80010d0 <MX_ETH_Init+0x8c>)
 800105c:	22e1      	movs	r2, #225	@ 0xe1
 800105e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001060:	4b1b      	ldr	r3, [pc, #108]	@ (80010d0 <MX_ETH_Init+0x8c>)
 8001062:	2200      	movs	r2, #0
 8001064:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001066:	4b1a      	ldr	r3, [pc, #104]	@ (80010d0 <MX_ETH_Init+0x8c>)
 8001068:	2200      	movs	r2, #0
 800106a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 800106c:	4b18      	ldr	r3, [pc, #96]	@ (80010d0 <MX_ETH_Init+0x8c>)
 800106e:	2200      	movs	r2, #0
 8001070:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001072:	4b15      	ldr	r3, [pc, #84]	@ (80010c8 <MX_ETH_Init+0x84>)
 8001074:	4a16      	ldr	r2, [pc, #88]	@ (80010d0 <MX_ETH_Init+0x8c>)
 8001076:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001078:	4b13      	ldr	r3, [pc, #76]	@ (80010c8 <MX_ETH_Init+0x84>)
 800107a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800107e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001080:	4b11      	ldr	r3, [pc, #68]	@ (80010c8 <MX_ETH_Init+0x84>)
 8001082:	4a14      	ldr	r2, [pc, #80]	@ (80010d4 <MX_ETH_Init+0x90>)
 8001084:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001086:	4b10      	ldr	r3, [pc, #64]	@ (80010c8 <MX_ETH_Init+0x84>)
 8001088:	4a13      	ldr	r2, [pc, #76]	@ (80010d8 <MX_ETH_Init+0x94>)
 800108a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800108c:	4b0e      	ldr	r3, [pc, #56]	@ (80010c8 <MX_ETH_Init+0x84>)
 800108e:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8001092:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001094:	480c      	ldr	r0, [pc, #48]	@ (80010c8 <MX_ETH_Init+0x84>)
 8001096:	f000 fdd9 	bl	8001c4c <HAL_ETH_Init>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80010a0:	f000 f9de 	bl	8001460 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80010a4:	2238      	movs	r2, #56	@ 0x38
 80010a6:	2100      	movs	r1, #0
 80010a8:	480c      	ldr	r0, [pc, #48]	@ (80010dc <MX_ETH_Init+0x98>)
 80010aa:	f006 f885 	bl	80071b8 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80010ae:	4b0b      	ldr	r3, [pc, #44]	@ (80010dc <MX_ETH_Init+0x98>)
 80010b0:	2221      	movs	r2, #33	@ 0x21
 80010b2:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80010b4:	4b09      	ldr	r3, [pc, #36]	@ (80010dc <MX_ETH_Init+0x98>)
 80010b6:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80010ba:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80010bc:	4b07      	ldr	r3, [pc, #28]	@ (80010dc <MX_ETH_Init+0x98>)
 80010be:	2200      	movs	r2, #0
 80010c0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	200001a8 	.word	0x200001a8
 80010cc:	40028000 	.word	0x40028000
 80010d0:	200007e8 	.word	0x200007e8
 80010d4:	20000108 	.word	0x20000108
 80010d8:	20000068 	.word	0x20000068
 80010dc:	20000030 	.word	0x20000030

080010e0 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80010e4:	4b17      	ldr	r3, [pc, #92]	@ (8001144 <MX_SPI5_Init+0x64>)
 80010e6:	4a18      	ldr	r2, [pc, #96]	@ (8001148 <MX_SPI5_Init+0x68>)
 80010e8:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80010ea:	4b16      	ldr	r3, [pc, #88]	@ (8001144 <MX_SPI5_Init+0x64>)
 80010ec:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80010f0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80010f2:	4b14      	ldr	r3, [pc, #80]	@ (8001144 <MX_SPI5_Init+0x64>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80010f8:	4b12      	ldr	r3, [pc, #72]	@ (8001144 <MX_SPI5_Init+0x64>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010fe:	4b11      	ldr	r3, [pc, #68]	@ (8001144 <MX_SPI5_Init+0x64>)
 8001100:	2200      	movs	r2, #0
 8001102:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001104:	4b0f      	ldr	r3, [pc, #60]	@ (8001144 <MX_SPI5_Init+0x64>)
 8001106:	2200      	movs	r2, #0
 8001108:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800110a:	4b0e      	ldr	r3, [pc, #56]	@ (8001144 <MX_SPI5_Init+0x64>)
 800110c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001110:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001112:	4b0c      	ldr	r3, [pc, #48]	@ (8001144 <MX_SPI5_Init+0x64>)
 8001114:	2220      	movs	r2, #32
 8001116:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001118:	4b0a      	ldr	r3, [pc, #40]	@ (8001144 <MX_SPI5_Init+0x64>)
 800111a:	2200      	movs	r2, #0
 800111c:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800111e:	4b09      	ldr	r3, [pc, #36]	@ (8001144 <MX_SPI5_Init+0x64>)
 8001120:	2200      	movs	r2, #0
 8001122:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001124:	4b07      	ldr	r3, [pc, #28]	@ (8001144 <MX_SPI5_Init+0x64>)
 8001126:	2200      	movs	r2, #0
 8001128:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 800112a:	4b06      	ldr	r3, [pc, #24]	@ (8001144 <MX_SPI5_Init+0x64>)
 800112c:	220a      	movs	r2, #10
 800112e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001130:	4804      	ldr	r0, [pc, #16]	@ (8001144 <MX_SPI5_Init+0x64>)
 8001132:	f002 f87b 	bl	800322c <HAL_SPI_Init>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 800113c:	f000 f990 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001140:	bf00      	nop
 8001142:	bd80      	pop	{r7, pc}
 8001144:	20000258 	.word	0x20000258
 8001148:	40015000 	.word	0x40015000

0800114c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001150:	4b11      	ldr	r3, [pc, #68]	@ (8001198 <MX_USART3_UART_Init+0x4c>)
 8001152:	4a12      	ldr	r2, [pc, #72]	@ (800119c <MX_USART3_UART_Init+0x50>)
 8001154:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001156:	4b10      	ldr	r3, [pc, #64]	@ (8001198 <MX_USART3_UART_Init+0x4c>)
 8001158:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800115c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800115e:	4b0e      	ldr	r3, [pc, #56]	@ (8001198 <MX_USART3_UART_Init+0x4c>)
 8001160:	2200      	movs	r2, #0
 8001162:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001164:	4b0c      	ldr	r3, [pc, #48]	@ (8001198 <MX_USART3_UART_Init+0x4c>)
 8001166:	2200      	movs	r2, #0
 8001168:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800116a:	4b0b      	ldr	r3, [pc, #44]	@ (8001198 <MX_USART3_UART_Init+0x4c>)
 800116c:	2200      	movs	r2, #0
 800116e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001170:	4b09      	ldr	r3, [pc, #36]	@ (8001198 <MX_USART3_UART_Init+0x4c>)
 8001172:	220c      	movs	r2, #12
 8001174:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001176:	4b08      	ldr	r3, [pc, #32]	@ (8001198 <MX_USART3_UART_Init+0x4c>)
 8001178:	2200      	movs	r2, #0
 800117a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800117c:	4b06      	ldr	r3, [pc, #24]	@ (8001198 <MX_USART3_UART_Init+0x4c>)
 800117e:	2200      	movs	r2, #0
 8001180:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001182:	4805      	ldr	r0, [pc, #20]	@ (8001198 <MX_USART3_UART_Init+0x4c>)
 8001184:	f002 fafc 	bl	8003780 <HAL_UART_Init>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800118e:	f000 f967 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	200002b0 	.word	0x200002b0
 800119c:	40004800 	.word	0x40004800

080011a0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80011a4:	4b14      	ldr	r3, [pc, #80]	@ (80011f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011a6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80011aa:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80011ac:	4b12      	ldr	r3, [pc, #72]	@ (80011f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011ae:	2204      	movs	r2, #4
 80011b0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80011b2:	4b11      	ldr	r3, [pc, #68]	@ (80011f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011b4:	2202      	movs	r2, #2
 80011b6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80011b8:	4b0f      	ldr	r3, [pc, #60]	@ (80011f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80011be:	4b0e      	ldr	r3, [pc, #56]	@ (80011f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011c0:	2202      	movs	r2, #2
 80011c2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80011c4:	4b0c      	ldr	r3, [pc, #48]	@ (80011f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011c6:	2201      	movs	r2, #1
 80011c8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80011ca:	4b0b      	ldr	r3, [pc, #44]	@ (80011f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80011d0:	4b09      	ldr	r3, [pc, #36]	@ (80011f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80011d6:	4b08      	ldr	r3, [pc, #32]	@ (80011f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011d8:	2201      	movs	r2, #1
 80011da:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80011dc:	4b06      	ldr	r3, [pc, #24]	@ (80011f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011de:	2200      	movs	r2, #0
 80011e0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80011e2:	4805      	ldr	r0, [pc, #20]	@ (80011f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011e4:	f001 fa7a 	bl	80026dc <HAL_PCD_Init>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80011ee:	f000 f937 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	200002f8 	.word	0x200002f8

080011fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b08c      	sub	sp, #48	@ 0x30
 8001200:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001202:	f107 031c 	add.w	r3, r7, #28
 8001206:	2200      	movs	r2, #0
 8001208:	601a      	str	r2, [r3, #0]
 800120a:	605a      	str	r2, [r3, #4]
 800120c:	609a      	str	r2, [r3, #8]
 800120e:	60da      	str	r2, [r3, #12]
 8001210:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001212:	2300      	movs	r3, #0
 8001214:	61bb      	str	r3, [r7, #24]
 8001216:	4b60      	ldr	r3, [pc, #384]	@ (8001398 <MX_GPIO_Init+0x19c>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121a:	4a5f      	ldr	r2, [pc, #380]	@ (8001398 <MX_GPIO_Init+0x19c>)
 800121c:	f043 0304 	orr.w	r3, r3, #4
 8001220:	6313      	str	r3, [r2, #48]	@ 0x30
 8001222:	4b5d      	ldr	r3, [pc, #372]	@ (8001398 <MX_GPIO_Init+0x19c>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001226:	f003 0304 	and.w	r3, r3, #4
 800122a:	61bb      	str	r3, [r7, #24]
 800122c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800122e:	2300      	movs	r3, #0
 8001230:	617b      	str	r3, [r7, #20]
 8001232:	4b59      	ldr	r3, [pc, #356]	@ (8001398 <MX_GPIO_Init+0x19c>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	4a58      	ldr	r2, [pc, #352]	@ (8001398 <MX_GPIO_Init+0x19c>)
 8001238:	f043 0320 	orr.w	r3, r3, #32
 800123c:	6313      	str	r3, [r2, #48]	@ 0x30
 800123e:	4b56      	ldr	r3, [pc, #344]	@ (8001398 <MX_GPIO_Init+0x19c>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001242:	f003 0320 	and.w	r3, r3, #32
 8001246:	617b      	str	r3, [r7, #20]
 8001248:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	613b      	str	r3, [r7, #16]
 800124e:	4b52      	ldr	r3, [pc, #328]	@ (8001398 <MX_GPIO_Init+0x19c>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001252:	4a51      	ldr	r2, [pc, #324]	@ (8001398 <MX_GPIO_Init+0x19c>)
 8001254:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001258:	6313      	str	r3, [r2, #48]	@ 0x30
 800125a:	4b4f      	ldr	r3, [pc, #316]	@ (8001398 <MX_GPIO_Init+0x19c>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001262:	613b      	str	r3, [r7, #16]
 8001264:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	60fb      	str	r3, [r7, #12]
 800126a:	4b4b      	ldr	r3, [pc, #300]	@ (8001398 <MX_GPIO_Init+0x19c>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126e:	4a4a      	ldr	r2, [pc, #296]	@ (8001398 <MX_GPIO_Init+0x19c>)
 8001270:	f043 0301 	orr.w	r3, r3, #1
 8001274:	6313      	str	r3, [r2, #48]	@ 0x30
 8001276:	4b48      	ldr	r3, [pc, #288]	@ (8001398 <MX_GPIO_Init+0x19c>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	60fb      	str	r3, [r7, #12]
 8001280:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	60bb      	str	r3, [r7, #8]
 8001286:	4b44      	ldr	r3, [pc, #272]	@ (8001398 <MX_GPIO_Init+0x19c>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128a:	4a43      	ldr	r2, [pc, #268]	@ (8001398 <MX_GPIO_Init+0x19c>)
 800128c:	f043 0302 	orr.w	r3, r3, #2
 8001290:	6313      	str	r3, [r2, #48]	@ 0x30
 8001292:	4b41      	ldr	r3, [pc, #260]	@ (8001398 <MX_GPIO_Init+0x19c>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001296:	f003 0302 	and.w	r3, r3, #2
 800129a:	60bb      	str	r3, [r7, #8]
 800129c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	607b      	str	r3, [r7, #4]
 80012a2:	4b3d      	ldr	r3, [pc, #244]	@ (8001398 <MX_GPIO_Init+0x19c>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a6:	4a3c      	ldr	r2, [pc, #240]	@ (8001398 <MX_GPIO_Init+0x19c>)
 80012a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ae:	4b3a      	ldr	r3, [pc, #232]	@ (8001398 <MX_GPIO_Init+0x19c>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012b6:	607b      	str	r3, [r7, #4]
 80012b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	603b      	str	r3, [r7, #0]
 80012be:	4b36      	ldr	r3, [pc, #216]	@ (8001398 <MX_GPIO_Init+0x19c>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c2:	4a35      	ldr	r2, [pc, #212]	@ (8001398 <MX_GPIO_Init+0x19c>)
 80012c4:	f043 0308 	orr.w	r3, r3, #8
 80012c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ca:	4b33      	ldr	r3, [pc, #204]	@ (8001398 <MX_GPIO_Init+0x19c>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ce:	f003 0308 	and.w	r3, r3, #8
 80012d2:	603b      	str	r3, [r7, #0]
 80012d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80012d6:	2200      	movs	r2, #0
 80012d8:	f244 0181 	movw	r1, #16513	@ 0x4081
 80012dc:	482f      	ldr	r0, [pc, #188]	@ (800139c <MX_GPIO_Init+0x1a0>)
 80012de:	f001 f9b1 	bl	8002644 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, CS_Pin|USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80012e2:	2200      	movs	r2, #0
 80012e4:	2141      	movs	r1, #65	@ 0x41
 80012e6:	482e      	ldr	r0, [pc, #184]	@ (80013a0 <MX_GPIO_Init+0x1a4>)
 80012e8:	f001 f9ac 	bl	8002644 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RESET_Pin|DC_RS_Pin, GPIO_PIN_RESET);
 80012ec:	2200      	movs	r2, #0
 80012ee:	2103      	movs	r1, #3
 80012f0:	482c      	ldr	r0, [pc, #176]	@ (80013a4 <MX_GPIO_Init+0x1a8>)
 80012f2:	f001 f9a7 	bl	8002644 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80012f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012fc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001300:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001302:	2300      	movs	r3, #0
 8001304:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001306:	f107 031c 	add.w	r3, r7, #28
 800130a:	4619      	mov	r1, r3
 800130c:	4826      	ldr	r0, [pc, #152]	@ (80013a8 <MX_GPIO_Init+0x1ac>)
 800130e:	f000 ffed 	bl	80022ec <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001312:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001316:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001318:	2301      	movs	r3, #1
 800131a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131c:	2300      	movs	r3, #0
 800131e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001320:	2300      	movs	r3, #0
 8001322:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001324:	f107 031c 	add.w	r3, r7, #28
 8001328:	4619      	mov	r1, r3
 800132a:	481c      	ldr	r0, [pc, #112]	@ (800139c <MX_GPIO_Init+0x1a0>)
 800132c:	f000 ffde 	bl	80022ec <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = CS_Pin|USB_PowerSwitchOn_Pin;
 8001330:	2341      	movs	r3, #65	@ 0x41
 8001332:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001334:	2301      	movs	r3, #1
 8001336:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001338:	2300      	movs	r3, #0
 800133a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133c:	2300      	movs	r3, #0
 800133e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001340:	f107 031c 	add.w	r3, r7, #28
 8001344:	4619      	mov	r1, r3
 8001346:	4816      	ldr	r0, [pc, #88]	@ (80013a0 <MX_GPIO_Init+0x1a4>)
 8001348:	f000 ffd0 	bl	80022ec <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800134c:	2380      	movs	r3, #128	@ 0x80
 800134e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001350:	2300      	movs	r3, #0
 8001352:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001354:	2300      	movs	r3, #0
 8001356:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001358:	f107 031c 	add.w	r3, r7, #28
 800135c:	4619      	mov	r1, r3
 800135e:	4810      	ldr	r0, [pc, #64]	@ (80013a0 <MX_GPIO_Init+0x1a4>)
 8001360:	f000 ffc4 	bl	80022ec <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_Pin DC_RS_Pin */
  GPIO_InitStruct.Pin = RESET_Pin|DC_RS_Pin;
 8001364:	2303      	movs	r3, #3
 8001366:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001368:	2301      	movs	r3, #1
 800136a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136c:	2300      	movs	r3, #0
 800136e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001370:	2300      	movs	r3, #0
 8001372:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001374:	f107 031c 	add.w	r3, r7, #28
 8001378:	4619      	mov	r1, r3
 800137a:	480a      	ldr	r0, [pc, #40]	@ (80013a4 <MX_GPIO_Init+0x1a8>)
 800137c:	f000 ffb6 	bl	80022ec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001380:	2200      	movs	r2, #0
 8001382:	2105      	movs	r1, #5
 8001384:	2028      	movs	r0, #40	@ 0x28
 8001386:	f000 fc2a 	bl	8001bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800138a:	2028      	movs	r0, #40	@ 0x28
 800138c:	f000 fc43 	bl	8001c16 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001390:	bf00      	nop
 8001392:	3730      	adds	r7, #48	@ 0x30
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	40023800 	.word	0x40023800
 800139c:	40020400 	.word	0x40020400
 80013a0:	40021800 	.word	0x40021800
 80013a4:	40020c00 	.word	0x40020c00
 80013a8:	40020800 	.word	0x40020800

080013ac <LCD_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_LCD_Task */
void LCD_Task(void *argument)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af02      	add	r7, sp, #8
 80013b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	LcdState_t receivedState;

	ILI9341_Fill_Screen(WHITE);
 80013b4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80013b8:	f7ff fc4a 	bl	8000c50 <ILI9341_Fill_Screen>
  /* Infinite loop */
	for(;;)
	{
		if(osMessageQueueGet(lcdQueueHandle, &receivedState, NULL, osWaitForever) == osOK)
 80013bc:	4b13      	ldr	r3, [pc, #76]	@ (800140c <LCD_Task+0x60>)
 80013be:	6818      	ldr	r0, [r3, #0]
 80013c0:	f107 010f 	add.w	r1, r7, #15
 80013c4:	f04f 33ff 	mov.w	r3, #4294967295
 80013c8:	2200      	movs	r2, #0
 80013ca:	f003 f987 	bl	80046dc <osMessageQueueGet>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d1f3      	bne.n	80013bc <LCD_Task+0x10>
		{
			HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 80013d4:	2101      	movs	r1, #1
 80013d6:	480e      	ldr	r0, [pc, #56]	@ (8001410 <LCD_Task+0x64>)
 80013d8:	f001 f94d 	bl	8002676 <HAL_GPIO_TogglePin>
			switch(receivedState)
 80013dc:	7bfb      	ldrb	r3, [r7, #15]
 80013de:	2b01      	cmp	r3, #1
 80013e0:	d002      	beq.n	80013e8 <LCD_Task+0x3c>
 80013e2:	2b02      	cmp	r3, #2
 80013e4:	d004      	beq.n	80013f0 <LCD_Task+0x44>
			case LCD_STATE_DRAW_TEXT:
				ILI9341_Draw_Text("Hello World", 50, 100, BLACK, 2, GREEN);
				break;

			default:
				break;
 80013e6:	e00f      	b.n	8001408 <LCD_Task+0x5c>
				ILI9341_Fill_Screen(BLACK);
 80013e8:	2000      	movs	r0, #0
 80013ea:	f7ff fc31 	bl	8000c50 <ILI9341_Fill_Screen>
				break;
 80013ee:	e00b      	b.n	8001408 <LCD_Task+0x5c>
				ILI9341_Draw_Text("Hello World", 50, 100, BLACK, 2, GREEN);
 80013f0:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80013f4:	9301      	str	r3, [sp, #4]
 80013f6:	2302      	movs	r3, #2
 80013f8:	9300      	str	r3, [sp, #0]
 80013fa:	2300      	movs	r3, #0
 80013fc:	2264      	movs	r2, #100	@ 0x64
 80013fe:	2132      	movs	r1, #50	@ 0x32
 8001400:	4804      	ldr	r0, [pc, #16]	@ (8001414 <LCD_Task+0x68>)
 8001402:	f7ff f925 	bl	8000650 <ILI9341_Draw_Text>
				break;
 8001406:	bf00      	nop
		if(osMessageQueueGet(lcdQueueHandle, &receivedState, NULL, osWaitForever) == osOK)
 8001408:	e7d8      	b.n	80013bc <LCD_Task+0x10>
 800140a:	bf00      	nop
 800140c:	200007e0 	.word	0x200007e0
 8001410:	40020400 	.word	0x40020400
 8001414:	08007258 	.word	0x08007258

08001418 <HAL_GPIO_EXTI_Callback>:
		}
	}
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	4603      	mov	r3, r0
 8001420:	80fb      	strh	r3, [r7, #6]
	if(GPIO_PIN == USER_Btn_Pin)
 8001422:	88fb      	ldrh	r3, [r7, #6]
 8001424:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001428:	d111      	bne.n	800144e <HAL_GPIO_EXTI_Callback+0x36>
	{
		if(currentLcdState == LCD_STATE_FILL)
 800142a:	4b0b      	ldr	r3, [pc, #44]	@ (8001458 <HAL_GPIO_EXTI_Callback+0x40>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	2b01      	cmp	r3, #1
 8001430:	d103      	bne.n	800143a <HAL_GPIO_EXTI_Callback+0x22>
		{
			currentLcdState = LCD_STATE_DRAW_TEXT;
 8001432:	4b09      	ldr	r3, [pc, #36]	@ (8001458 <HAL_GPIO_EXTI_Callback+0x40>)
 8001434:	2202      	movs	r2, #2
 8001436:	701a      	strb	r2, [r3, #0]
 8001438:	e002      	b.n	8001440 <HAL_GPIO_EXTI_Callback+0x28>
		}
		else
		{
			currentLcdState = LCD_STATE_FILL;
 800143a:	4b07      	ldr	r3, [pc, #28]	@ (8001458 <HAL_GPIO_EXTI_Callback+0x40>)
 800143c:	2201      	movs	r2, #1
 800143e:	701a      	strb	r2, [r3, #0]
		}
		osMessageQueuePut(lcdQueueHandle, &currentLcdState, 0, 0);
 8001440:	4b06      	ldr	r3, [pc, #24]	@ (800145c <HAL_GPIO_EXTI_Callback+0x44>)
 8001442:	6818      	ldr	r0, [r3, #0]
 8001444:	2300      	movs	r3, #0
 8001446:	2200      	movs	r2, #0
 8001448:	4903      	ldr	r1, [pc, #12]	@ (8001458 <HAL_GPIO_EXTI_Callback+0x40>)
 800144a:	f003 f8e7 	bl	800461c <osMessageQueuePut>
	}
}
 800144e:	bf00      	nop
 8001450:	3708      	adds	r7, #8
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	200007e4 	.word	0x200007e4
 800145c:	200007e0 	.word	0x200007e0

08001460 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001464:	b672      	cpsid	i
}
 8001466:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001468:	bf00      	nop
 800146a:	e7fd      	b.n	8001468 <Error_Handler+0x8>

0800146c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	607b      	str	r3, [r7, #4]
 8001476:	4b12      	ldr	r3, [pc, #72]	@ (80014c0 <HAL_MspInit+0x54>)
 8001478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800147a:	4a11      	ldr	r2, [pc, #68]	@ (80014c0 <HAL_MspInit+0x54>)
 800147c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001480:	6453      	str	r3, [r2, #68]	@ 0x44
 8001482:	4b0f      	ldr	r3, [pc, #60]	@ (80014c0 <HAL_MspInit+0x54>)
 8001484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001486:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800148a:	607b      	str	r3, [r7, #4]
 800148c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	603b      	str	r3, [r7, #0]
 8001492:	4b0b      	ldr	r3, [pc, #44]	@ (80014c0 <HAL_MspInit+0x54>)
 8001494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001496:	4a0a      	ldr	r2, [pc, #40]	@ (80014c0 <HAL_MspInit+0x54>)
 8001498:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800149c:	6413      	str	r3, [r2, #64]	@ 0x40
 800149e:	4b08      	ldr	r3, [pc, #32]	@ (80014c0 <HAL_MspInit+0x54>)
 80014a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014a6:	603b      	str	r3, [r7, #0]
 80014a8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80014aa:	2200      	movs	r2, #0
 80014ac:	210f      	movs	r1, #15
 80014ae:	f06f 0001 	mvn.w	r0, #1
 80014b2:	f000 fb94 	bl	8001bde <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014b6:	bf00      	nop
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	40023800 	.word	0x40023800

080014c4 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b08e      	sub	sp, #56	@ 0x38
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
 80014da:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a55      	ldr	r2, [pc, #340]	@ (8001638 <HAL_ETH_MspInit+0x174>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	f040 80a4 	bne.w	8001630 <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80014e8:	2300      	movs	r3, #0
 80014ea:	623b      	str	r3, [r7, #32]
 80014ec:	4b53      	ldr	r3, [pc, #332]	@ (800163c <HAL_ETH_MspInit+0x178>)
 80014ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f0:	4a52      	ldr	r2, [pc, #328]	@ (800163c <HAL_ETH_MspInit+0x178>)
 80014f2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80014f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80014f8:	4b50      	ldr	r3, [pc, #320]	@ (800163c <HAL_ETH_MspInit+0x178>)
 80014fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001500:	623b      	str	r3, [r7, #32]
 8001502:	6a3b      	ldr	r3, [r7, #32]
 8001504:	2300      	movs	r3, #0
 8001506:	61fb      	str	r3, [r7, #28]
 8001508:	4b4c      	ldr	r3, [pc, #304]	@ (800163c <HAL_ETH_MspInit+0x178>)
 800150a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150c:	4a4b      	ldr	r2, [pc, #300]	@ (800163c <HAL_ETH_MspInit+0x178>)
 800150e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001512:	6313      	str	r3, [r2, #48]	@ 0x30
 8001514:	4b49      	ldr	r3, [pc, #292]	@ (800163c <HAL_ETH_MspInit+0x178>)
 8001516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001518:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800151c:	61fb      	str	r3, [r7, #28]
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	2300      	movs	r3, #0
 8001522:	61bb      	str	r3, [r7, #24]
 8001524:	4b45      	ldr	r3, [pc, #276]	@ (800163c <HAL_ETH_MspInit+0x178>)
 8001526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001528:	4a44      	ldr	r2, [pc, #272]	@ (800163c <HAL_ETH_MspInit+0x178>)
 800152a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800152e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001530:	4b42      	ldr	r3, [pc, #264]	@ (800163c <HAL_ETH_MspInit+0x178>)
 8001532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001534:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001538:	61bb      	str	r3, [r7, #24]
 800153a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800153c:	2300      	movs	r3, #0
 800153e:	617b      	str	r3, [r7, #20]
 8001540:	4b3e      	ldr	r3, [pc, #248]	@ (800163c <HAL_ETH_MspInit+0x178>)
 8001542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001544:	4a3d      	ldr	r2, [pc, #244]	@ (800163c <HAL_ETH_MspInit+0x178>)
 8001546:	f043 0304 	orr.w	r3, r3, #4
 800154a:	6313      	str	r3, [r2, #48]	@ 0x30
 800154c:	4b3b      	ldr	r3, [pc, #236]	@ (800163c <HAL_ETH_MspInit+0x178>)
 800154e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001550:	f003 0304 	and.w	r3, r3, #4
 8001554:	617b      	str	r3, [r7, #20]
 8001556:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001558:	2300      	movs	r3, #0
 800155a:	613b      	str	r3, [r7, #16]
 800155c:	4b37      	ldr	r3, [pc, #220]	@ (800163c <HAL_ETH_MspInit+0x178>)
 800155e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001560:	4a36      	ldr	r2, [pc, #216]	@ (800163c <HAL_ETH_MspInit+0x178>)
 8001562:	f043 0301 	orr.w	r3, r3, #1
 8001566:	6313      	str	r3, [r2, #48]	@ 0x30
 8001568:	4b34      	ldr	r3, [pc, #208]	@ (800163c <HAL_ETH_MspInit+0x178>)
 800156a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156c:	f003 0301 	and.w	r3, r3, #1
 8001570:	613b      	str	r3, [r7, #16]
 8001572:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001574:	2300      	movs	r3, #0
 8001576:	60fb      	str	r3, [r7, #12]
 8001578:	4b30      	ldr	r3, [pc, #192]	@ (800163c <HAL_ETH_MspInit+0x178>)
 800157a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157c:	4a2f      	ldr	r2, [pc, #188]	@ (800163c <HAL_ETH_MspInit+0x178>)
 800157e:	f043 0302 	orr.w	r3, r3, #2
 8001582:	6313      	str	r3, [r2, #48]	@ 0x30
 8001584:	4b2d      	ldr	r3, [pc, #180]	@ (800163c <HAL_ETH_MspInit+0x178>)
 8001586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001588:	f003 0302 	and.w	r3, r3, #2
 800158c:	60fb      	str	r3, [r7, #12]
 800158e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001590:	2300      	movs	r3, #0
 8001592:	60bb      	str	r3, [r7, #8]
 8001594:	4b29      	ldr	r3, [pc, #164]	@ (800163c <HAL_ETH_MspInit+0x178>)
 8001596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001598:	4a28      	ldr	r2, [pc, #160]	@ (800163c <HAL_ETH_MspInit+0x178>)
 800159a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800159e:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a0:	4b26      	ldr	r3, [pc, #152]	@ (800163c <HAL_ETH_MspInit+0x178>)
 80015a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015a8:	60bb      	str	r3, [r7, #8]
 80015aa:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80015ac:	2332      	movs	r3, #50	@ 0x32
 80015ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b0:	2302      	movs	r3, #2
 80015b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b4:	2300      	movs	r3, #0
 80015b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015b8:	2303      	movs	r3, #3
 80015ba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80015bc:	230b      	movs	r3, #11
 80015be:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015c4:	4619      	mov	r1, r3
 80015c6:	481e      	ldr	r0, [pc, #120]	@ (8001640 <HAL_ETH_MspInit+0x17c>)
 80015c8:	f000 fe90 	bl	80022ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80015cc:	2386      	movs	r3, #134	@ 0x86
 80015ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d0:	2302      	movs	r3, #2
 80015d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d4:	2300      	movs	r3, #0
 80015d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015d8:	2303      	movs	r3, #3
 80015da:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80015dc:	230b      	movs	r3, #11
 80015de:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015e4:	4619      	mov	r1, r3
 80015e6:	4817      	ldr	r0, [pc, #92]	@ (8001644 <HAL_ETH_MspInit+0x180>)
 80015e8:	f000 fe80 	bl	80022ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80015ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f2:	2302      	movs	r3, #2
 80015f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f6:	2300      	movs	r3, #0
 80015f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015fa:	2303      	movs	r3, #3
 80015fc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80015fe:	230b      	movs	r3, #11
 8001600:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001602:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001606:	4619      	mov	r1, r3
 8001608:	480f      	ldr	r0, [pc, #60]	@ (8001648 <HAL_ETH_MspInit+0x184>)
 800160a:	f000 fe6f 	bl	80022ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800160e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001612:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001614:	2302      	movs	r3, #2
 8001616:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001618:	2300      	movs	r3, #0
 800161a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161c:	2303      	movs	r3, #3
 800161e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001620:	230b      	movs	r3, #11
 8001622:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001624:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001628:	4619      	mov	r1, r3
 800162a:	4808      	ldr	r0, [pc, #32]	@ (800164c <HAL_ETH_MspInit+0x188>)
 800162c:	f000 fe5e 	bl	80022ec <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8001630:	bf00      	nop
 8001632:	3738      	adds	r7, #56	@ 0x38
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	40028000 	.word	0x40028000
 800163c:	40023800 	.word	0x40023800
 8001640:	40020800 	.word	0x40020800
 8001644:	40020000 	.word	0x40020000
 8001648:	40020400 	.word	0x40020400
 800164c:	40021800 	.word	0x40021800

08001650 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b08a      	sub	sp, #40	@ 0x28
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001658:	f107 0314 	add.w	r3, r7, #20
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	605a      	str	r2, [r3, #4]
 8001662:	609a      	str	r2, [r3, #8]
 8001664:	60da      	str	r2, [r3, #12]
 8001666:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a19      	ldr	r2, [pc, #100]	@ (80016d4 <HAL_SPI_MspInit+0x84>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d12c      	bne.n	80016cc <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	613b      	str	r3, [r7, #16]
 8001676:	4b18      	ldr	r3, [pc, #96]	@ (80016d8 <HAL_SPI_MspInit+0x88>)
 8001678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800167a:	4a17      	ldr	r2, [pc, #92]	@ (80016d8 <HAL_SPI_MspInit+0x88>)
 800167c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001680:	6453      	str	r3, [r2, #68]	@ 0x44
 8001682:	4b15      	ldr	r3, [pc, #84]	@ (80016d8 <HAL_SPI_MspInit+0x88>)
 8001684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001686:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800168a:	613b      	str	r3, [r7, #16]
 800168c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	60fb      	str	r3, [r7, #12]
 8001692:	4b11      	ldr	r3, [pc, #68]	@ (80016d8 <HAL_SPI_MspInit+0x88>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001696:	4a10      	ldr	r2, [pc, #64]	@ (80016d8 <HAL_SPI_MspInit+0x88>)
 8001698:	f043 0320 	orr.w	r3, r3, #32
 800169c:	6313      	str	r3, [r2, #48]	@ 0x30
 800169e:	4b0e      	ldr	r3, [pc, #56]	@ (80016d8 <HAL_SPI_MspInit+0x88>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a2:	f003 0320 	and.w	r3, r3, #32
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80016aa:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80016ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b0:	2302      	movs	r3, #2
 80016b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	2300      	movs	r3, #0
 80016b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016b8:	2303      	movs	r3, #3
 80016ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80016bc:	2305      	movs	r3, #5
 80016be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016c0:	f107 0314 	add.w	r3, r7, #20
 80016c4:	4619      	mov	r1, r3
 80016c6:	4805      	ldr	r0, [pc, #20]	@ (80016dc <HAL_SPI_MspInit+0x8c>)
 80016c8:	f000 fe10 	bl	80022ec <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 80016cc:	bf00      	nop
 80016ce:	3728      	adds	r7, #40	@ 0x28
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	40015000 	.word	0x40015000
 80016d8:	40023800 	.word	0x40023800
 80016dc:	40021400 	.word	0x40021400

080016e0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08a      	sub	sp, #40	@ 0x28
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e8:	f107 0314 	add.w	r3, r7, #20
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	60da      	str	r2, [r3, #12]
 80016f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a19      	ldr	r2, [pc, #100]	@ (8001764 <HAL_UART_MspInit+0x84>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d12c      	bne.n	800175c <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	613b      	str	r3, [r7, #16]
 8001706:	4b18      	ldr	r3, [pc, #96]	@ (8001768 <HAL_UART_MspInit+0x88>)
 8001708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800170a:	4a17      	ldr	r2, [pc, #92]	@ (8001768 <HAL_UART_MspInit+0x88>)
 800170c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001710:	6413      	str	r3, [r2, #64]	@ 0x40
 8001712:	4b15      	ldr	r3, [pc, #84]	@ (8001768 <HAL_UART_MspInit+0x88>)
 8001714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001716:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800171a:	613b      	str	r3, [r7, #16]
 800171c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800171e:	2300      	movs	r3, #0
 8001720:	60fb      	str	r3, [r7, #12]
 8001722:	4b11      	ldr	r3, [pc, #68]	@ (8001768 <HAL_UART_MspInit+0x88>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001726:	4a10      	ldr	r2, [pc, #64]	@ (8001768 <HAL_UART_MspInit+0x88>)
 8001728:	f043 0308 	orr.w	r3, r3, #8
 800172c:	6313      	str	r3, [r2, #48]	@ 0x30
 800172e:	4b0e      	ldr	r3, [pc, #56]	@ (8001768 <HAL_UART_MspInit+0x88>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001732:	f003 0308 	and.w	r3, r3, #8
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800173a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800173e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001740:	2302      	movs	r3, #2
 8001742:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001744:	2300      	movs	r3, #0
 8001746:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001748:	2303      	movs	r3, #3
 800174a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800174c:	2307      	movs	r3, #7
 800174e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001750:	f107 0314 	add.w	r3, r7, #20
 8001754:	4619      	mov	r1, r3
 8001756:	4805      	ldr	r0, [pc, #20]	@ (800176c <HAL_UART_MspInit+0x8c>)
 8001758:	f000 fdc8 	bl	80022ec <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 800175c:	bf00      	nop
 800175e:	3728      	adds	r7, #40	@ 0x28
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	40004800 	.word	0x40004800
 8001768:	40023800 	.word	0x40023800
 800176c:	40020c00 	.word	0x40020c00

08001770 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b08a      	sub	sp, #40	@ 0x28
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001778:	f107 0314 	add.w	r3, r7, #20
 800177c:	2200      	movs	r2, #0
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	605a      	str	r2, [r3, #4]
 8001782:	609a      	str	r2, [r3, #8]
 8001784:	60da      	str	r2, [r3, #12]
 8001786:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001790:	d13f      	bne.n	8001812 <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001792:	2300      	movs	r3, #0
 8001794:	613b      	str	r3, [r7, #16]
 8001796:	4b21      	ldr	r3, [pc, #132]	@ (800181c <HAL_PCD_MspInit+0xac>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179a:	4a20      	ldr	r2, [pc, #128]	@ (800181c <HAL_PCD_MspInit+0xac>)
 800179c:	f043 0301 	orr.w	r3, r3, #1
 80017a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a2:	4b1e      	ldr	r3, [pc, #120]	@ (800181c <HAL_PCD_MspInit+0xac>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a6:	f003 0301 	and.w	r3, r3, #1
 80017aa:	613b      	str	r3, [r7, #16]
 80017ac:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80017ae:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80017b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b4:	2302      	movs	r3, #2
 80017b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b8:	2300      	movs	r3, #0
 80017ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017bc:	2303      	movs	r3, #3
 80017be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80017c0:	230a      	movs	r3, #10
 80017c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017c4:	f107 0314 	add.w	r3, r7, #20
 80017c8:	4619      	mov	r1, r3
 80017ca:	4815      	ldr	r0, [pc, #84]	@ (8001820 <HAL_PCD_MspInit+0xb0>)
 80017cc:	f000 fd8e 	bl	80022ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80017d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017d6:	2300      	movs	r3, #0
 80017d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017da:	2300      	movs	r3, #0
 80017dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80017de:	f107 0314 	add.w	r3, r7, #20
 80017e2:	4619      	mov	r1, r3
 80017e4:	480e      	ldr	r0, [pc, #56]	@ (8001820 <HAL_PCD_MspInit+0xb0>)
 80017e6:	f000 fd81 	bl	80022ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80017ea:	4b0c      	ldr	r3, [pc, #48]	@ (800181c <HAL_PCD_MspInit+0xac>)
 80017ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017ee:	4a0b      	ldr	r2, [pc, #44]	@ (800181c <HAL_PCD_MspInit+0xac>)
 80017f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017f4:	6353      	str	r3, [r2, #52]	@ 0x34
 80017f6:	2300      	movs	r3, #0
 80017f8:	60fb      	str	r3, [r7, #12]
 80017fa:	4b08      	ldr	r3, [pc, #32]	@ (800181c <HAL_PCD_MspInit+0xac>)
 80017fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017fe:	4a07      	ldr	r2, [pc, #28]	@ (800181c <HAL_PCD_MspInit+0xac>)
 8001800:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001804:	6453      	str	r3, [r2, #68]	@ 0x44
 8001806:	4b05      	ldr	r3, [pc, #20]	@ (800181c <HAL_PCD_MspInit+0xac>)
 8001808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800180a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001812:	bf00      	nop
 8001814:	3728      	adds	r7, #40	@ 0x28
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	40023800 	.word	0x40023800
 8001820:	40020000 	.word	0x40020000

08001824 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001828:	bf00      	nop
 800182a:	e7fd      	b.n	8001828 <NMI_Handler+0x4>

0800182c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001830:	bf00      	nop
 8001832:	e7fd      	b.n	8001830 <HardFault_Handler+0x4>

08001834 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001838:	bf00      	nop
 800183a:	e7fd      	b.n	8001838 <MemManage_Handler+0x4>

0800183c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001840:	bf00      	nop
 8001842:	e7fd      	b.n	8001840 <BusFault_Handler+0x4>

08001844 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001848:	bf00      	nop
 800184a:	e7fd      	b.n	8001848 <UsageFault_Handler+0x4>

0800184c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001850:	bf00      	nop
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr

0800185a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800185a:	b580      	push	{r7, lr}
 800185c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800185e:	f000 f89f 	bl	80019a0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001862:	f004 fc2d 	bl	80060c0 <xTaskGetSchedulerState>
 8001866:	4603      	mov	r3, r0
 8001868:	2b01      	cmp	r3, #1
 800186a:	d001      	beq.n	8001870 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800186c:	f005 fa24 	bl	8006cb8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001870:	bf00      	nop
 8001872:	bd80      	pop	{r7, pc}

08001874 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8001878:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800187c:	f000 ff16 	bl	80026ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001880:	bf00      	nop
 8001882:	bd80      	pop	{r7, pc}

08001884 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001888:	4b06      	ldr	r3, [pc, #24]	@ (80018a4 <SystemInit+0x20>)
 800188a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800188e:	4a05      	ldr	r2, [pc, #20]	@ (80018a4 <SystemInit+0x20>)
 8001890:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001894:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001898:	bf00      	nop
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	e000ed00 	.word	0xe000ed00

080018a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80018a8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018e0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80018ac:	f7ff ffea 	bl	8001884 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018b0:	480c      	ldr	r0, [pc, #48]	@ (80018e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018b2:	490d      	ldr	r1, [pc, #52]	@ (80018e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018b4:	4a0d      	ldr	r2, [pc, #52]	@ (80018ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018b8:	e002      	b.n	80018c0 <LoopCopyDataInit>

080018ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018be:	3304      	adds	r3, #4

080018c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018c4:	d3f9      	bcc.n	80018ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018c6:	4a0a      	ldr	r2, [pc, #40]	@ (80018f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018c8:	4c0a      	ldr	r4, [pc, #40]	@ (80018f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80018ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018cc:	e001      	b.n	80018d2 <LoopFillZerobss>

080018ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018d0:	3204      	adds	r2, #4

080018d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018d4:	d3fb      	bcc.n	80018ce <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80018d6:	f005 fc77 	bl	80071c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018da:	f7ff fb05 	bl	8000ee8 <main>
  bx  lr    
 80018de:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80018e0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80018e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018e8:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80018ec:	08007520 	.word	0x08007520
  ldr r2, =_sbss
 80018f0:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80018f4:	20005144 	.word	0x20005144

080018f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018f8:	e7fe      	b.n	80018f8 <ADC_IRQHandler>
	...

080018fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001900:	4b0e      	ldr	r3, [pc, #56]	@ (800193c <HAL_Init+0x40>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a0d      	ldr	r2, [pc, #52]	@ (800193c <HAL_Init+0x40>)
 8001906:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800190a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800190c:	4b0b      	ldr	r3, [pc, #44]	@ (800193c <HAL_Init+0x40>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a0a      	ldr	r2, [pc, #40]	@ (800193c <HAL_Init+0x40>)
 8001912:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001916:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001918:	4b08      	ldr	r3, [pc, #32]	@ (800193c <HAL_Init+0x40>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a07      	ldr	r2, [pc, #28]	@ (800193c <HAL_Init+0x40>)
 800191e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001922:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001924:	2003      	movs	r0, #3
 8001926:	f000 f94f 	bl	8001bc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800192a:	200f      	movs	r0, #15
 800192c:	f000 f808 	bl	8001940 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001930:	f7ff fd9c 	bl	800146c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	40023c00 	.word	0x40023c00

08001940 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001948:	4b12      	ldr	r3, [pc, #72]	@ (8001994 <HAL_InitTick+0x54>)
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	4b12      	ldr	r3, [pc, #72]	@ (8001998 <HAL_InitTick+0x58>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	4619      	mov	r1, r3
 8001952:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001956:	fbb3 f3f1 	udiv	r3, r3, r1
 800195a:	fbb2 f3f3 	udiv	r3, r2, r3
 800195e:	4618      	mov	r0, r3
 8001960:	f000 f967 	bl	8001c32 <HAL_SYSTICK_Config>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e00e      	b.n	800198c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2b0f      	cmp	r3, #15
 8001972:	d80a      	bhi.n	800198a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001974:	2200      	movs	r2, #0
 8001976:	6879      	ldr	r1, [r7, #4]
 8001978:	f04f 30ff 	mov.w	r0, #4294967295
 800197c:	f000 f92f 	bl	8001bde <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001980:	4a06      	ldr	r2, [pc, #24]	@ (800199c <HAL_InitTick+0x5c>)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001986:	2300      	movs	r3, #0
 8001988:	e000      	b.n	800198c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
}
 800198c:	4618      	mov	r0, r3
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	20000004 	.word	0x20000004
 8001998:	2000000c 	.word	0x2000000c
 800199c:	20000008 	.word	0x20000008

080019a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019a4:	4b06      	ldr	r3, [pc, #24]	@ (80019c0 <HAL_IncTick+0x20>)
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	461a      	mov	r2, r3
 80019aa:	4b06      	ldr	r3, [pc, #24]	@ (80019c4 <HAL_IncTick+0x24>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4413      	add	r3, r2
 80019b0:	4a04      	ldr	r2, [pc, #16]	@ (80019c4 <HAL_IncTick+0x24>)
 80019b2:	6013      	str	r3, [r2, #0]
}
 80019b4:	bf00      	nop
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	2000000c 	.word	0x2000000c
 80019c4:	200007f0 	.word	0x200007f0

080019c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  return uwTick;
 80019cc:	4b03      	ldr	r3, [pc, #12]	@ (80019dc <HAL_GetTick+0x14>)
 80019ce:	681b      	ldr	r3, [r3, #0]
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	200007f0 	.word	0x200007f0

080019e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019e8:	f7ff ffee 	bl	80019c8 <HAL_GetTick>
 80019ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019f8:	d005      	beq.n	8001a06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001a24 <HAL_Delay+0x44>)
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	461a      	mov	r2, r3
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	4413      	add	r3, r2
 8001a04:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a06:	bf00      	nop
 8001a08:	f7ff ffde 	bl	80019c8 <HAL_GetTick>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	68fa      	ldr	r2, [r7, #12]
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d8f7      	bhi.n	8001a08 <HAL_Delay+0x28>
  {
  }
}
 8001a18:	bf00      	nop
 8001a1a:	bf00      	nop
 8001a1c:	3710      	adds	r7, #16
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	2000000c 	.word	0x2000000c

08001a28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b085      	sub	sp, #20
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	f003 0307 	and.w	r3, r3, #7
 8001a36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a38:	4b0c      	ldr	r3, [pc, #48]	@ (8001a6c <__NVIC_SetPriorityGrouping+0x44>)
 8001a3a:	68db      	ldr	r3, [r3, #12]
 8001a3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a3e:	68ba      	ldr	r2, [r7, #8]
 8001a40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a44:	4013      	ands	r3, r2
 8001a46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a5a:	4a04      	ldr	r2, [pc, #16]	@ (8001a6c <__NVIC_SetPriorityGrouping+0x44>)
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	60d3      	str	r3, [r2, #12]
}
 8001a60:	bf00      	nop
 8001a62:	3714      	adds	r7, #20
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr
 8001a6c:	e000ed00 	.word	0xe000ed00

08001a70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a74:	4b04      	ldr	r3, [pc, #16]	@ (8001a88 <__NVIC_GetPriorityGrouping+0x18>)
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	0a1b      	lsrs	r3, r3, #8
 8001a7a:	f003 0307 	and.w	r3, r3, #7
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr
 8001a88:	e000ed00 	.word	0xe000ed00

08001a8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	4603      	mov	r3, r0
 8001a94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	db0b      	blt.n	8001ab6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a9e:	79fb      	ldrb	r3, [r7, #7]
 8001aa0:	f003 021f 	and.w	r2, r3, #31
 8001aa4:	4907      	ldr	r1, [pc, #28]	@ (8001ac4 <__NVIC_EnableIRQ+0x38>)
 8001aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aaa:	095b      	lsrs	r3, r3, #5
 8001aac:	2001      	movs	r0, #1
 8001aae:	fa00 f202 	lsl.w	r2, r0, r2
 8001ab2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ab6:	bf00      	nop
 8001ab8:	370c      	adds	r7, #12
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	e000e100 	.word	0xe000e100

08001ac8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	4603      	mov	r3, r0
 8001ad0:	6039      	str	r1, [r7, #0]
 8001ad2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ad4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	db0a      	blt.n	8001af2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	b2da      	uxtb	r2, r3
 8001ae0:	490c      	ldr	r1, [pc, #48]	@ (8001b14 <__NVIC_SetPriority+0x4c>)
 8001ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae6:	0112      	lsls	r2, r2, #4
 8001ae8:	b2d2      	uxtb	r2, r2
 8001aea:	440b      	add	r3, r1
 8001aec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001af0:	e00a      	b.n	8001b08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	b2da      	uxtb	r2, r3
 8001af6:	4908      	ldr	r1, [pc, #32]	@ (8001b18 <__NVIC_SetPriority+0x50>)
 8001af8:	79fb      	ldrb	r3, [r7, #7]
 8001afa:	f003 030f 	and.w	r3, r3, #15
 8001afe:	3b04      	subs	r3, #4
 8001b00:	0112      	lsls	r2, r2, #4
 8001b02:	b2d2      	uxtb	r2, r2
 8001b04:	440b      	add	r3, r1
 8001b06:	761a      	strb	r2, [r3, #24]
}
 8001b08:	bf00      	nop
 8001b0a:	370c      	adds	r7, #12
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr
 8001b14:	e000e100 	.word	0xe000e100
 8001b18:	e000ed00 	.word	0xe000ed00

08001b1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b089      	sub	sp, #36	@ 0x24
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	60f8      	str	r0, [r7, #12]
 8001b24:	60b9      	str	r1, [r7, #8]
 8001b26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	f003 0307 	and.w	r3, r3, #7
 8001b2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b30:	69fb      	ldr	r3, [r7, #28]
 8001b32:	f1c3 0307 	rsb	r3, r3, #7
 8001b36:	2b04      	cmp	r3, #4
 8001b38:	bf28      	it	cs
 8001b3a:	2304      	movcs	r3, #4
 8001b3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b3e:	69fb      	ldr	r3, [r7, #28]
 8001b40:	3304      	adds	r3, #4
 8001b42:	2b06      	cmp	r3, #6
 8001b44:	d902      	bls.n	8001b4c <NVIC_EncodePriority+0x30>
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	3b03      	subs	r3, #3
 8001b4a:	e000      	b.n	8001b4e <NVIC_EncodePriority+0x32>
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b50:	f04f 32ff 	mov.w	r2, #4294967295
 8001b54:	69bb      	ldr	r3, [r7, #24]
 8001b56:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5a:	43da      	mvns	r2, r3
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	401a      	ands	r2, r3
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b64:	f04f 31ff 	mov.w	r1, #4294967295
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b6e:	43d9      	mvns	r1, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b74:	4313      	orrs	r3, r2
         );
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3724      	adds	r7, #36	@ 0x24
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
	...

08001b84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	3b01      	subs	r3, #1
 8001b90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b94:	d301      	bcc.n	8001b9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b96:	2301      	movs	r3, #1
 8001b98:	e00f      	b.n	8001bba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001bc4 <SysTick_Config+0x40>)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	3b01      	subs	r3, #1
 8001ba0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ba2:	210f      	movs	r1, #15
 8001ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ba8:	f7ff ff8e 	bl	8001ac8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bac:	4b05      	ldr	r3, [pc, #20]	@ (8001bc4 <SysTick_Config+0x40>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bb2:	4b04      	ldr	r3, [pc, #16]	@ (8001bc4 <SysTick_Config+0x40>)
 8001bb4:	2207      	movs	r2, #7
 8001bb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	e000e010 	.word	0xe000e010

08001bc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f7ff ff29 	bl	8001a28 <__NVIC_SetPriorityGrouping>
}
 8001bd6:	bf00      	nop
 8001bd8:	3708      	adds	r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}

08001bde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b086      	sub	sp, #24
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	4603      	mov	r3, r0
 8001be6:	60b9      	str	r1, [r7, #8]
 8001be8:	607a      	str	r2, [r7, #4]
 8001bea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bec:	2300      	movs	r3, #0
 8001bee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bf0:	f7ff ff3e 	bl	8001a70 <__NVIC_GetPriorityGrouping>
 8001bf4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bf6:	687a      	ldr	r2, [r7, #4]
 8001bf8:	68b9      	ldr	r1, [r7, #8]
 8001bfa:	6978      	ldr	r0, [r7, #20]
 8001bfc:	f7ff ff8e 	bl	8001b1c <NVIC_EncodePriority>
 8001c00:	4602      	mov	r2, r0
 8001c02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c06:	4611      	mov	r1, r2
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f7ff ff5d 	bl	8001ac8 <__NVIC_SetPriority>
}
 8001c0e:	bf00      	nop
 8001c10:	3718      	adds	r7, #24
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}

08001c16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c16:	b580      	push	{r7, lr}
 8001c18:	b082      	sub	sp, #8
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7ff ff31 	bl	8001a8c <__NVIC_EnableIRQ>
}
 8001c2a:	bf00      	nop
 8001c2c:	3708      	adds	r7, #8
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}

08001c32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b082      	sub	sp, #8
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f7ff ffa2 	bl	8001b84 <SysTick_Config>
 8001c40:	4603      	mov	r3, r0
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
	...

08001c4c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b084      	sub	sp, #16
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d101      	bne.n	8001c5e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e08a      	b.n	8001d74 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d106      	bne.n	8001c76 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2220      	movs	r2, #32
 8001c6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f7ff fc27 	bl	80014c4 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c76:	2300      	movs	r3, #0
 8001c78:	60bb      	str	r3, [r7, #8]
 8001c7a:	4b40      	ldr	r3, [pc, #256]	@ (8001d7c <HAL_ETH_Init+0x130>)
 8001c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c7e:	4a3f      	ldr	r2, [pc, #252]	@ (8001d7c <HAL_ETH_Init+0x130>)
 8001c80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c84:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c86:	4b3d      	ldr	r3, [pc, #244]	@ (8001d7c <HAL_ETH_Init+0x130>)
 8001c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c8e:	60bb      	str	r3, [r7, #8]
 8001c90:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001c92:	4b3b      	ldr	r3, [pc, #236]	@ (8001d80 <HAL_ETH_Init+0x134>)
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	4a3a      	ldr	r2, [pc, #232]	@ (8001d80 <HAL_ETH_Init+0x134>)
 8001c98:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001c9c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001c9e:	4b38      	ldr	r3, [pc, #224]	@ (8001d80 <HAL_ETH_Init+0x134>)
 8001ca0:	685a      	ldr	r2, [r3, #4]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	4936      	ldr	r1, [pc, #216]	@ (8001d80 <HAL_ETH_Init+0x134>)
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001cac:	4b34      	ldr	r3, [pc, #208]	@ (8001d80 <HAL_ETH_Init+0x134>)
 8001cae:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	687a      	ldr	r2, [r7, #4]
 8001cbc:	6812      	ldr	r2, [r2, #0]
 8001cbe:	f043 0301 	orr.w	r3, r3, #1
 8001cc2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001cc6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001cc8:	f7ff fe7e 	bl	80019c8 <HAL_GetTick>
 8001ccc:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001cce:	e011      	b.n	8001cf4 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001cd0:	f7ff fe7a 	bl	80019c8 <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001cde:	d909      	bls.n	8001cf4 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2204      	movs	r2, #4
 8001ce4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	22e0      	movs	r2, #224	@ 0xe0
 8001cec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e03f      	b.n	8001d74 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0301 	and.w	r3, r3, #1
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d1e4      	bne.n	8001cd0 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	f000 f97a 	bl	8002000 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	f000 fa25 	bl	800215c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f000 fa7b 	bl	800220e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	2100      	movs	r1, #0
 8001d20:	6878      	ldr	r0, [r7, #4]
 8001d22:	f000 f9e3 	bl	80020ec <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8001d34:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8001d3e:	687a      	ldr	r2, [r7, #4]
 8001d40:	6812      	ldr	r2, [r2, #0]
 8001d42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d46:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001d4a:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8001d5e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2200      	movs	r2, #0
 8001d66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2210      	movs	r2, #16
 8001d6e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001d72:	2300      	movs	r3, #0
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3710      	adds	r7, #16
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40023800 	.word	0x40023800
 8001d80:	40013800 	.word	0x40013800

08001d84 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
 8001d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001d96:	68fa      	ldr	r2, [r7, #12]
 8001d98:	4b53      	ldr	r3, [pc, #332]	@ (8001ee8 <ETH_SetMACConfig+0x164>)
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	7b9b      	ldrb	r3, [r3, #14]
 8001da2:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001da4:	683a      	ldr	r2, [r7, #0]
 8001da6:	7c12      	ldrb	r2, [r2, #16]
 8001da8:	2a00      	cmp	r2, #0
 8001daa:	d102      	bne.n	8001db2 <ETH_SetMACConfig+0x2e>
 8001dac:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001db0:	e000      	b.n	8001db4 <ETH_SetMACConfig+0x30>
 8001db2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001db4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001db6:	683a      	ldr	r2, [r7, #0]
 8001db8:	7c52      	ldrb	r2, [r2, #17]
 8001dba:	2a00      	cmp	r2, #0
 8001dbc:	d102      	bne.n	8001dc4 <ETH_SetMACConfig+0x40>
 8001dbe:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001dc2:	e000      	b.n	8001dc6 <ETH_SetMACConfig+0x42>
 8001dc4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001dc6:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001dcc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	7fdb      	ldrb	r3, [r3, #31]
 8001dd2:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001dd4:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001dda:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001ddc:	683a      	ldr	r2, [r7, #0]
 8001dde:	7f92      	ldrb	r2, [r2, #30]
 8001de0:	2a00      	cmp	r2, #0
 8001de2:	d102      	bne.n	8001dea <ETH_SetMACConfig+0x66>
 8001de4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001de8:	e000      	b.n	8001dec <ETH_SetMACConfig+0x68>
 8001dea:	2200      	movs	r2, #0
                        macconf->Speed |
 8001dec:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	7f1b      	ldrb	r3, [r3, #28]
 8001df2:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001df4:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001dfa:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	791b      	ldrb	r3, [r3, #4]
 8001e00:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001e02:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001e04:	683a      	ldr	r2, [r7, #0]
 8001e06:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001e0a:	2a00      	cmp	r2, #0
 8001e0c:	d102      	bne.n	8001e14 <ETH_SetMACConfig+0x90>
 8001e0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e12:	e000      	b.n	8001e16 <ETH_SetMACConfig+0x92>
 8001e14:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001e16:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	7bdb      	ldrb	r3, [r3, #15]
 8001e1c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001e1e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001e24:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001e2c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	68fa      	ldr	r2, [r7, #12]
 8001e32:	4313      	orrs	r3, r2
 8001e34:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	68fa      	ldr	r2, [r7, #12]
 8001e3c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001e46:	2001      	movs	r0, #1
 8001e48:	f7ff fdca 	bl	80019e0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	68fa      	ldr	r2, [r7, #12]
 8001e52:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	699b      	ldr	r3, [r3, #24]
 8001e5a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001e5c:	68fa      	ldr	r2, [r7, #12]
 8001e5e:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8001e62:	4013      	ands	r3, r2
 8001e64:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e6a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001e6c:	683a      	ldr	r2, [r7, #0]
 8001e6e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8001e72:	2a00      	cmp	r2, #0
 8001e74:	d101      	bne.n	8001e7a <ETH_SetMACConfig+0xf6>
 8001e76:	2280      	movs	r2, #128	@ 0x80
 8001e78:	e000      	b.n	8001e7c <ETH_SetMACConfig+0xf8>
 8001e7a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001e7c:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001e82:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001e84:	683a      	ldr	r2, [r7, #0]
 8001e86:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8001e8a:	2a01      	cmp	r2, #1
 8001e8c:	d101      	bne.n	8001e92 <ETH_SetMACConfig+0x10e>
 8001e8e:	2208      	movs	r2, #8
 8001e90:	e000      	b.n	8001e94 <ETH_SetMACConfig+0x110>
 8001e92:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001e94:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001e96:	683a      	ldr	r2, [r7, #0]
 8001e98:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8001e9c:	2a01      	cmp	r2, #1
 8001e9e:	d101      	bne.n	8001ea4 <ETH_SetMACConfig+0x120>
 8001ea0:	2204      	movs	r2, #4
 8001ea2:	e000      	b.n	8001ea6 <ETH_SetMACConfig+0x122>
 8001ea4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001ea6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001ea8:	683a      	ldr	r2, [r7, #0]
 8001eaa:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8001eae:	2a01      	cmp	r2, #1
 8001eb0:	d101      	bne.n	8001eb6 <ETH_SetMACConfig+0x132>
 8001eb2:	2202      	movs	r2, #2
 8001eb4:	e000      	b.n	8001eb8 <ETH_SetMACConfig+0x134>
 8001eb6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	68fa      	ldr	r2, [r7, #12]
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	68fa      	ldr	r2, [r7, #12]
 8001ec6:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	699b      	ldr	r3, [r3, #24]
 8001ece:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001ed0:	2001      	movs	r0, #1
 8001ed2:	f7ff fd85 	bl	80019e0 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	68fa      	ldr	r2, [r7, #12]
 8001edc:	619a      	str	r2, [r3, #24]
}
 8001ede:	bf00      	nop
 8001ee0:	3710      	adds	r7, #16
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	fd20810f 	.word	0xfd20810f

08001eec <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001efe:	699b      	ldr	r3, [r3, #24]
 8001f00:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001f02:	68fa      	ldr	r2, [r7, #12]
 8001f04:	4b3d      	ldr	r3, [pc, #244]	@ (8001ffc <ETH_SetDMAConfig+0x110>)
 8001f06:	4013      	ands	r3, r2
 8001f08:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	7b1b      	ldrb	r3, [r3, #12]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d102      	bne.n	8001f18 <ETH_SetDMAConfig+0x2c>
 8001f12:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001f16:	e000      	b.n	8001f1a <ETH_SetDMAConfig+0x2e>
 8001f18:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	7b5b      	ldrb	r3, [r3, #13]
 8001f1e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001f20:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001f22:	683a      	ldr	r2, [r7, #0]
 8001f24:	7f52      	ldrb	r2, [r2, #29]
 8001f26:	2a00      	cmp	r2, #0
 8001f28:	d102      	bne.n	8001f30 <ETH_SetDMAConfig+0x44>
 8001f2a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001f2e:	e000      	b.n	8001f32 <ETH_SetDMAConfig+0x46>
 8001f30:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001f32:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	7b9b      	ldrb	r3, [r3, #14]
 8001f38:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001f3a:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001f40:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	7f1b      	ldrb	r3, [r3, #28]
 8001f46:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001f48:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	7f9b      	ldrb	r3, [r3, #30]
 8001f4e:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001f50:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001f56:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f5e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001f60:	4313      	orrs	r3, r2
 8001f62:	68fa      	ldr	r2, [r7, #12]
 8001f64:	4313      	orrs	r3, r2
 8001f66:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f70:	461a      	mov	r2, r3
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f7e:	699b      	ldr	r3, [r3, #24]
 8001f80:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001f82:	2001      	movs	r0, #1
 8001f84:	f7ff fd2c 	bl	80019e0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f90:	461a      	mov	r2, r3
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	791b      	ldrb	r3, [r3, #4]
 8001f9a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001fa0:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001fa6:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001fac:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001fb4:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001fb6:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fbc:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001fbe:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001fc4:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	6812      	ldr	r2, [r2, #0]
 8001fca:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001fce:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001fd2:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001fe0:	2001      	movs	r0, #1
 8001fe2:	f7ff fcfd 	bl	80019e0 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001fee:	461a      	mov	r2, r3
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	6013      	str	r3, [r2, #0]
}
 8001ff4:	bf00      	nop
 8001ff6:	3710      	adds	r7, #16
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	f8de3f23 	.word	0xf8de3f23

08002000 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b0a6      	sub	sp, #152	@ 0x98
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002008:	2301      	movs	r3, #1
 800200a:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800200e:	2301      	movs	r3, #1
 8002010:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002014:	2300      	movs	r3, #0
 8002016:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002018:	2300      	movs	r3, #0
 800201a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800201e:	2301      	movs	r3, #1
 8002020:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002024:	2300      	movs	r3, #0
 8002026:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800202a:	2301      	movs	r3, #1
 800202c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8002030:	2301      	movs	r3, #1
 8002032:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002036:	2300      	movs	r3, #0
 8002038:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800203c:	2300      	movs	r3, #0
 800203e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002042:	2300      	movs	r3, #0
 8002044:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002046:	2300      	movs	r3, #0
 8002048:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800204c:	2300      	movs	r3, #0
 800204e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002050:	2300      	movs	r3, #0
 8002052:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002056:	2300      	movs	r3, #0
 8002058:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800205c:	2300      	movs	r3, #0
 800205e:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002062:	2300      	movs	r3, #0
 8002064:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002068:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800206c:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800206e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002072:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002074:	2300      	movs	r3, #0
 8002076:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800207a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800207e:	4619      	mov	r1, r3
 8002080:	6878      	ldr	r0, [r7, #4]
 8002082:	f7ff fe7f 	bl	8001d84 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002086:	2301      	movs	r3, #1
 8002088:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800208a:	2301      	movs	r3, #1
 800208c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800208e:	2301      	movs	r3, #1
 8002090:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002094:	2301      	movs	r3, #1
 8002096:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002098:	2300      	movs	r3, #0
 800209a:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800209c:	2300      	movs	r3, #0
 800209e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80020a2:	2300      	movs	r3, #0
 80020a4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80020a8:	2300      	movs	r3, #0
 80020aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80020ac:	2301      	movs	r3, #1
 80020ae:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80020b2:	2301      	movs	r3, #1
 80020b4:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80020b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80020ba:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80020bc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80020c0:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80020c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020c6:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80020c8:	2301      	movs	r3, #1
 80020ca:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80020ce:	2300      	movs	r3, #0
 80020d0:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80020d2:	2300      	movs	r3, #0
 80020d4:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80020d6:	f107 0308 	add.w	r3, r7, #8
 80020da:	4619      	mov	r1, r3
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f7ff ff05 	bl	8001eec <ETH_SetDMAConfig>
}
 80020e2:	bf00      	nop
 80020e4:	3798      	adds	r7, #152	@ 0x98
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
	...

080020ec <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b087      	sub	sp, #28
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	60b9      	str	r1, [r7, #8]
 80020f6:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	3305      	adds	r3, #5
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	021b      	lsls	r3, r3, #8
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	3204      	adds	r2, #4
 8002104:	7812      	ldrb	r2, [r2, #0]
 8002106:	4313      	orrs	r3, r2
 8002108:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800210a:	68ba      	ldr	r2, [r7, #8]
 800210c:	4b11      	ldr	r3, [pc, #68]	@ (8002154 <ETH_MACAddressConfig+0x68>)
 800210e:	4413      	add	r3, r2
 8002110:	461a      	mov	r2, r3
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	3303      	adds	r3, #3
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	061a      	lsls	r2, r3, #24
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	3302      	adds	r3, #2
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	041b      	lsls	r3, r3, #16
 8002126:	431a      	orrs	r2, r3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	3301      	adds	r3, #1
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	021b      	lsls	r3, r3, #8
 8002130:	4313      	orrs	r3, r2
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	7812      	ldrb	r2, [r2, #0]
 8002136:	4313      	orrs	r3, r2
 8002138:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800213a:	68ba      	ldr	r2, [r7, #8]
 800213c:	4b06      	ldr	r3, [pc, #24]	@ (8002158 <ETH_MACAddressConfig+0x6c>)
 800213e:	4413      	add	r3, r2
 8002140:	461a      	mov	r2, r3
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	6013      	str	r3, [r2, #0]
}
 8002146:	bf00      	nop
 8002148:	371c      	adds	r7, #28
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	40028040 	.word	0x40028040
 8002158:	40028044 	.word	0x40028044

0800215c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800215c:	b480      	push	{r7}
 800215e:	b085      	sub	sp, #20
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002164:	2300      	movs	r3, #0
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	e03e      	b.n	80021e8 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	68d9      	ldr	r1, [r3, #12]
 800216e:	68fa      	ldr	r2, [r7, #12]
 8002170:	4613      	mov	r3, r2
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	4413      	add	r3, r2
 8002176:	00db      	lsls	r3, r3, #3
 8002178:	440b      	add	r3, r1
 800217a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	2200      	movs	r2, #0
 8002180:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	2200      	movs	r2, #0
 8002186:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	2200      	movs	r2, #0
 800218c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	2200      	movs	r2, #0
 8002192:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002194:	68b9      	ldr	r1, [r7, #8]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	68fa      	ldr	r2, [r7, #12]
 800219a:	3206      	adds	r2, #6
 800219c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d80c      	bhi.n	80021cc <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	68d9      	ldr	r1, [r3, #12]
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	1c5a      	adds	r2, r3, #1
 80021ba:	4613      	mov	r3, r2
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	4413      	add	r3, r2
 80021c0:	00db      	lsls	r3, r3, #3
 80021c2:	440b      	add	r3, r1
 80021c4:	461a      	mov	r2, r3
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	60da      	str	r2, [r3, #12]
 80021ca:	e004      	b.n	80021d6 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	461a      	mov	r2, r3
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	3301      	adds	r3, #1
 80021e6:	60fb      	str	r3, [r7, #12]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2b03      	cmp	r3, #3
 80021ec:	d9bd      	bls.n	800216a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2200      	movs	r2, #0
 80021f2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	68da      	ldr	r2, [r3, #12]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002200:	611a      	str	r2, [r3, #16]
}
 8002202:	bf00      	nop
 8002204:	3714      	adds	r7, #20
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr

0800220e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800220e:	b480      	push	{r7}
 8002210:	b085      	sub	sp, #20
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002216:	2300      	movs	r3, #0
 8002218:	60fb      	str	r3, [r7, #12]
 800221a:	e048      	b.n	80022ae <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6919      	ldr	r1, [r3, #16]
 8002220:	68fa      	ldr	r2, [r7, #12]
 8002222:	4613      	mov	r3, r2
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	4413      	add	r3, r2
 8002228:	00db      	lsls	r3, r3, #3
 800222a:	440b      	add	r3, r1
 800222c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	2200      	movs	r2, #0
 8002232:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	2200      	movs	r2, #0
 8002238:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	2200      	movs	r2, #0
 800223e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	2200      	movs	r2, #0
 8002244:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	2200      	movs	r2, #0
 800224a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	2200      	movs	r2, #0
 8002250:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002258:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	695b      	ldr	r3, [r3, #20]
 800225e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002272:	68b9      	ldr	r1, [r7, #8]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	3212      	adds	r2, #18
 800227a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2b02      	cmp	r3, #2
 8002282:	d80c      	bhi.n	800229e <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6919      	ldr	r1, [r3, #16]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	1c5a      	adds	r2, r3, #1
 800228c:	4613      	mov	r3, r2
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	4413      	add	r3, r2
 8002292:	00db      	lsls	r3, r3, #3
 8002294:	440b      	add	r3, r1
 8002296:	461a      	mov	r2, r3
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	60da      	str	r2, [r3, #12]
 800229c:	e004      	b.n	80022a8 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	691b      	ldr	r3, [r3, #16]
 80022a2:	461a      	mov	r2, r3
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	3301      	adds	r3, #1
 80022ac:	60fb      	str	r3, [r7, #12]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2b03      	cmp	r3, #3
 80022b2:	d9b3      	bls.n	800221c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2200      	movs	r2, #0
 80022b8:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	691a      	ldr	r2, [r3, #16]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80022de:	60da      	str	r2, [r3, #12]
}
 80022e0:	bf00      	nop
 80022e2:	3714      	adds	r7, #20
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b089      	sub	sp, #36	@ 0x24
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022f6:	2300      	movs	r3, #0
 80022f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022fa:	2300      	movs	r3, #0
 80022fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022fe:	2300      	movs	r3, #0
 8002300:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002302:	2300      	movs	r3, #0
 8002304:	61fb      	str	r3, [r7, #28]
 8002306:	e177      	b.n	80025f8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002308:	2201      	movs	r2, #1
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	fa02 f303 	lsl.w	r3, r2, r3
 8002310:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	697a      	ldr	r2, [r7, #20]
 8002318:	4013      	ands	r3, r2
 800231a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800231c:	693a      	ldr	r2, [r7, #16]
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	429a      	cmp	r2, r3
 8002322:	f040 8166 	bne.w	80025f2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f003 0303 	and.w	r3, r3, #3
 800232e:	2b01      	cmp	r3, #1
 8002330:	d005      	beq.n	800233e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800233a:	2b02      	cmp	r3, #2
 800233c:	d130      	bne.n	80023a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	005b      	lsls	r3, r3, #1
 8002348:	2203      	movs	r2, #3
 800234a:	fa02 f303 	lsl.w	r3, r2, r3
 800234e:	43db      	mvns	r3, r3
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	4013      	ands	r3, r2
 8002354:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	68da      	ldr	r2, [r3, #12]
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	005b      	lsls	r3, r3, #1
 800235e:	fa02 f303 	lsl.w	r3, r2, r3
 8002362:	69ba      	ldr	r2, [r7, #24]
 8002364:	4313      	orrs	r3, r2
 8002366:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	69ba      	ldr	r2, [r7, #24]
 800236c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002374:	2201      	movs	r2, #1
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	fa02 f303 	lsl.w	r3, r2, r3
 800237c:	43db      	mvns	r3, r3
 800237e:	69ba      	ldr	r2, [r7, #24]
 8002380:	4013      	ands	r3, r2
 8002382:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	091b      	lsrs	r3, r3, #4
 800238a:	f003 0201 	and.w	r2, r3, #1
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	fa02 f303 	lsl.w	r3, r2, r3
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	4313      	orrs	r3, r2
 8002398:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f003 0303 	and.w	r3, r3, #3
 80023a8:	2b03      	cmp	r3, #3
 80023aa:	d017      	beq.n	80023dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	2203      	movs	r2, #3
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	43db      	mvns	r3, r3
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	4013      	ands	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	689a      	ldr	r2, [r3, #8]
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	fa02 f303 	lsl.w	r3, r2, r3
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	4313      	orrs	r3, r2
 80023d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	69ba      	ldr	r2, [r7, #24]
 80023da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f003 0303 	and.w	r3, r3, #3
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d123      	bne.n	8002430 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	08da      	lsrs	r2, r3, #3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	3208      	adds	r2, #8
 80023f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	f003 0307 	and.w	r3, r3, #7
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	220f      	movs	r2, #15
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	43db      	mvns	r3, r3
 8002406:	69ba      	ldr	r2, [r7, #24]
 8002408:	4013      	ands	r3, r2
 800240a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	691a      	ldr	r2, [r3, #16]
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	f003 0307 	and.w	r3, r3, #7
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	fa02 f303 	lsl.w	r3, r2, r3
 800241c:	69ba      	ldr	r2, [r7, #24]
 800241e:	4313      	orrs	r3, r2
 8002420:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	08da      	lsrs	r2, r3, #3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	3208      	adds	r2, #8
 800242a:	69b9      	ldr	r1, [r7, #24]
 800242c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	005b      	lsls	r3, r3, #1
 800243a:	2203      	movs	r2, #3
 800243c:	fa02 f303 	lsl.w	r3, r2, r3
 8002440:	43db      	mvns	r3, r3
 8002442:	69ba      	ldr	r2, [r7, #24]
 8002444:	4013      	ands	r3, r2
 8002446:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f003 0203 	and.w	r2, r3, #3
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	fa02 f303 	lsl.w	r3, r2, r3
 8002458:	69ba      	ldr	r2, [r7, #24]
 800245a:	4313      	orrs	r3, r2
 800245c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	69ba      	ldr	r2, [r7, #24]
 8002462:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800246c:	2b00      	cmp	r3, #0
 800246e:	f000 80c0 	beq.w	80025f2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002472:	2300      	movs	r3, #0
 8002474:	60fb      	str	r3, [r7, #12]
 8002476:	4b66      	ldr	r3, [pc, #408]	@ (8002610 <HAL_GPIO_Init+0x324>)
 8002478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800247a:	4a65      	ldr	r2, [pc, #404]	@ (8002610 <HAL_GPIO_Init+0x324>)
 800247c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002480:	6453      	str	r3, [r2, #68]	@ 0x44
 8002482:	4b63      	ldr	r3, [pc, #396]	@ (8002610 <HAL_GPIO_Init+0x324>)
 8002484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002486:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800248a:	60fb      	str	r3, [r7, #12]
 800248c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800248e:	4a61      	ldr	r2, [pc, #388]	@ (8002614 <HAL_GPIO_Init+0x328>)
 8002490:	69fb      	ldr	r3, [r7, #28]
 8002492:	089b      	lsrs	r3, r3, #2
 8002494:	3302      	adds	r3, #2
 8002496:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800249a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	f003 0303 	and.w	r3, r3, #3
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	220f      	movs	r2, #15
 80024a6:	fa02 f303 	lsl.w	r3, r2, r3
 80024aa:	43db      	mvns	r3, r3
 80024ac:	69ba      	ldr	r2, [r7, #24]
 80024ae:	4013      	ands	r3, r2
 80024b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a58      	ldr	r2, [pc, #352]	@ (8002618 <HAL_GPIO_Init+0x32c>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d037      	beq.n	800252a <HAL_GPIO_Init+0x23e>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a57      	ldr	r2, [pc, #348]	@ (800261c <HAL_GPIO_Init+0x330>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d031      	beq.n	8002526 <HAL_GPIO_Init+0x23a>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4a56      	ldr	r2, [pc, #344]	@ (8002620 <HAL_GPIO_Init+0x334>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d02b      	beq.n	8002522 <HAL_GPIO_Init+0x236>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4a55      	ldr	r2, [pc, #340]	@ (8002624 <HAL_GPIO_Init+0x338>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d025      	beq.n	800251e <HAL_GPIO_Init+0x232>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4a54      	ldr	r2, [pc, #336]	@ (8002628 <HAL_GPIO_Init+0x33c>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d01f      	beq.n	800251a <HAL_GPIO_Init+0x22e>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	4a53      	ldr	r2, [pc, #332]	@ (800262c <HAL_GPIO_Init+0x340>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d019      	beq.n	8002516 <HAL_GPIO_Init+0x22a>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4a52      	ldr	r2, [pc, #328]	@ (8002630 <HAL_GPIO_Init+0x344>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d013      	beq.n	8002512 <HAL_GPIO_Init+0x226>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4a51      	ldr	r2, [pc, #324]	@ (8002634 <HAL_GPIO_Init+0x348>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d00d      	beq.n	800250e <HAL_GPIO_Init+0x222>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a50      	ldr	r2, [pc, #320]	@ (8002638 <HAL_GPIO_Init+0x34c>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d007      	beq.n	800250a <HAL_GPIO_Init+0x21e>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4a4f      	ldr	r2, [pc, #316]	@ (800263c <HAL_GPIO_Init+0x350>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d101      	bne.n	8002506 <HAL_GPIO_Init+0x21a>
 8002502:	2309      	movs	r3, #9
 8002504:	e012      	b.n	800252c <HAL_GPIO_Init+0x240>
 8002506:	230a      	movs	r3, #10
 8002508:	e010      	b.n	800252c <HAL_GPIO_Init+0x240>
 800250a:	2308      	movs	r3, #8
 800250c:	e00e      	b.n	800252c <HAL_GPIO_Init+0x240>
 800250e:	2307      	movs	r3, #7
 8002510:	e00c      	b.n	800252c <HAL_GPIO_Init+0x240>
 8002512:	2306      	movs	r3, #6
 8002514:	e00a      	b.n	800252c <HAL_GPIO_Init+0x240>
 8002516:	2305      	movs	r3, #5
 8002518:	e008      	b.n	800252c <HAL_GPIO_Init+0x240>
 800251a:	2304      	movs	r3, #4
 800251c:	e006      	b.n	800252c <HAL_GPIO_Init+0x240>
 800251e:	2303      	movs	r3, #3
 8002520:	e004      	b.n	800252c <HAL_GPIO_Init+0x240>
 8002522:	2302      	movs	r3, #2
 8002524:	e002      	b.n	800252c <HAL_GPIO_Init+0x240>
 8002526:	2301      	movs	r3, #1
 8002528:	e000      	b.n	800252c <HAL_GPIO_Init+0x240>
 800252a:	2300      	movs	r3, #0
 800252c:	69fa      	ldr	r2, [r7, #28]
 800252e:	f002 0203 	and.w	r2, r2, #3
 8002532:	0092      	lsls	r2, r2, #2
 8002534:	4093      	lsls	r3, r2
 8002536:	69ba      	ldr	r2, [r7, #24]
 8002538:	4313      	orrs	r3, r2
 800253a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800253c:	4935      	ldr	r1, [pc, #212]	@ (8002614 <HAL_GPIO_Init+0x328>)
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	089b      	lsrs	r3, r3, #2
 8002542:	3302      	adds	r3, #2
 8002544:	69ba      	ldr	r2, [r7, #24]
 8002546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800254a:	4b3d      	ldr	r3, [pc, #244]	@ (8002640 <HAL_GPIO_Init+0x354>)
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	43db      	mvns	r3, r3
 8002554:	69ba      	ldr	r2, [r7, #24]
 8002556:	4013      	ands	r3, r2
 8002558:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d003      	beq.n	800256e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	4313      	orrs	r3, r2
 800256c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800256e:	4a34      	ldr	r2, [pc, #208]	@ (8002640 <HAL_GPIO_Init+0x354>)
 8002570:	69bb      	ldr	r3, [r7, #24]
 8002572:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002574:	4b32      	ldr	r3, [pc, #200]	@ (8002640 <HAL_GPIO_Init+0x354>)
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	43db      	mvns	r3, r3
 800257e:	69ba      	ldr	r2, [r7, #24]
 8002580:	4013      	ands	r3, r2
 8002582:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d003      	beq.n	8002598 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002590:	69ba      	ldr	r2, [r7, #24]
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	4313      	orrs	r3, r2
 8002596:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002598:	4a29      	ldr	r2, [pc, #164]	@ (8002640 <HAL_GPIO_Init+0x354>)
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800259e:	4b28      	ldr	r3, [pc, #160]	@ (8002640 <HAL_GPIO_Init+0x354>)
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	43db      	mvns	r3, r3
 80025a8:	69ba      	ldr	r2, [r7, #24]
 80025aa:	4013      	ands	r3, r2
 80025ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d003      	beq.n	80025c2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80025ba:	69ba      	ldr	r2, [r7, #24]
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	4313      	orrs	r3, r2
 80025c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025c2:	4a1f      	ldr	r2, [pc, #124]	@ (8002640 <HAL_GPIO_Init+0x354>)
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025c8:	4b1d      	ldr	r3, [pc, #116]	@ (8002640 <HAL_GPIO_Init+0x354>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	43db      	mvns	r3, r3
 80025d2:	69ba      	ldr	r2, [r7, #24]
 80025d4:	4013      	ands	r3, r2
 80025d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d003      	beq.n	80025ec <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80025e4:	69ba      	ldr	r2, [r7, #24]
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025ec:	4a14      	ldr	r2, [pc, #80]	@ (8002640 <HAL_GPIO_Init+0x354>)
 80025ee:	69bb      	ldr	r3, [r7, #24]
 80025f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	3301      	adds	r3, #1
 80025f6:	61fb      	str	r3, [r7, #28]
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	2b0f      	cmp	r3, #15
 80025fc:	f67f ae84 	bls.w	8002308 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002600:	bf00      	nop
 8002602:	bf00      	nop
 8002604:	3724      	adds	r7, #36	@ 0x24
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	40023800 	.word	0x40023800
 8002614:	40013800 	.word	0x40013800
 8002618:	40020000 	.word	0x40020000
 800261c:	40020400 	.word	0x40020400
 8002620:	40020800 	.word	0x40020800
 8002624:	40020c00 	.word	0x40020c00
 8002628:	40021000 	.word	0x40021000
 800262c:	40021400 	.word	0x40021400
 8002630:	40021800 	.word	0x40021800
 8002634:	40021c00 	.word	0x40021c00
 8002638:	40022000 	.word	0x40022000
 800263c:	40022400 	.word	0x40022400
 8002640:	40013c00 	.word	0x40013c00

08002644 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	460b      	mov	r3, r1
 800264e:	807b      	strh	r3, [r7, #2]
 8002650:	4613      	mov	r3, r2
 8002652:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002654:	787b      	ldrb	r3, [r7, #1]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d003      	beq.n	8002662 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800265a:	887a      	ldrh	r2, [r7, #2]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002660:	e003      	b.n	800266a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002662:	887b      	ldrh	r3, [r7, #2]
 8002664:	041a      	lsls	r2, r3, #16
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	619a      	str	r2, [r3, #24]
}
 800266a:	bf00      	nop
 800266c:	370c      	adds	r7, #12
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr

08002676 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002676:	b480      	push	{r7}
 8002678:	b085      	sub	sp, #20
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
 800267e:	460b      	mov	r3, r1
 8002680:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	695b      	ldr	r3, [r3, #20]
 8002686:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002688:	887a      	ldrh	r2, [r7, #2]
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	4013      	ands	r3, r2
 800268e:	041a      	lsls	r2, r3, #16
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	43d9      	mvns	r1, r3
 8002694:	887b      	ldrh	r3, [r7, #2]
 8002696:	400b      	ands	r3, r1
 8002698:	431a      	orrs	r2, r3
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	619a      	str	r2, [r3, #24]
}
 800269e:	bf00      	nop
 80026a0:	3714      	adds	r7, #20
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
	...

080026ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	4603      	mov	r3, r0
 80026b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80026b6:	4b08      	ldr	r3, [pc, #32]	@ (80026d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026b8:	695a      	ldr	r2, [r3, #20]
 80026ba:	88fb      	ldrh	r3, [r7, #6]
 80026bc:	4013      	ands	r3, r2
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d006      	beq.n	80026d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80026c2:	4a05      	ldr	r2, [pc, #20]	@ (80026d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026c4:	88fb      	ldrh	r3, [r7, #6]
 80026c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80026c8:	88fb      	ldrh	r3, [r7, #6]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7fe fea4 	bl	8001418 <HAL_GPIO_EXTI_Callback>
  }
}
 80026d0:	bf00      	nop
 80026d2:	3708      	adds	r7, #8
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	40013c00 	.word	0x40013c00

080026dc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b086      	sub	sp, #24
 80026e0:	af02      	add	r7, sp, #8
 80026e2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d101      	bne.n	80026ee <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e101      	b.n	80028f2 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d106      	bne.n	800270e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2200      	movs	r2, #0
 8002704:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	f7ff f831 	bl	8001770 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2203      	movs	r2, #3
 8002712:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800271c:	d102      	bne.n	8002724 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4618      	mov	r0, r3
 800272a:	f001 fb51 	bl	8003dd0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6818      	ldr	r0, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	7c1a      	ldrb	r2, [r3, #16]
 8002736:	f88d 2000 	strb.w	r2, [sp]
 800273a:	3304      	adds	r3, #4
 800273c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800273e:	f001 fae3 	bl	8003d08 <USB_CoreInit>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d005      	beq.n	8002754 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2202      	movs	r2, #2
 800274c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e0ce      	b.n	80028f2 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2100      	movs	r1, #0
 800275a:	4618      	mov	r0, r3
 800275c:	f001 fb49 	bl	8003df2 <USB_SetCurrentMode>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d005      	beq.n	8002772 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2202      	movs	r2, #2
 800276a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e0bf      	b.n	80028f2 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002772:	2300      	movs	r3, #0
 8002774:	73fb      	strb	r3, [r7, #15]
 8002776:	e04a      	b.n	800280e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002778:	7bfa      	ldrb	r2, [r7, #15]
 800277a:	6879      	ldr	r1, [r7, #4]
 800277c:	4613      	mov	r3, r2
 800277e:	00db      	lsls	r3, r3, #3
 8002780:	4413      	add	r3, r2
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	440b      	add	r3, r1
 8002786:	3315      	adds	r3, #21
 8002788:	2201      	movs	r2, #1
 800278a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800278c:	7bfa      	ldrb	r2, [r7, #15]
 800278e:	6879      	ldr	r1, [r7, #4]
 8002790:	4613      	mov	r3, r2
 8002792:	00db      	lsls	r3, r3, #3
 8002794:	4413      	add	r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	440b      	add	r3, r1
 800279a:	3314      	adds	r3, #20
 800279c:	7bfa      	ldrb	r2, [r7, #15]
 800279e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80027a0:	7bfa      	ldrb	r2, [r7, #15]
 80027a2:	7bfb      	ldrb	r3, [r7, #15]
 80027a4:	b298      	uxth	r0, r3
 80027a6:	6879      	ldr	r1, [r7, #4]
 80027a8:	4613      	mov	r3, r2
 80027aa:	00db      	lsls	r3, r3, #3
 80027ac:	4413      	add	r3, r2
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	440b      	add	r3, r1
 80027b2:	332e      	adds	r3, #46	@ 0x2e
 80027b4:	4602      	mov	r2, r0
 80027b6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80027b8:	7bfa      	ldrb	r2, [r7, #15]
 80027ba:	6879      	ldr	r1, [r7, #4]
 80027bc:	4613      	mov	r3, r2
 80027be:	00db      	lsls	r3, r3, #3
 80027c0:	4413      	add	r3, r2
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	440b      	add	r3, r1
 80027c6:	3318      	adds	r3, #24
 80027c8:	2200      	movs	r2, #0
 80027ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80027cc:	7bfa      	ldrb	r2, [r7, #15]
 80027ce:	6879      	ldr	r1, [r7, #4]
 80027d0:	4613      	mov	r3, r2
 80027d2:	00db      	lsls	r3, r3, #3
 80027d4:	4413      	add	r3, r2
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	440b      	add	r3, r1
 80027da:	331c      	adds	r3, #28
 80027dc:	2200      	movs	r2, #0
 80027de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80027e0:	7bfa      	ldrb	r2, [r7, #15]
 80027e2:	6879      	ldr	r1, [r7, #4]
 80027e4:	4613      	mov	r3, r2
 80027e6:	00db      	lsls	r3, r3, #3
 80027e8:	4413      	add	r3, r2
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	440b      	add	r3, r1
 80027ee:	3320      	adds	r3, #32
 80027f0:	2200      	movs	r2, #0
 80027f2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80027f4:	7bfa      	ldrb	r2, [r7, #15]
 80027f6:	6879      	ldr	r1, [r7, #4]
 80027f8:	4613      	mov	r3, r2
 80027fa:	00db      	lsls	r3, r3, #3
 80027fc:	4413      	add	r3, r2
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	440b      	add	r3, r1
 8002802:	3324      	adds	r3, #36	@ 0x24
 8002804:	2200      	movs	r2, #0
 8002806:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002808:	7bfb      	ldrb	r3, [r7, #15]
 800280a:	3301      	adds	r3, #1
 800280c:	73fb      	strb	r3, [r7, #15]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	791b      	ldrb	r3, [r3, #4]
 8002812:	7bfa      	ldrb	r2, [r7, #15]
 8002814:	429a      	cmp	r2, r3
 8002816:	d3af      	bcc.n	8002778 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002818:	2300      	movs	r3, #0
 800281a:	73fb      	strb	r3, [r7, #15]
 800281c:	e044      	b.n	80028a8 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800281e:	7bfa      	ldrb	r2, [r7, #15]
 8002820:	6879      	ldr	r1, [r7, #4]
 8002822:	4613      	mov	r3, r2
 8002824:	00db      	lsls	r3, r3, #3
 8002826:	4413      	add	r3, r2
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	440b      	add	r3, r1
 800282c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002830:	2200      	movs	r2, #0
 8002832:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002834:	7bfa      	ldrb	r2, [r7, #15]
 8002836:	6879      	ldr	r1, [r7, #4]
 8002838:	4613      	mov	r3, r2
 800283a:	00db      	lsls	r3, r3, #3
 800283c:	4413      	add	r3, r2
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	440b      	add	r3, r1
 8002842:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002846:	7bfa      	ldrb	r2, [r7, #15]
 8002848:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800284a:	7bfa      	ldrb	r2, [r7, #15]
 800284c:	6879      	ldr	r1, [r7, #4]
 800284e:	4613      	mov	r3, r2
 8002850:	00db      	lsls	r3, r3, #3
 8002852:	4413      	add	r3, r2
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	440b      	add	r3, r1
 8002858:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800285c:	2200      	movs	r2, #0
 800285e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002860:	7bfa      	ldrb	r2, [r7, #15]
 8002862:	6879      	ldr	r1, [r7, #4]
 8002864:	4613      	mov	r3, r2
 8002866:	00db      	lsls	r3, r3, #3
 8002868:	4413      	add	r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	440b      	add	r3, r1
 800286e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002872:	2200      	movs	r2, #0
 8002874:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002876:	7bfa      	ldrb	r2, [r7, #15]
 8002878:	6879      	ldr	r1, [r7, #4]
 800287a:	4613      	mov	r3, r2
 800287c:	00db      	lsls	r3, r3, #3
 800287e:	4413      	add	r3, r2
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	440b      	add	r3, r1
 8002884:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002888:	2200      	movs	r2, #0
 800288a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800288c:	7bfa      	ldrb	r2, [r7, #15]
 800288e:	6879      	ldr	r1, [r7, #4]
 8002890:	4613      	mov	r3, r2
 8002892:	00db      	lsls	r3, r3, #3
 8002894:	4413      	add	r3, r2
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	440b      	add	r3, r1
 800289a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800289e:	2200      	movs	r2, #0
 80028a0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028a2:	7bfb      	ldrb	r3, [r7, #15]
 80028a4:	3301      	adds	r3, #1
 80028a6:	73fb      	strb	r3, [r7, #15]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	791b      	ldrb	r3, [r3, #4]
 80028ac:	7bfa      	ldrb	r2, [r7, #15]
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d3b5      	bcc.n	800281e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6818      	ldr	r0, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	7c1a      	ldrb	r2, [r3, #16]
 80028ba:	f88d 2000 	strb.w	r2, [sp]
 80028be:	3304      	adds	r3, #4
 80028c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80028c2:	f001 fae3 	bl	8003e8c <USB_DevInit>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d005      	beq.n	80028d8 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2202      	movs	r2, #2
 80028d0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e00c      	b.n	80028f2 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2201      	movs	r2, #1
 80028e2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4618      	mov	r0, r3
 80028ec:	f001 fcab 	bl	8004246 <USB_DevDisconnect>

  return HAL_OK;
 80028f0:	2300      	movs	r3, #0
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3710      	adds	r7, #16
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
	...

080028fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b086      	sub	sp, #24
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d101      	bne.n	800290e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e267      	b.n	8002dde <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0301 	and.w	r3, r3, #1
 8002916:	2b00      	cmp	r3, #0
 8002918:	d075      	beq.n	8002a06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800291a:	4b88      	ldr	r3, [pc, #544]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	f003 030c 	and.w	r3, r3, #12
 8002922:	2b04      	cmp	r3, #4
 8002924:	d00c      	beq.n	8002940 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002926:	4b85      	ldr	r3, [pc, #532]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800292e:	2b08      	cmp	r3, #8
 8002930:	d112      	bne.n	8002958 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002932:	4b82      	ldr	r3, [pc, #520]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800293a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800293e:	d10b      	bne.n	8002958 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002940:	4b7e      	ldr	r3, [pc, #504]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d05b      	beq.n	8002a04 <HAL_RCC_OscConfig+0x108>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d157      	bne.n	8002a04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e242      	b.n	8002dde <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002960:	d106      	bne.n	8002970 <HAL_RCC_OscConfig+0x74>
 8002962:	4b76      	ldr	r3, [pc, #472]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a75      	ldr	r2, [pc, #468]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 8002968:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800296c:	6013      	str	r3, [r2, #0]
 800296e:	e01d      	b.n	80029ac <HAL_RCC_OscConfig+0xb0>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002978:	d10c      	bne.n	8002994 <HAL_RCC_OscConfig+0x98>
 800297a:	4b70      	ldr	r3, [pc, #448]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a6f      	ldr	r2, [pc, #444]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 8002980:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002984:	6013      	str	r3, [r2, #0]
 8002986:	4b6d      	ldr	r3, [pc, #436]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a6c      	ldr	r2, [pc, #432]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 800298c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002990:	6013      	str	r3, [r2, #0]
 8002992:	e00b      	b.n	80029ac <HAL_RCC_OscConfig+0xb0>
 8002994:	4b69      	ldr	r3, [pc, #420]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a68      	ldr	r2, [pc, #416]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 800299a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800299e:	6013      	str	r3, [r2, #0]
 80029a0:	4b66      	ldr	r3, [pc, #408]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a65      	ldr	r2, [pc, #404]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 80029a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d013      	beq.n	80029dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029b4:	f7ff f808 	bl	80019c8 <HAL_GetTick>
 80029b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ba:	e008      	b.n	80029ce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029bc:	f7ff f804 	bl	80019c8 <HAL_GetTick>
 80029c0:	4602      	mov	r2, r0
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	2b64      	cmp	r3, #100	@ 0x64
 80029c8:	d901      	bls.n	80029ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e207      	b.n	8002dde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ce:	4b5b      	ldr	r3, [pc, #364]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d0f0      	beq.n	80029bc <HAL_RCC_OscConfig+0xc0>
 80029da:	e014      	b.n	8002a06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029dc:	f7fe fff4 	bl	80019c8 <HAL_GetTick>
 80029e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029e2:	e008      	b.n	80029f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029e4:	f7fe fff0 	bl	80019c8 <HAL_GetTick>
 80029e8:	4602      	mov	r2, r0
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	1ad3      	subs	r3, r2, r3
 80029ee:	2b64      	cmp	r3, #100	@ 0x64
 80029f0:	d901      	bls.n	80029f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80029f2:	2303      	movs	r3, #3
 80029f4:	e1f3      	b.n	8002dde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029f6:	4b51      	ldr	r3, [pc, #324]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d1f0      	bne.n	80029e4 <HAL_RCC_OscConfig+0xe8>
 8002a02:	e000      	b.n	8002a06 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0302 	and.w	r3, r3, #2
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d063      	beq.n	8002ada <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002a12:	4b4a      	ldr	r3, [pc, #296]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	f003 030c 	and.w	r3, r3, #12
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d00b      	beq.n	8002a36 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a1e:	4b47      	ldr	r3, [pc, #284]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002a26:	2b08      	cmp	r3, #8
 8002a28:	d11c      	bne.n	8002a64 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a2a:	4b44      	ldr	r3, [pc, #272]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d116      	bne.n	8002a64 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a36:	4b41      	ldr	r3, [pc, #260]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0302 	and.w	r3, r3, #2
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d005      	beq.n	8002a4e <HAL_RCC_OscConfig+0x152>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	68db      	ldr	r3, [r3, #12]
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d001      	beq.n	8002a4e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e1c7      	b.n	8002dde <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a4e:	4b3b      	ldr	r3, [pc, #236]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	691b      	ldr	r3, [r3, #16]
 8002a5a:	00db      	lsls	r3, r3, #3
 8002a5c:	4937      	ldr	r1, [pc, #220]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a62:	e03a      	b.n	8002ada <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d020      	beq.n	8002aae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a6c:	4b34      	ldr	r3, [pc, #208]	@ (8002b40 <HAL_RCC_OscConfig+0x244>)
 8002a6e:	2201      	movs	r2, #1
 8002a70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a72:	f7fe ffa9 	bl	80019c8 <HAL_GetTick>
 8002a76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a78:	e008      	b.n	8002a8c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a7a:	f7fe ffa5 	bl	80019c8 <HAL_GetTick>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d901      	bls.n	8002a8c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002a88:	2303      	movs	r3, #3
 8002a8a:	e1a8      	b.n	8002dde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a8c:	4b2b      	ldr	r3, [pc, #172]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0302 	and.w	r3, r3, #2
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d0f0      	beq.n	8002a7a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a98:	4b28      	ldr	r3, [pc, #160]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	691b      	ldr	r3, [r3, #16]
 8002aa4:	00db      	lsls	r3, r3, #3
 8002aa6:	4925      	ldr	r1, [pc, #148]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	600b      	str	r3, [r1, #0]
 8002aac:	e015      	b.n	8002ada <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002aae:	4b24      	ldr	r3, [pc, #144]	@ (8002b40 <HAL_RCC_OscConfig+0x244>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab4:	f7fe ff88 	bl	80019c8 <HAL_GetTick>
 8002ab8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002aba:	e008      	b.n	8002ace <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002abc:	f7fe ff84 	bl	80019c8 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e187      	b.n	8002dde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ace:	4b1b      	ldr	r3, [pc, #108]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d1f0      	bne.n	8002abc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 0308 	and.w	r3, r3, #8
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d036      	beq.n	8002b54 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	695b      	ldr	r3, [r3, #20]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d016      	beq.n	8002b1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002aee:	4b15      	ldr	r3, [pc, #84]	@ (8002b44 <HAL_RCC_OscConfig+0x248>)
 8002af0:	2201      	movs	r2, #1
 8002af2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002af4:	f7fe ff68 	bl	80019c8 <HAL_GetTick>
 8002af8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002afa:	e008      	b.n	8002b0e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002afc:	f7fe ff64 	bl	80019c8 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d901      	bls.n	8002b0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e167      	b.n	8002dde <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b0e:	4b0b      	ldr	r3, [pc, #44]	@ (8002b3c <HAL_RCC_OscConfig+0x240>)
 8002b10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b12:	f003 0302 	and.w	r3, r3, #2
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d0f0      	beq.n	8002afc <HAL_RCC_OscConfig+0x200>
 8002b1a:	e01b      	b.n	8002b54 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b1c:	4b09      	ldr	r3, [pc, #36]	@ (8002b44 <HAL_RCC_OscConfig+0x248>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b22:	f7fe ff51 	bl	80019c8 <HAL_GetTick>
 8002b26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b28:	e00e      	b.n	8002b48 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b2a:	f7fe ff4d 	bl	80019c8 <HAL_GetTick>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	2b02      	cmp	r3, #2
 8002b36:	d907      	bls.n	8002b48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002b38:	2303      	movs	r3, #3
 8002b3a:	e150      	b.n	8002dde <HAL_RCC_OscConfig+0x4e2>
 8002b3c:	40023800 	.word	0x40023800
 8002b40:	42470000 	.word	0x42470000
 8002b44:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b48:	4b88      	ldr	r3, [pc, #544]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002b4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b4c:	f003 0302 	and.w	r3, r3, #2
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d1ea      	bne.n	8002b2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 0304 	and.w	r3, r3, #4
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	f000 8097 	beq.w	8002c90 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b62:	2300      	movs	r3, #0
 8002b64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b66:	4b81      	ldr	r3, [pc, #516]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d10f      	bne.n	8002b92 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b72:	2300      	movs	r3, #0
 8002b74:	60bb      	str	r3, [r7, #8]
 8002b76:	4b7d      	ldr	r3, [pc, #500]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7a:	4a7c      	ldr	r2, [pc, #496]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002b7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b80:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b82:	4b7a      	ldr	r3, [pc, #488]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b8a:	60bb      	str	r3, [r7, #8]
 8002b8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b92:	4b77      	ldr	r3, [pc, #476]	@ (8002d70 <HAL_RCC_OscConfig+0x474>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d118      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b9e:	4b74      	ldr	r3, [pc, #464]	@ (8002d70 <HAL_RCC_OscConfig+0x474>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a73      	ldr	r2, [pc, #460]	@ (8002d70 <HAL_RCC_OscConfig+0x474>)
 8002ba4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ba8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002baa:	f7fe ff0d 	bl	80019c8 <HAL_GetTick>
 8002bae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bb0:	e008      	b.n	8002bc4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bb2:	f7fe ff09 	bl	80019c8 <HAL_GetTick>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	1ad3      	subs	r3, r2, r3
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	d901      	bls.n	8002bc4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	e10c      	b.n	8002dde <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bc4:	4b6a      	ldr	r3, [pc, #424]	@ (8002d70 <HAL_RCC_OscConfig+0x474>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d0f0      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d106      	bne.n	8002be6 <HAL_RCC_OscConfig+0x2ea>
 8002bd8:	4b64      	ldr	r3, [pc, #400]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002bda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bdc:	4a63      	ldr	r2, [pc, #396]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002bde:	f043 0301 	orr.w	r3, r3, #1
 8002be2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002be4:	e01c      	b.n	8002c20 <HAL_RCC_OscConfig+0x324>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	2b05      	cmp	r3, #5
 8002bec:	d10c      	bne.n	8002c08 <HAL_RCC_OscConfig+0x30c>
 8002bee:	4b5f      	ldr	r3, [pc, #380]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002bf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bf2:	4a5e      	ldr	r2, [pc, #376]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002bf4:	f043 0304 	orr.w	r3, r3, #4
 8002bf8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bfa:	4b5c      	ldr	r3, [pc, #368]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002bfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bfe:	4a5b      	ldr	r2, [pc, #364]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002c00:	f043 0301 	orr.w	r3, r3, #1
 8002c04:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c06:	e00b      	b.n	8002c20 <HAL_RCC_OscConfig+0x324>
 8002c08:	4b58      	ldr	r3, [pc, #352]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002c0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c0c:	4a57      	ldr	r2, [pc, #348]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002c0e:	f023 0301 	bic.w	r3, r3, #1
 8002c12:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c14:	4b55      	ldr	r3, [pc, #340]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002c16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c18:	4a54      	ldr	r2, [pc, #336]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002c1a:	f023 0304 	bic.w	r3, r3, #4
 8002c1e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d015      	beq.n	8002c54 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c28:	f7fe fece 	bl	80019c8 <HAL_GetTick>
 8002c2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c2e:	e00a      	b.n	8002c46 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c30:	f7fe feca 	bl	80019c8 <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d901      	bls.n	8002c46 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002c42:	2303      	movs	r3, #3
 8002c44:	e0cb      	b.n	8002dde <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c46:	4b49      	ldr	r3, [pc, #292]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002c48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d0ee      	beq.n	8002c30 <HAL_RCC_OscConfig+0x334>
 8002c52:	e014      	b.n	8002c7e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c54:	f7fe feb8 	bl	80019c8 <HAL_GetTick>
 8002c58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c5a:	e00a      	b.n	8002c72 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c5c:	f7fe feb4 	bl	80019c8 <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d901      	bls.n	8002c72 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e0b5      	b.n	8002dde <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c72:	4b3e      	ldr	r3, [pc, #248]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002c74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c76:	f003 0302 	and.w	r3, r3, #2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d1ee      	bne.n	8002c5c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002c7e:	7dfb      	ldrb	r3, [r7, #23]
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d105      	bne.n	8002c90 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c84:	4b39      	ldr	r3, [pc, #228]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c88:	4a38      	ldr	r2, [pc, #224]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002c8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c8e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	699b      	ldr	r3, [r3, #24]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	f000 80a1 	beq.w	8002ddc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c9a:	4b34      	ldr	r3, [pc, #208]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	f003 030c 	and.w	r3, r3, #12
 8002ca2:	2b08      	cmp	r3, #8
 8002ca4:	d05c      	beq.n	8002d60 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	699b      	ldr	r3, [r3, #24]
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d141      	bne.n	8002d32 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cae:	4b31      	ldr	r3, [pc, #196]	@ (8002d74 <HAL_RCC_OscConfig+0x478>)
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cb4:	f7fe fe88 	bl	80019c8 <HAL_GetTick>
 8002cb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cba:	e008      	b.n	8002cce <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cbc:	f7fe fe84 	bl	80019c8 <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d901      	bls.n	8002cce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e087      	b.n	8002dde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cce:	4b27      	ldr	r3, [pc, #156]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d1f0      	bne.n	8002cbc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	69da      	ldr	r2, [r3, #28]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6a1b      	ldr	r3, [r3, #32]
 8002ce2:	431a      	orrs	r2, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce8:	019b      	lsls	r3, r3, #6
 8002cea:	431a      	orrs	r2, r3
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cf0:	085b      	lsrs	r3, r3, #1
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	041b      	lsls	r3, r3, #16
 8002cf6:	431a      	orrs	r2, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cfc:	061b      	lsls	r3, r3, #24
 8002cfe:	491b      	ldr	r1, [pc, #108]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002d00:	4313      	orrs	r3, r2
 8002d02:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d04:	4b1b      	ldr	r3, [pc, #108]	@ (8002d74 <HAL_RCC_OscConfig+0x478>)
 8002d06:	2201      	movs	r2, #1
 8002d08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d0a:	f7fe fe5d 	bl	80019c8 <HAL_GetTick>
 8002d0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d10:	e008      	b.n	8002d24 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d12:	f7fe fe59 	bl	80019c8 <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d901      	bls.n	8002d24 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002d20:	2303      	movs	r3, #3
 8002d22:	e05c      	b.n	8002dde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d24:	4b11      	ldr	r3, [pc, #68]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d0f0      	beq.n	8002d12 <HAL_RCC_OscConfig+0x416>
 8002d30:	e054      	b.n	8002ddc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d32:	4b10      	ldr	r3, [pc, #64]	@ (8002d74 <HAL_RCC_OscConfig+0x478>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d38:	f7fe fe46 	bl	80019c8 <HAL_GetTick>
 8002d3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d3e:	e008      	b.n	8002d52 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d40:	f7fe fe42 	bl	80019c8 <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d901      	bls.n	8002d52 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e045      	b.n	8002dde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d52:	4b06      	ldr	r3, [pc, #24]	@ (8002d6c <HAL_RCC_OscConfig+0x470>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d1f0      	bne.n	8002d40 <HAL_RCC_OscConfig+0x444>
 8002d5e:	e03d      	b.n	8002ddc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	699b      	ldr	r3, [r3, #24]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d107      	bne.n	8002d78 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e038      	b.n	8002dde <HAL_RCC_OscConfig+0x4e2>
 8002d6c:	40023800 	.word	0x40023800
 8002d70:	40007000 	.word	0x40007000
 8002d74:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002d78:	4b1b      	ldr	r3, [pc, #108]	@ (8002de8 <HAL_RCC_OscConfig+0x4ec>)
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d028      	beq.n	8002dd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d90:	429a      	cmp	r2, r3
 8002d92:	d121      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d11a      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002da2:	68fa      	ldr	r2, [r7, #12]
 8002da4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002da8:	4013      	ands	r3, r2
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002dae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d111      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dbe:	085b      	lsrs	r3, r3, #1
 8002dc0:	3b01      	subs	r3, #1
 8002dc2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d107      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d001      	beq.n	8002ddc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e000      	b.n	8002dde <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002ddc:	2300      	movs	r3, #0
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3718      	adds	r7, #24
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	40023800 	.word	0x40023800

08002dec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b084      	sub	sp, #16
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d101      	bne.n	8002e00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e0cc      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e00:	4b68      	ldr	r3, [pc, #416]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f003 030f 	and.w	r3, r3, #15
 8002e08:	683a      	ldr	r2, [r7, #0]
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d90c      	bls.n	8002e28 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e0e:	4b65      	ldr	r3, [pc, #404]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e10:	683a      	ldr	r2, [r7, #0]
 8002e12:	b2d2      	uxtb	r2, r2
 8002e14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e16:	4b63      	ldr	r3, [pc, #396]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 030f 	and.w	r3, r3, #15
 8002e1e:	683a      	ldr	r2, [r7, #0]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d001      	beq.n	8002e28 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e0b8      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0302 	and.w	r3, r3, #2
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d020      	beq.n	8002e76 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0304 	and.w	r3, r3, #4
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d005      	beq.n	8002e4c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e40:	4b59      	ldr	r3, [pc, #356]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	4a58      	ldr	r2, [pc, #352]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e46:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002e4a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0308 	and.w	r3, r3, #8
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d005      	beq.n	8002e64 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e58:	4b53      	ldr	r3, [pc, #332]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	4a52      	ldr	r2, [pc, #328]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e5e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002e62:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e64:	4b50      	ldr	r3, [pc, #320]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	494d      	ldr	r1, [pc, #308]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 0301 	and.w	r3, r3, #1
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d044      	beq.n	8002f0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d107      	bne.n	8002e9a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e8a:	4b47      	ldr	r3, [pc, #284]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d119      	bne.n	8002eca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e07f      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d003      	beq.n	8002eaa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ea6:	2b03      	cmp	r3, #3
 8002ea8:	d107      	bne.n	8002eba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eaa:	4b3f      	ldr	r3, [pc, #252]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d109      	bne.n	8002eca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e06f      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002eba:	4b3b      	ldr	r3, [pc, #236]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0302 	and.w	r3, r3, #2
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d101      	bne.n	8002eca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e067      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002eca:	4b37      	ldr	r3, [pc, #220]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	f023 0203 	bic.w	r2, r3, #3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	4934      	ldr	r1, [pc, #208]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002edc:	f7fe fd74 	bl	80019c8 <HAL_GetTick>
 8002ee0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ee2:	e00a      	b.n	8002efa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ee4:	f7fe fd70 	bl	80019c8 <HAL_GetTick>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d901      	bls.n	8002efa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	e04f      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002efa:	4b2b      	ldr	r3, [pc, #172]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	f003 020c 	and.w	r2, r3, #12
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	009b      	lsls	r3, r3, #2
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d1eb      	bne.n	8002ee4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f0c:	4b25      	ldr	r3, [pc, #148]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 030f 	and.w	r3, r3, #15
 8002f14:	683a      	ldr	r2, [r7, #0]
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d20c      	bcs.n	8002f34 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f1a:	4b22      	ldr	r3, [pc, #136]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f1c:	683a      	ldr	r2, [r7, #0]
 8002f1e:	b2d2      	uxtb	r2, r2
 8002f20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f22:	4b20      	ldr	r3, [pc, #128]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 030f 	and.w	r3, r3, #15
 8002f2a:	683a      	ldr	r2, [r7, #0]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d001      	beq.n	8002f34 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e032      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 0304 	and.w	r3, r3, #4
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d008      	beq.n	8002f52 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f40:	4b19      	ldr	r3, [pc, #100]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	4916      	ldr	r1, [pc, #88]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0308 	and.w	r3, r3, #8
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d009      	beq.n	8002f72 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f5e:	4b12      	ldr	r3, [pc, #72]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	00db      	lsls	r3, r3, #3
 8002f6c:	490e      	ldr	r1, [pc, #56]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f72:	f000 f821 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 8002f76:	4602      	mov	r2, r0
 8002f78:	4b0b      	ldr	r3, [pc, #44]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	091b      	lsrs	r3, r3, #4
 8002f7e:	f003 030f 	and.w	r3, r3, #15
 8002f82:	490a      	ldr	r1, [pc, #40]	@ (8002fac <HAL_RCC_ClockConfig+0x1c0>)
 8002f84:	5ccb      	ldrb	r3, [r1, r3]
 8002f86:	fa22 f303 	lsr.w	r3, r2, r3
 8002f8a:	4a09      	ldr	r2, [pc, #36]	@ (8002fb0 <HAL_RCC_ClockConfig+0x1c4>)
 8002f8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002f8e:	4b09      	ldr	r3, [pc, #36]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1c8>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4618      	mov	r0, r3
 8002f94:	f7fe fcd4 	bl	8001940 <HAL_InitTick>

  return HAL_OK;
 8002f98:	2300      	movs	r3, #0
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3710      	adds	r7, #16
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	40023c00 	.word	0x40023c00
 8002fa8:	40023800 	.word	0x40023800
 8002fac:	080074f8 	.word	0x080074f8
 8002fb0:	20000004 	.word	0x20000004
 8002fb4:	20000008 	.word	0x20000008

08002fb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fbc:	b094      	sub	sp, #80	@ 0x50
 8002fbe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002fd0:	4b79      	ldr	r3, [pc, #484]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	f003 030c 	and.w	r3, r3, #12
 8002fd8:	2b08      	cmp	r3, #8
 8002fda:	d00d      	beq.n	8002ff8 <HAL_RCC_GetSysClockFreq+0x40>
 8002fdc:	2b08      	cmp	r3, #8
 8002fde:	f200 80e1 	bhi.w	80031a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d002      	beq.n	8002fec <HAL_RCC_GetSysClockFreq+0x34>
 8002fe6:	2b04      	cmp	r3, #4
 8002fe8:	d003      	beq.n	8002ff2 <HAL_RCC_GetSysClockFreq+0x3a>
 8002fea:	e0db      	b.n	80031a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002fec:	4b73      	ldr	r3, [pc, #460]	@ (80031bc <HAL_RCC_GetSysClockFreq+0x204>)
 8002fee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ff0:	e0db      	b.n	80031aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ff2:	4b73      	ldr	r3, [pc, #460]	@ (80031c0 <HAL_RCC_GetSysClockFreq+0x208>)
 8002ff4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ff6:	e0d8      	b.n	80031aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ff8:	4b6f      	ldr	r3, [pc, #444]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003000:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003002:	4b6d      	ldr	r3, [pc, #436]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d063      	beq.n	80030d6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800300e:	4b6a      	ldr	r3, [pc, #424]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	099b      	lsrs	r3, r3, #6
 8003014:	2200      	movs	r2, #0
 8003016:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003018:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800301a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800301c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003020:	633b      	str	r3, [r7, #48]	@ 0x30
 8003022:	2300      	movs	r3, #0
 8003024:	637b      	str	r3, [r7, #52]	@ 0x34
 8003026:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800302a:	4622      	mov	r2, r4
 800302c:	462b      	mov	r3, r5
 800302e:	f04f 0000 	mov.w	r0, #0
 8003032:	f04f 0100 	mov.w	r1, #0
 8003036:	0159      	lsls	r1, r3, #5
 8003038:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800303c:	0150      	lsls	r0, r2, #5
 800303e:	4602      	mov	r2, r0
 8003040:	460b      	mov	r3, r1
 8003042:	4621      	mov	r1, r4
 8003044:	1a51      	subs	r1, r2, r1
 8003046:	6139      	str	r1, [r7, #16]
 8003048:	4629      	mov	r1, r5
 800304a:	eb63 0301 	sbc.w	r3, r3, r1
 800304e:	617b      	str	r3, [r7, #20]
 8003050:	f04f 0200 	mov.w	r2, #0
 8003054:	f04f 0300 	mov.w	r3, #0
 8003058:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800305c:	4659      	mov	r1, fp
 800305e:	018b      	lsls	r3, r1, #6
 8003060:	4651      	mov	r1, sl
 8003062:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003066:	4651      	mov	r1, sl
 8003068:	018a      	lsls	r2, r1, #6
 800306a:	4651      	mov	r1, sl
 800306c:	ebb2 0801 	subs.w	r8, r2, r1
 8003070:	4659      	mov	r1, fp
 8003072:	eb63 0901 	sbc.w	r9, r3, r1
 8003076:	f04f 0200 	mov.w	r2, #0
 800307a:	f04f 0300 	mov.w	r3, #0
 800307e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003082:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003086:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800308a:	4690      	mov	r8, r2
 800308c:	4699      	mov	r9, r3
 800308e:	4623      	mov	r3, r4
 8003090:	eb18 0303 	adds.w	r3, r8, r3
 8003094:	60bb      	str	r3, [r7, #8]
 8003096:	462b      	mov	r3, r5
 8003098:	eb49 0303 	adc.w	r3, r9, r3
 800309c:	60fb      	str	r3, [r7, #12]
 800309e:	f04f 0200 	mov.w	r2, #0
 80030a2:	f04f 0300 	mov.w	r3, #0
 80030a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80030aa:	4629      	mov	r1, r5
 80030ac:	024b      	lsls	r3, r1, #9
 80030ae:	4621      	mov	r1, r4
 80030b0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80030b4:	4621      	mov	r1, r4
 80030b6:	024a      	lsls	r2, r1, #9
 80030b8:	4610      	mov	r0, r2
 80030ba:	4619      	mov	r1, r3
 80030bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030be:	2200      	movs	r2, #0
 80030c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80030c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80030c8:	f7fd f892 	bl	80001f0 <__aeabi_uldivmod>
 80030cc:	4602      	mov	r2, r0
 80030ce:	460b      	mov	r3, r1
 80030d0:	4613      	mov	r3, r2
 80030d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80030d4:	e058      	b.n	8003188 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030d6:	4b38      	ldr	r3, [pc, #224]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	099b      	lsrs	r3, r3, #6
 80030dc:	2200      	movs	r2, #0
 80030de:	4618      	mov	r0, r3
 80030e0:	4611      	mov	r1, r2
 80030e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80030e6:	623b      	str	r3, [r7, #32]
 80030e8:	2300      	movs	r3, #0
 80030ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80030ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80030f0:	4642      	mov	r2, r8
 80030f2:	464b      	mov	r3, r9
 80030f4:	f04f 0000 	mov.w	r0, #0
 80030f8:	f04f 0100 	mov.w	r1, #0
 80030fc:	0159      	lsls	r1, r3, #5
 80030fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003102:	0150      	lsls	r0, r2, #5
 8003104:	4602      	mov	r2, r0
 8003106:	460b      	mov	r3, r1
 8003108:	4641      	mov	r1, r8
 800310a:	ebb2 0a01 	subs.w	sl, r2, r1
 800310e:	4649      	mov	r1, r9
 8003110:	eb63 0b01 	sbc.w	fp, r3, r1
 8003114:	f04f 0200 	mov.w	r2, #0
 8003118:	f04f 0300 	mov.w	r3, #0
 800311c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003120:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003124:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003128:	ebb2 040a 	subs.w	r4, r2, sl
 800312c:	eb63 050b 	sbc.w	r5, r3, fp
 8003130:	f04f 0200 	mov.w	r2, #0
 8003134:	f04f 0300 	mov.w	r3, #0
 8003138:	00eb      	lsls	r3, r5, #3
 800313a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800313e:	00e2      	lsls	r2, r4, #3
 8003140:	4614      	mov	r4, r2
 8003142:	461d      	mov	r5, r3
 8003144:	4643      	mov	r3, r8
 8003146:	18e3      	adds	r3, r4, r3
 8003148:	603b      	str	r3, [r7, #0]
 800314a:	464b      	mov	r3, r9
 800314c:	eb45 0303 	adc.w	r3, r5, r3
 8003150:	607b      	str	r3, [r7, #4]
 8003152:	f04f 0200 	mov.w	r2, #0
 8003156:	f04f 0300 	mov.w	r3, #0
 800315a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800315e:	4629      	mov	r1, r5
 8003160:	028b      	lsls	r3, r1, #10
 8003162:	4621      	mov	r1, r4
 8003164:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003168:	4621      	mov	r1, r4
 800316a:	028a      	lsls	r2, r1, #10
 800316c:	4610      	mov	r0, r2
 800316e:	4619      	mov	r1, r3
 8003170:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003172:	2200      	movs	r2, #0
 8003174:	61bb      	str	r3, [r7, #24]
 8003176:	61fa      	str	r2, [r7, #28]
 8003178:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800317c:	f7fd f838 	bl	80001f0 <__aeabi_uldivmod>
 8003180:	4602      	mov	r2, r0
 8003182:	460b      	mov	r3, r1
 8003184:	4613      	mov	r3, r2
 8003186:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003188:	4b0b      	ldr	r3, [pc, #44]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	0c1b      	lsrs	r3, r3, #16
 800318e:	f003 0303 	and.w	r3, r3, #3
 8003192:	3301      	adds	r3, #1
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003198:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800319a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800319c:	fbb2 f3f3 	udiv	r3, r2, r3
 80031a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031a2:	e002      	b.n	80031aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80031a4:	4b05      	ldr	r3, [pc, #20]	@ (80031bc <HAL_RCC_GetSysClockFreq+0x204>)
 80031a6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	3750      	adds	r7, #80	@ 0x50
 80031b0:	46bd      	mov	sp, r7
 80031b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031b6:	bf00      	nop
 80031b8:	40023800 	.word	0x40023800
 80031bc:	00f42400 	.word	0x00f42400
 80031c0:	007a1200 	.word	0x007a1200

080031c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031c4:	b480      	push	{r7}
 80031c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031c8:	4b03      	ldr	r3, [pc, #12]	@ (80031d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80031ca:	681b      	ldr	r3, [r3, #0]
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	20000004 	.word	0x20000004

080031dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80031e0:	f7ff fff0 	bl	80031c4 <HAL_RCC_GetHCLKFreq>
 80031e4:	4602      	mov	r2, r0
 80031e6:	4b05      	ldr	r3, [pc, #20]	@ (80031fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	0a9b      	lsrs	r3, r3, #10
 80031ec:	f003 0307 	and.w	r3, r3, #7
 80031f0:	4903      	ldr	r1, [pc, #12]	@ (8003200 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031f2:	5ccb      	ldrb	r3, [r1, r3]
 80031f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	bd80      	pop	{r7, pc}
 80031fc:	40023800 	.word	0x40023800
 8003200:	08007508 	.word	0x08007508

08003204 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003208:	f7ff ffdc 	bl	80031c4 <HAL_RCC_GetHCLKFreq>
 800320c:	4602      	mov	r2, r0
 800320e:	4b05      	ldr	r3, [pc, #20]	@ (8003224 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	0b5b      	lsrs	r3, r3, #13
 8003214:	f003 0307 	and.w	r3, r3, #7
 8003218:	4903      	ldr	r1, [pc, #12]	@ (8003228 <HAL_RCC_GetPCLK2Freq+0x24>)
 800321a:	5ccb      	ldrb	r3, [r1, r3]
 800321c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003220:	4618      	mov	r0, r3
 8003222:	bd80      	pop	{r7, pc}
 8003224:	40023800 	.word	0x40023800
 8003228:	08007508 	.word	0x08007508

0800322c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b082      	sub	sp, #8
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d101      	bne.n	800323e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e07b      	b.n	8003336 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003242:	2b00      	cmp	r3, #0
 8003244:	d108      	bne.n	8003258 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800324e:	d009      	beq.n	8003264 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	61da      	str	r2, [r3, #28]
 8003256:	e005      	b.n	8003264 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2b00      	cmp	r3, #0
 8003274:	d106      	bne.n	8003284 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2200      	movs	r2, #0
 800327a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f7fe f9e6 	bl	8001650 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2202      	movs	r2, #2
 8003288:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800329a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80032ac:	431a      	orrs	r2, r3
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80032b6:	431a      	orrs	r2, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	691b      	ldr	r3, [r3, #16]
 80032bc:	f003 0302 	and.w	r3, r3, #2
 80032c0:	431a      	orrs	r2, r3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	695b      	ldr	r3, [r3, #20]
 80032c6:	f003 0301 	and.w	r3, r3, #1
 80032ca:	431a      	orrs	r2, r3
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032d4:	431a      	orrs	r2, r3
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	69db      	ldr	r3, [r3, #28]
 80032da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80032de:	431a      	orrs	r2, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a1b      	ldr	r3, [r3, #32]
 80032e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032e8:	ea42 0103 	orr.w	r1, r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	430a      	orrs	r2, r1
 80032fa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	699b      	ldr	r3, [r3, #24]
 8003300:	0c1b      	lsrs	r3, r3, #16
 8003302:	f003 0104 	and.w	r1, r3, #4
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330a:	f003 0210 	and.w	r2, r3, #16
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	430a      	orrs	r2, r1
 8003314:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	69da      	ldr	r2, [r3, #28]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003324:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003334:	2300      	movs	r3, #0
}
 8003336:	4618      	mov	r0, r3
 8003338:	3708      	adds	r7, #8
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}

0800333e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800333e:	b580      	push	{r7, lr}
 8003340:	b088      	sub	sp, #32
 8003342:	af00      	add	r7, sp, #0
 8003344:	60f8      	str	r0, [r7, #12]
 8003346:	60b9      	str	r1, [r7, #8]
 8003348:	603b      	str	r3, [r7, #0]
 800334a:	4613      	mov	r3, r2
 800334c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800334e:	f7fe fb3b 	bl	80019c8 <HAL_GetTick>
 8003352:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003354:	88fb      	ldrh	r3, [r7, #6]
 8003356:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800335e:	b2db      	uxtb	r3, r3
 8003360:	2b01      	cmp	r3, #1
 8003362:	d001      	beq.n	8003368 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003364:	2302      	movs	r3, #2
 8003366:	e12a      	b.n	80035be <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d002      	beq.n	8003374 <HAL_SPI_Transmit+0x36>
 800336e:	88fb      	ldrh	r3, [r7, #6]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d101      	bne.n	8003378 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e122      	b.n	80035be <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800337e:	2b01      	cmp	r3, #1
 8003380:	d101      	bne.n	8003386 <HAL_SPI_Transmit+0x48>
 8003382:	2302      	movs	r3, #2
 8003384:	e11b      	b.n	80035be <HAL_SPI_Transmit+0x280>
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2201      	movs	r2, #1
 800338a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2203      	movs	r2, #3
 8003392:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2200      	movs	r2, #0
 800339a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	68ba      	ldr	r2, [r7, #8]
 80033a0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	88fa      	ldrh	r2, [r7, #6]
 80033a6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	88fa      	ldrh	r2, [r7, #6]
 80033ac:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2200      	movs	r2, #0
 80033b2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2200      	movs	r2, #0
 80033b8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2200      	movs	r2, #0
 80033be:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2200      	movs	r2, #0
 80033c4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2200      	movs	r2, #0
 80033ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033d4:	d10f      	bne.n	80033f6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80033f4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003400:	2b40      	cmp	r3, #64	@ 0x40
 8003402:	d007      	beq.n	8003414 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003412:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800341c:	d152      	bne.n	80034c4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d002      	beq.n	800342c <HAL_SPI_Transmit+0xee>
 8003426:	8b7b      	ldrh	r3, [r7, #26]
 8003428:	2b01      	cmp	r3, #1
 800342a:	d145      	bne.n	80034b8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003430:	881a      	ldrh	r2, [r3, #0]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800343c:	1c9a      	adds	r2, r3, #2
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003446:	b29b      	uxth	r3, r3
 8003448:	3b01      	subs	r3, #1
 800344a:	b29a      	uxth	r2, r3
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003450:	e032      	b.n	80034b8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	f003 0302 	and.w	r3, r3, #2
 800345c:	2b02      	cmp	r3, #2
 800345e:	d112      	bne.n	8003486 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003464:	881a      	ldrh	r2, [r3, #0]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003470:	1c9a      	adds	r2, r3, #2
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800347a:	b29b      	uxth	r3, r3
 800347c:	3b01      	subs	r3, #1
 800347e:	b29a      	uxth	r2, r3
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003484:	e018      	b.n	80034b8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003486:	f7fe fa9f 	bl	80019c8 <HAL_GetTick>
 800348a:	4602      	mov	r2, r0
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	683a      	ldr	r2, [r7, #0]
 8003492:	429a      	cmp	r2, r3
 8003494:	d803      	bhi.n	800349e <HAL_SPI_Transmit+0x160>
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800349c:	d102      	bne.n	80034a4 <HAL_SPI_Transmit+0x166>
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d109      	bne.n	80034b8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2201      	movs	r2, #1
 80034a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80034b4:	2303      	movs	r3, #3
 80034b6:	e082      	b.n	80035be <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80034bc:	b29b      	uxth	r3, r3
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d1c7      	bne.n	8003452 <HAL_SPI_Transmit+0x114>
 80034c2:	e053      	b.n	800356c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d002      	beq.n	80034d2 <HAL_SPI_Transmit+0x194>
 80034cc:	8b7b      	ldrh	r3, [r7, #26]
 80034ce:	2b01      	cmp	r3, #1
 80034d0:	d147      	bne.n	8003562 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	330c      	adds	r3, #12
 80034dc:	7812      	ldrb	r2, [r2, #0]
 80034de:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034e4:	1c5a      	adds	r2, r3, #1
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	3b01      	subs	r3, #1
 80034f2:	b29a      	uxth	r2, r3
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80034f8:	e033      	b.n	8003562 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	f003 0302 	and.w	r3, r3, #2
 8003504:	2b02      	cmp	r3, #2
 8003506:	d113      	bne.n	8003530 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	330c      	adds	r3, #12
 8003512:	7812      	ldrb	r2, [r2, #0]
 8003514:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800351a:	1c5a      	adds	r2, r3, #1
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003524:	b29b      	uxth	r3, r3
 8003526:	3b01      	subs	r3, #1
 8003528:	b29a      	uxth	r2, r3
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800352e:	e018      	b.n	8003562 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003530:	f7fe fa4a 	bl	80019c8 <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	683a      	ldr	r2, [r7, #0]
 800353c:	429a      	cmp	r2, r3
 800353e:	d803      	bhi.n	8003548 <HAL_SPI_Transmit+0x20a>
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003546:	d102      	bne.n	800354e <HAL_SPI_Transmit+0x210>
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d109      	bne.n	8003562 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2201      	movs	r2, #1
 8003552:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2200      	movs	r2, #0
 800355a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e02d      	b.n	80035be <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003566:	b29b      	uxth	r3, r3
 8003568:	2b00      	cmp	r3, #0
 800356a:	d1c6      	bne.n	80034fa <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800356c:	69fa      	ldr	r2, [r7, #28]
 800356e:	6839      	ldr	r1, [r7, #0]
 8003570:	68f8      	ldr	r0, [r7, #12]
 8003572:	f000 f8b1 	bl	80036d8 <SPI_EndRxTxTransaction>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d002      	beq.n	8003582 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2220      	movs	r2, #32
 8003580:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d10a      	bne.n	80035a0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800358a:	2300      	movs	r3, #0
 800358c:	617b      	str	r3, [r7, #20]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	617b      	str	r3, [r7, #20]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	617b      	str	r3, [r7, #20]
 800359e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2201      	movs	r2, #1
 80035a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2200      	movs	r2, #0
 80035ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d001      	beq.n	80035bc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e000      	b.n	80035be <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80035bc:	2300      	movs	r3, #0
  }
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3720      	adds	r7, #32
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
	...

080035c8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b088      	sub	sp, #32
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	60f8      	str	r0, [r7, #12]
 80035d0:	60b9      	str	r1, [r7, #8]
 80035d2:	603b      	str	r3, [r7, #0]
 80035d4:	4613      	mov	r3, r2
 80035d6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80035d8:	f7fe f9f6 	bl	80019c8 <HAL_GetTick>
 80035dc:	4602      	mov	r2, r0
 80035de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035e0:	1a9b      	subs	r3, r3, r2
 80035e2:	683a      	ldr	r2, [r7, #0]
 80035e4:	4413      	add	r3, r2
 80035e6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80035e8:	f7fe f9ee 	bl	80019c8 <HAL_GetTick>
 80035ec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80035ee:	4b39      	ldr	r3, [pc, #228]	@ (80036d4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	015b      	lsls	r3, r3, #5
 80035f4:	0d1b      	lsrs	r3, r3, #20
 80035f6:	69fa      	ldr	r2, [r7, #28]
 80035f8:	fb02 f303 	mul.w	r3, r2, r3
 80035fc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80035fe:	e055      	b.n	80036ac <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003606:	d051      	beq.n	80036ac <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003608:	f7fe f9de 	bl	80019c8 <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	69bb      	ldr	r3, [r7, #24]
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	69fa      	ldr	r2, [r7, #28]
 8003614:	429a      	cmp	r2, r3
 8003616:	d902      	bls.n	800361e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d13d      	bne.n	800369a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	685a      	ldr	r2, [r3, #4]
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800362c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003636:	d111      	bne.n	800365c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003640:	d004      	beq.n	800364c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800364a:	d107      	bne.n	800365c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800365a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003660:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003664:	d10f      	bne.n	8003686 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003674:	601a      	str	r2, [r3, #0]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003684:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2201      	movs	r2, #1
 800368a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2200      	movs	r2, #0
 8003692:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003696:	2303      	movs	r3, #3
 8003698:	e018      	b.n	80036cc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d102      	bne.n	80036a6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80036a0:	2300      	movs	r3, #0
 80036a2:	61fb      	str	r3, [r7, #28]
 80036a4:	e002      	b.n	80036ac <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	3b01      	subs	r3, #1
 80036aa:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	689a      	ldr	r2, [r3, #8]
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	4013      	ands	r3, r2
 80036b6:	68ba      	ldr	r2, [r7, #8]
 80036b8:	429a      	cmp	r2, r3
 80036ba:	bf0c      	ite	eq
 80036bc:	2301      	moveq	r3, #1
 80036be:	2300      	movne	r3, #0
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	461a      	mov	r2, r3
 80036c4:	79fb      	ldrb	r3, [r7, #7]
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d19a      	bne.n	8003600 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80036ca:	2300      	movs	r3, #0
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3720      	adds	r7, #32
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	20000004 	.word	0x20000004

080036d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b088      	sub	sp, #32
 80036dc:	af02      	add	r7, sp, #8
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	9300      	str	r3, [sp, #0]
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	2201      	movs	r2, #1
 80036ec:	2102      	movs	r1, #2
 80036ee:	68f8      	ldr	r0, [r7, #12]
 80036f0:	f7ff ff6a 	bl	80035c8 <SPI_WaitFlagStateUntilTimeout>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d007      	beq.n	800370a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036fe:	f043 0220 	orr.w	r2, r3, #32
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e032      	b.n	8003770 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800370a:	4b1b      	ldr	r3, [pc, #108]	@ (8003778 <SPI_EndRxTxTransaction+0xa0>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a1b      	ldr	r2, [pc, #108]	@ (800377c <SPI_EndRxTxTransaction+0xa4>)
 8003710:	fba2 2303 	umull	r2, r3, r2, r3
 8003714:	0d5b      	lsrs	r3, r3, #21
 8003716:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800371a:	fb02 f303 	mul.w	r3, r2, r3
 800371e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003728:	d112      	bne.n	8003750 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	9300      	str	r3, [sp, #0]
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	2200      	movs	r2, #0
 8003732:	2180      	movs	r1, #128	@ 0x80
 8003734:	68f8      	ldr	r0, [r7, #12]
 8003736:	f7ff ff47 	bl	80035c8 <SPI_WaitFlagStateUntilTimeout>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d016      	beq.n	800376e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003744:	f043 0220 	orr.w	r2, r3, #32
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800374c:	2303      	movs	r3, #3
 800374e:	e00f      	b.n	8003770 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d00a      	beq.n	800376c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	3b01      	subs	r3, #1
 800375a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003766:	2b80      	cmp	r3, #128	@ 0x80
 8003768:	d0f2      	beq.n	8003750 <SPI_EndRxTxTransaction+0x78>
 800376a:	e000      	b.n	800376e <SPI_EndRxTxTransaction+0x96>
        break;
 800376c:	bf00      	nop
  }

  return HAL_OK;
 800376e:	2300      	movs	r3, #0
}
 8003770:	4618      	mov	r0, r3
 8003772:	3718      	adds	r7, #24
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	20000004 	.word	0x20000004
 800377c:	165e9f81 	.word	0x165e9f81

08003780 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b082      	sub	sp, #8
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d101      	bne.n	8003792 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e042      	b.n	8003818 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003798:	b2db      	uxtb	r3, r3
 800379a:	2b00      	cmp	r3, #0
 800379c:	d106      	bne.n	80037ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	f7fd ff9a 	bl	80016e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2224      	movs	r2, #36	@ 0x24
 80037b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68da      	ldr	r2, [r3, #12]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80037c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f000 f82b 	bl	8003820 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	691a      	ldr	r2, [r3, #16]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80037d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	695a      	ldr	r2, [r3, #20]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80037e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	68da      	ldr	r2, [r3, #12]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80037f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2220      	movs	r2, #32
 8003804:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2220      	movs	r2, #32
 800380c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003816:	2300      	movs	r3, #0
}
 8003818:	4618      	mov	r0, r3
 800381a:	3708      	adds	r7, #8
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}

08003820 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003820:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003824:	b0c0      	sub	sp, #256	@ 0x100
 8003826:	af00      	add	r7, sp, #0
 8003828:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800382c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	691b      	ldr	r3, [r3, #16]
 8003834:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800383c:	68d9      	ldr	r1, [r3, #12]
 800383e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	ea40 0301 	orr.w	r3, r0, r1
 8003848:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800384a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800384e:	689a      	ldr	r2, [r3, #8]
 8003850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003854:	691b      	ldr	r3, [r3, #16]
 8003856:	431a      	orrs	r2, r3
 8003858:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800385c:	695b      	ldr	r3, [r3, #20]
 800385e:	431a      	orrs	r2, r3
 8003860:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003864:	69db      	ldr	r3, [r3, #28]
 8003866:	4313      	orrs	r3, r2
 8003868:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800386c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003878:	f021 010c 	bic.w	r1, r1, #12
 800387c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003886:	430b      	orrs	r3, r1
 8003888:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800388a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	695b      	ldr	r3, [r3, #20]
 8003892:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003896:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800389a:	6999      	ldr	r1, [r3, #24]
 800389c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	ea40 0301 	orr.w	r3, r0, r1
 80038a6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80038a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	4b8f      	ldr	r3, [pc, #572]	@ (8003aec <UART_SetConfig+0x2cc>)
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d005      	beq.n	80038c0 <UART_SetConfig+0xa0>
 80038b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	4b8d      	ldr	r3, [pc, #564]	@ (8003af0 <UART_SetConfig+0x2d0>)
 80038bc:	429a      	cmp	r2, r3
 80038be:	d104      	bne.n	80038ca <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80038c0:	f7ff fca0 	bl	8003204 <HAL_RCC_GetPCLK2Freq>
 80038c4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80038c8:	e003      	b.n	80038d2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80038ca:	f7ff fc87 	bl	80031dc <HAL_RCC_GetPCLK1Freq>
 80038ce:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038d6:	69db      	ldr	r3, [r3, #28]
 80038d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038dc:	f040 810c 	bne.w	8003af8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80038e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038e4:	2200      	movs	r2, #0
 80038e6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80038ea:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80038ee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80038f2:	4622      	mov	r2, r4
 80038f4:	462b      	mov	r3, r5
 80038f6:	1891      	adds	r1, r2, r2
 80038f8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80038fa:	415b      	adcs	r3, r3
 80038fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80038fe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003902:	4621      	mov	r1, r4
 8003904:	eb12 0801 	adds.w	r8, r2, r1
 8003908:	4629      	mov	r1, r5
 800390a:	eb43 0901 	adc.w	r9, r3, r1
 800390e:	f04f 0200 	mov.w	r2, #0
 8003912:	f04f 0300 	mov.w	r3, #0
 8003916:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800391a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800391e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003922:	4690      	mov	r8, r2
 8003924:	4699      	mov	r9, r3
 8003926:	4623      	mov	r3, r4
 8003928:	eb18 0303 	adds.w	r3, r8, r3
 800392c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003930:	462b      	mov	r3, r5
 8003932:	eb49 0303 	adc.w	r3, r9, r3
 8003936:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800393a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003946:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800394a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800394e:	460b      	mov	r3, r1
 8003950:	18db      	adds	r3, r3, r3
 8003952:	653b      	str	r3, [r7, #80]	@ 0x50
 8003954:	4613      	mov	r3, r2
 8003956:	eb42 0303 	adc.w	r3, r2, r3
 800395a:	657b      	str	r3, [r7, #84]	@ 0x54
 800395c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003960:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003964:	f7fc fc44 	bl	80001f0 <__aeabi_uldivmod>
 8003968:	4602      	mov	r2, r0
 800396a:	460b      	mov	r3, r1
 800396c:	4b61      	ldr	r3, [pc, #388]	@ (8003af4 <UART_SetConfig+0x2d4>)
 800396e:	fba3 2302 	umull	r2, r3, r3, r2
 8003972:	095b      	lsrs	r3, r3, #5
 8003974:	011c      	lsls	r4, r3, #4
 8003976:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800397a:	2200      	movs	r2, #0
 800397c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003980:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003984:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003988:	4642      	mov	r2, r8
 800398a:	464b      	mov	r3, r9
 800398c:	1891      	adds	r1, r2, r2
 800398e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003990:	415b      	adcs	r3, r3
 8003992:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003994:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003998:	4641      	mov	r1, r8
 800399a:	eb12 0a01 	adds.w	sl, r2, r1
 800399e:	4649      	mov	r1, r9
 80039a0:	eb43 0b01 	adc.w	fp, r3, r1
 80039a4:	f04f 0200 	mov.w	r2, #0
 80039a8:	f04f 0300 	mov.w	r3, #0
 80039ac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80039b0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80039b4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80039b8:	4692      	mov	sl, r2
 80039ba:	469b      	mov	fp, r3
 80039bc:	4643      	mov	r3, r8
 80039be:	eb1a 0303 	adds.w	r3, sl, r3
 80039c2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80039c6:	464b      	mov	r3, r9
 80039c8:	eb4b 0303 	adc.w	r3, fp, r3
 80039cc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80039d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80039dc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80039e0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80039e4:	460b      	mov	r3, r1
 80039e6:	18db      	adds	r3, r3, r3
 80039e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80039ea:	4613      	mov	r3, r2
 80039ec:	eb42 0303 	adc.w	r3, r2, r3
 80039f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80039f2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80039f6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80039fa:	f7fc fbf9 	bl	80001f0 <__aeabi_uldivmod>
 80039fe:	4602      	mov	r2, r0
 8003a00:	460b      	mov	r3, r1
 8003a02:	4611      	mov	r1, r2
 8003a04:	4b3b      	ldr	r3, [pc, #236]	@ (8003af4 <UART_SetConfig+0x2d4>)
 8003a06:	fba3 2301 	umull	r2, r3, r3, r1
 8003a0a:	095b      	lsrs	r3, r3, #5
 8003a0c:	2264      	movs	r2, #100	@ 0x64
 8003a0e:	fb02 f303 	mul.w	r3, r2, r3
 8003a12:	1acb      	subs	r3, r1, r3
 8003a14:	00db      	lsls	r3, r3, #3
 8003a16:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003a1a:	4b36      	ldr	r3, [pc, #216]	@ (8003af4 <UART_SetConfig+0x2d4>)
 8003a1c:	fba3 2302 	umull	r2, r3, r3, r2
 8003a20:	095b      	lsrs	r3, r3, #5
 8003a22:	005b      	lsls	r3, r3, #1
 8003a24:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003a28:	441c      	add	r4, r3
 8003a2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a2e:	2200      	movs	r2, #0
 8003a30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003a34:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003a38:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003a3c:	4642      	mov	r2, r8
 8003a3e:	464b      	mov	r3, r9
 8003a40:	1891      	adds	r1, r2, r2
 8003a42:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003a44:	415b      	adcs	r3, r3
 8003a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a48:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003a4c:	4641      	mov	r1, r8
 8003a4e:	1851      	adds	r1, r2, r1
 8003a50:	6339      	str	r1, [r7, #48]	@ 0x30
 8003a52:	4649      	mov	r1, r9
 8003a54:	414b      	adcs	r3, r1
 8003a56:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a58:	f04f 0200 	mov.w	r2, #0
 8003a5c:	f04f 0300 	mov.w	r3, #0
 8003a60:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003a64:	4659      	mov	r1, fp
 8003a66:	00cb      	lsls	r3, r1, #3
 8003a68:	4651      	mov	r1, sl
 8003a6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a6e:	4651      	mov	r1, sl
 8003a70:	00ca      	lsls	r2, r1, #3
 8003a72:	4610      	mov	r0, r2
 8003a74:	4619      	mov	r1, r3
 8003a76:	4603      	mov	r3, r0
 8003a78:	4642      	mov	r2, r8
 8003a7a:	189b      	adds	r3, r3, r2
 8003a7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a80:	464b      	mov	r3, r9
 8003a82:	460a      	mov	r2, r1
 8003a84:	eb42 0303 	adc.w	r3, r2, r3
 8003a88:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003a98:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003a9c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003aa0:	460b      	mov	r3, r1
 8003aa2:	18db      	adds	r3, r3, r3
 8003aa4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003aa6:	4613      	mov	r3, r2
 8003aa8:	eb42 0303 	adc.w	r3, r2, r3
 8003aac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003aae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003ab2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003ab6:	f7fc fb9b 	bl	80001f0 <__aeabi_uldivmod>
 8003aba:	4602      	mov	r2, r0
 8003abc:	460b      	mov	r3, r1
 8003abe:	4b0d      	ldr	r3, [pc, #52]	@ (8003af4 <UART_SetConfig+0x2d4>)
 8003ac0:	fba3 1302 	umull	r1, r3, r3, r2
 8003ac4:	095b      	lsrs	r3, r3, #5
 8003ac6:	2164      	movs	r1, #100	@ 0x64
 8003ac8:	fb01 f303 	mul.w	r3, r1, r3
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	00db      	lsls	r3, r3, #3
 8003ad0:	3332      	adds	r3, #50	@ 0x32
 8003ad2:	4a08      	ldr	r2, [pc, #32]	@ (8003af4 <UART_SetConfig+0x2d4>)
 8003ad4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad8:	095b      	lsrs	r3, r3, #5
 8003ada:	f003 0207 	and.w	r2, r3, #7
 8003ade:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4422      	add	r2, r4
 8003ae6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003ae8:	e106      	b.n	8003cf8 <UART_SetConfig+0x4d8>
 8003aea:	bf00      	nop
 8003aec:	40011000 	.word	0x40011000
 8003af0:	40011400 	.word	0x40011400
 8003af4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003af8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003afc:	2200      	movs	r2, #0
 8003afe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003b02:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003b06:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003b0a:	4642      	mov	r2, r8
 8003b0c:	464b      	mov	r3, r9
 8003b0e:	1891      	adds	r1, r2, r2
 8003b10:	6239      	str	r1, [r7, #32]
 8003b12:	415b      	adcs	r3, r3
 8003b14:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b16:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003b1a:	4641      	mov	r1, r8
 8003b1c:	1854      	adds	r4, r2, r1
 8003b1e:	4649      	mov	r1, r9
 8003b20:	eb43 0501 	adc.w	r5, r3, r1
 8003b24:	f04f 0200 	mov.w	r2, #0
 8003b28:	f04f 0300 	mov.w	r3, #0
 8003b2c:	00eb      	lsls	r3, r5, #3
 8003b2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b32:	00e2      	lsls	r2, r4, #3
 8003b34:	4614      	mov	r4, r2
 8003b36:	461d      	mov	r5, r3
 8003b38:	4643      	mov	r3, r8
 8003b3a:	18e3      	adds	r3, r4, r3
 8003b3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003b40:	464b      	mov	r3, r9
 8003b42:	eb45 0303 	adc.w	r3, r5, r3
 8003b46:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003b4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003b56:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003b5a:	f04f 0200 	mov.w	r2, #0
 8003b5e:	f04f 0300 	mov.w	r3, #0
 8003b62:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003b66:	4629      	mov	r1, r5
 8003b68:	008b      	lsls	r3, r1, #2
 8003b6a:	4621      	mov	r1, r4
 8003b6c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b70:	4621      	mov	r1, r4
 8003b72:	008a      	lsls	r2, r1, #2
 8003b74:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003b78:	f7fc fb3a 	bl	80001f0 <__aeabi_uldivmod>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	460b      	mov	r3, r1
 8003b80:	4b60      	ldr	r3, [pc, #384]	@ (8003d04 <UART_SetConfig+0x4e4>)
 8003b82:	fba3 2302 	umull	r2, r3, r3, r2
 8003b86:	095b      	lsrs	r3, r3, #5
 8003b88:	011c      	lsls	r4, r3, #4
 8003b8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003b94:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003b98:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003b9c:	4642      	mov	r2, r8
 8003b9e:	464b      	mov	r3, r9
 8003ba0:	1891      	adds	r1, r2, r2
 8003ba2:	61b9      	str	r1, [r7, #24]
 8003ba4:	415b      	adcs	r3, r3
 8003ba6:	61fb      	str	r3, [r7, #28]
 8003ba8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003bac:	4641      	mov	r1, r8
 8003bae:	1851      	adds	r1, r2, r1
 8003bb0:	6139      	str	r1, [r7, #16]
 8003bb2:	4649      	mov	r1, r9
 8003bb4:	414b      	adcs	r3, r1
 8003bb6:	617b      	str	r3, [r7, #20]
 8003bb8:	f04f 0200 	mov.w	r2, #0
 8003bbc:	f04f 0300 	mov.w	r3, #0
 8003bc0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003bc4:	4659      	mov	r1, fp
 8003bc6:	00cb      	lsls	r3, r1, #3
 8003bc8:	4651      	mov	r1, sl
 8003bca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003bce:	4651      	mov	r1, sl
 8003bd0:	00ca      	lsls	r2, r1, #3
 8003bd2:	4610      	mov	r0, r2
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	4642      	mov	r2, r8
 8003bda:	189b      	adds	r3, r3, r2
 8003bdc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003be0:	464b      	mov	r3, r9
 8003be2:	460a      	mov	r2, r1
 8003be4:	eb42 0303 	adc.w	r3, r2, r3
 8003be8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003bf6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003bf8:	f04f 0200 	mov.w	r2, #0
 8003bfc:	f04f 0300 	mov.w	r3, #0
 8003c00:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003c04:	4649      	mov	r1, r9
 8003c06:	008b      	lsls	r3, r1, #2
 8003c08:	4641      	mov	r1, r8
 8003c0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c0e:	4641      	mov	r1, r8
 8003c10:	008a      	lsls	r2, r1, #2
 8003c12:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003c16:	f7fc faeb 	bl	80001f0 <__aeabi_uldivmod>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	460b      	mov	r3, r1
 8003c1e:	4611      	mov	r1, r2
 8003c20:	4b38      	ldr	r3, [pc, #224]	@ (8003d04 <UART_SetConfig+0x4e4>)
 8003c22:	fba3 2301 	umull	r2, r3, r3, r1
 8003c26:	095b      	lsrs	r3, r3, #5
 8003c28:	2264      	movs	r2, #100	@ 0x64
 8003c2a:	fb02 f303 	mul.w	r3, r2, r3
 8003c2e:	1acb      	subs	r3, r1, r3
 8003c30:	011b      	lsls	r3, r3, #4
 8003c32:	3332      	adds	r3, #50	@ 0x32
 8003c34:	4a33      	ldr	r2, [pc, #204]	@ (8003d04 <UART_SetConfig+0x4e4>)
 8003c36:	fba2 2303 	umull	r2, r3, r2, r3
 8003c3a:	095b      	lsrs	r3, r3, #5
 8003c3c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c40:	441c      	add	r4, r3
 8003c42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c46:	2200      	movs	r2, #0
 8003c48:	673b      	str	r3, [r7, #112]	@ 0x70
 8003c4a:	677a      	str	r2, [r7, #116]	@ 0x74
 8003c4c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003c50:	4642      	mov	r2, r8
 8003c52:	464b      	mov	r3, r9
 8003c54:	1891      	adds	r1, r2, r2
 8003c56:	60b9      	str	r1, [r7, #8]
 8003c58:	415b      	adcs	r3, r3
 8003c5a:	60fb      	str	r3, [r7, #12]
 8003c5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c60:	4641      	mov	r1, r8
 8003c62:	1851      	adds	r1, r2, r1
 8003c64:	6039      	str	r1, [r7, #0]
 8003c66:	4649      	mov	r1, r9
 8003c68:	414b      	adcs	r3, r1
 8003c6a:	607b      	str	r3, [r7, #4]
 8003c6c:	f04f 0200 	mov.w	r2, #0
 8003c70:	f04f 0300 	mov.w	r3, #0
 8003c74:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003c78:	4659      	mov	r1, fp
 8003c7a:	00cb      	lsls	r3, r1, #3
 8003c7c:	4651      	mov	r1, sl
 8003c7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c82:	4651      	mov	r1, sl
 8003c84:	00ca      	lsls	r2, r1, #3
 8003c86:	4610      	mov	r0, r2
 8003c88:	4619      	mov	r1, r3
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	4642      	mov	r2, r8
 8003c8e:	189b      	adds	r3, r3, r2
 8003c90:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003c92:	464b      	mov	r3, r9
 8003c94:	460a      	mov	r2, r1
 8003c96:	eb42 0303 	adc.w	r3, r2, r3
 8003c9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ca6:	667a      	str	r2, [r7, #100]	@ 0x64
 8003ca8:	f04f 0200 	mov.w	r2, #0
 8003cac:	f04f 0300 	mov.w	r3, #0
 8003cb0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003cb4:	4649      	mov	r1, r9
 8003cb6:	008b      	lsls	r3, r1, #2
 8003cb8:	4641      	mov	r1, r8
 8003cba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003cbe:	4641      	mov	r1, r8
 8003cc0:	008a      	lsls	r2, r1, #2
 8003cc2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003cc6:	f7fc fa93 	bl	80001f0 <__aeabi_uldivmod>
 8003cca:	4602      	mov	r2, r0
 8003ccc:	460b      	mov	r3, r1
 8003cce:	4b0d      	ldr	r3, [pc, #52]	@ (8003d04 <UART_SetConfig+0x4e4>)
 8003cd0:	fba3 1302 	umull	r1, r3, r3, r2
 8003cd4:	095b      	lsrs	r3, r3, #5
 8003cd6:	2164      	movs	r1, #100	@ 0x64
 8003cd8:	fb01 f303 	mul.w	r3, r1, r3
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	011b      	lsls	r3, r3, #4
 8003ce0:	3332      	adds	r3, #50	@ 0x32
 8003ce2:	4a08      	ldr	r2, [pc, #32]	@ (8003d04 <UART_SetConfig+0x4e4>)
 8003ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce8:	095b      	lsrs	r3, r3, #5
 8003cea:	f003 020f 	and.w	r2, r3, #15
 8003cee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4422      	add	r2, r4
 8003cf6:	609a      	str	r2, [r3, #8]
}
 8003cf8:	bf00      	nop
 8003cfa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d04:	51eb851f 	.word	0x51eb851f

08003d08 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003d08:	b084      	sub	sp, #16
 8003d0a:	b580      	push	{r7, lr}
 8003d0c:	b084      	sub	sp, #16
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	6078      	str	r0, [r7, #4]
 8003d12:	f107 001c 	add.w	r0, r7, #28
 8003d16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003d1a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003d1e:	2b01      	cmp	r3, #1
 8003d20:	d123      	bne.n	8003d6a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d26:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	68db      	ldr	r3, [r3, #12]
 8003d32:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8003d36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	68db      	ldr	r3, [r3, #12]
 8003d42:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003d4a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d105      	bne.n	8003d5e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f000 faa0 	bl	80042a4 <USB_CoreReset>
 8003d64:	4603      	mov	r3, r0
 8003d66:	73fb      	strb	r3, [r7, #15]
 8003d68:	e01b      	b.n	8003da2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f000 fa94 	bl	80042a4 <USB_CoreReset>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003d80:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d106      	bne.n	8003d96 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d8c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	639a      	str	r2, [r3, #56]	@ 0x38
 8003d94:	e005      	b.n	8003da2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d9a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003da2:	7fbb      	ldrb	r3, [r7, #30]
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d10b      	bne.n	8003dc0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	f043 0206 	orr.w	r2, r3, #6
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	f043 0220 	orr.w	r2, r3, #32
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3710      	adds	r7, #16
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003dcc:	b004      	add	sp, #16
 8003dce:	4770      	bx	lr

08003dd0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b083      	sub	sp, #12
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	f023 0201 	bic.w	r2, r3, #1
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003de4:	2300      	movs	r3, #0
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	370c      	adds	r7, #12
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr

08003df2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003df2:	b580      	push	{r7, lr}
 8003df4:	b084      	sub	sp, #16
 8003df6:	af00      	add	r7, sp, #0
 8003df8:	6078      	str	r0, [r7, #4]
 8003dfa:	460b      	mov	r3, r1
 8003dfc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003e0e:	78fb      	ldrb	r3, [r7, #3]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d115      	bne.n	8003e40 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003e20:	200a      	movs	r0, #10
 8003e22:	f7fd fddd 	bl	80019e0 <HAL_Delay>
      ms += 10U;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	330a      	adds	r3, #10
 8003e2a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f000 fa2b 	bl	8004288 <USB_GetMode>
 8003e32:	4603      	mov	r3, r0
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d01e      	beq.n	8003e76 <USB_SetCurrentMode+0x84>
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2bc7      	cmp	r3, #199	@ 0xc7
 8003e3c:	d9f0      	bls.n	8003e20 <USB_SetCurrentMode+0x2e>
 8003e3e:	e01a      	b.n	8003e76 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003e40:	78fb      	ldrb	r3, [r7, #3]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d115      	bne.n	8003e72 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003e52:	200a      	movs	r0, #10
 8003e54:	f7fd fdc4 	bl	80019e0 <HAL_Delay>
      ms += 10U;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	330a      	adds	r3, #10
 8003e5c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	f000 fa12 	bl	8004288 <USB_GetMode>
 8003e64:	4603      	mov	r3, r0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d005      	beq.n	8003e76 <USB_SetCurrentMode+0x84>
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2bc7      	cmp	r3, #199	@ 0xc7
 8003e6e:	d9f0      	bls.n	8003e52 <USB_SetCurrentMode+0x60>
 8003e70:	e001      	b.n	8003e76 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e005      	b.n	8003e82 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2bc8      	cmp	r3, #200	@ 0xc8
 8003e7a:	d101      	bne.n	8003e80 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e000      	b.n	8003e82 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3710      	adds	r7, #16
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
	...

08003e8c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003e8c:	b084      	sub	sp, #16
 8003e8e:	b580      	push	{r7, lr}
 8003e90:	b086      	sub	sp, #24
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	6078      	str	r0, [r7, #4]
 8003e96:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003e9a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	613b      	str	r3, [r7, #16]
 8003eaa:	e009      	b.n	8003ec0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003eac:	687a      	ldr	r2, [r7, #4]
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	3340      	adds	r3, #64	@ 0x40
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	4413      	add	r3, r2
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	3301      	adds	r3, #1
 8003ebe:	613b      	str	r3, [r7, #16]
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	2b0e      	cmp	r3, #14
 8003ec4:	d9f2      	bls.n	8003eac <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003ec6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d11c      	bne.n	8003f08 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	68fa      	ldr	r2, [r7, #12]
 8003ed8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003edc:	f043 0302 	orr.w	r3, r3, #2
 8003ee0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ee6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ef2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003efe:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	639a      	str	r2, [r3, #56]	@ 0x38
 8003f06:	e00b      	b.n	8003f20 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f0c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f18:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003f26:	461a      	mov	r2, r3
 8003f28:	2300      	movs	r3, #0
 8003f2a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003f2c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d10d      	bne.n	8003f50 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003f34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d104      	bne.n	8003f46 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003f3c:	2100      	movs	r1, #0
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f000 f968 	bl	8004214 <USB_SetDevSpeed>
 8003f44:	e008      	b.n	8003f58 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003f46:	2101      	movs	r1, #1
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f000 f963 	bl	8004214 <USB_SetDevSpeed>
 8003f4e:	e003      	b.n	8003f58 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003f50:	2103      	movs	r1, #3
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f000 f95e 	bl	8004214 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003f58:	2110      	movs	r1, #16
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f000 f8fa 	bl	8004154 <USB_FlushTxFifo>
 8003f60:	4603      	mov	r3, r0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d001      	beq.n	8003f6a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f000 f924 	bl	80041b8 <USB_FlushRxFifo>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d001      	beq.n	8003f7a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f80:	461a      	mov	r2, r3
 8003f82:	2300      	movs	r3, #0
 8003f84:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	2300      	movs	r3, #0
 8003f90:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f98:	461a      	mov	r2, r3
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	613b      	str	r3, [r7, #16]
 8003fa2:	e043      	b.n	800402c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	015a      	lsls	r2, r3, #5
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	4413      	add	r3, r2
 8003fac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003fb6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003fba:	d118      	bne.n	8003fee <USB_DevInit+0x162>
    {
      if (i == 0U)
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d10a      	bne.n	8003fd8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	015a      	lsls	r2, r3, #5
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	4413      	add	r3, r2
 8003fca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fce:	461a      	mov	r2, r3
 8003fd0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003fd4:	6013      	str	r3, [r2, #0]
 8003fd6:	e013      	b.n	8004000 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	015a      	lsls	r2, r3, #5
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	4413      	add	r3, r2
 8003fe0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003fea:	6013      	str	r3, [r2, #0]
 8003fec:	e008      	b.n	8004000 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	015a      	lsls	r2, r3, #5
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	4413      	add	r3, r2
 8003ff6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	015a      	lsls	r2, r3, #5
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	4413      	add	r3, r2
 8004008:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800400c:	461a      	mov	r2, r3
 800400e:	2300      	movs	r3, #0
 8004010:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	015a      	lsls	r2, r3, #5
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	4413      	add	r3, r2
 800401a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800401e:	461a      	mov	r2, r3
 8004020:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004024:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	3301      	adds	r3, #1
 800402a:	613b      	str	r3, [r7, #16]
 800402c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004030:	461a      	mov	r2, r3
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	4293      	cmp	r3, r2
 8004036:	d3b5      	bcc.n	8003fa4 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004038:	2300      	movs	r3, #0
 800403a:	613b      	str	r3, [r7, #16]
 800403c:	e043      	b.n	80040c6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	015a      	lsls	r2, r3, #5
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	4413      	add	r3, r2
 8004046:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004050:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004054:	d118      	bne.n	8004088 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d10a      	bne.n	8004072 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	015a      	lsls	r2, r3, #5
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	4413      	add	r3, r2
 8004064:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004068:	461a      	mov	r2, r3
 800406a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800406e:	6013      	str	r3, [r2, #0]
 8004070:	e013      	b.n	800409a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	015a      	lsls	r2, r3, #5
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	4413      	add	r3, r2
 800407a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800407e:	461a      	mov	r2, r3
 8004080:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004084:	6013      	str	r3, [r2, #0]
 8004086:	e008      	b.n	800409a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	015a      	lsls	r2, r3, #5
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	4413      	add	r3, r2
 8004090:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004094:	461a      	mov	r2, r3
 8004096:	2300      	movs	r3, #0
 8004098:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	015a      	lsls	r2, r3, #5
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	4413      	add	r3, r2
 80040a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040a6:	461a      	mov	r2, r3
 80040a8:	2300      	movs	r3, #0
 80040aa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	015a      	lsls	r2, r3, #5
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	4413      	add	r3, r2
 80040b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040b8:	461a      	mov	r2, r3
 80040ba:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80040be:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	3301      	adds	r3, #1
 80040c4:	613b      	str	r3, [r7, #16]
 80040c6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80040ca:	461a      	mov	r2, r3
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d3b5      	bcc.n	800403e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040d8:	691b      	ldr	r3, [r3, #16]
 80040da:	68fa      	ldr	r2, [r7, #12]
 80040dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040e4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80040f2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80040f4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d105      	bne.n	8004108 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	699b      	ldr	r3, [r3, #24]
 8004100:	f043 0210 	orr.w	r2, r3, #16
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	699a      	ldr	r2, [r3, #24]
 800410c:	4b10      	ldr	r3, [pc, #64]	@ (8004150 <USB_DevInit+0x2c4>)
 800410e:	4313      	orrs	r3, r2
 8004110:	687a      	ldr	r2, [r7, #4]
 8004112:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004114:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004118:	2b00      	cmp	r3, #0
 800411a:	d005      	beq.n	8004128 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	699b      	ldr	r3, [r3, #24]
 8004120:	f043 0208 	orr.w	r2, r3, #8
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004128:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800412c:	2b01      	cmp	r3, #1
 800412e:	d107      	bne.n	8004140 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	699b      	ldr	r3, [r3, #24]
 8004134:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004138:	f043 0304 	orr.w	r3, r3, #4
 800413c:	687a      	ldr	r2, [r7, #4]
 800413e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004140:	7dfb      	ldrb	r3, [r7, #23]
}
 8004142:	4618      	mov	r0, r3
 8004144:	3718      	adds	r7, #24
 8004146:	46bd      	mov	sp, r7
 8004148:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800414c:	b004      	add	sp, #16
 800414e:	4770      	bx	lr
 8004150:	803c3800 	.word	0x803c3800

08004154 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004154:	b480      	push	{r7}
 8004156:	b085      	sub	sp, #20
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800415e:	2300      	movs	r3, #0
 8004160:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	3301      	adds	r3, #1
 8004166:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800416e:	d901      	bls.n	8004174 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004170:	2303      	movs	r3, #3
 8004172:	e01b      	b.n	80041ac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	691b      	ldr	r3, [r3, #16]
 8004178:	2b00      	cmp	r3, #0
 800417a:	daf2      	bge.n	8004162 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800417c:	2300      	movs	r3, #0
 800417e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	019b      	lsls	r3, r3, #6
 8004184:	f043 0220 	orr.w	r2, r3, #32
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	3301      	adds	r3, #1
 8004190:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004198:	d901      	bls.n	800419e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800419a:	2303      	movs	r3, #3
 800419c:	e006      	b.n	80041ac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	691b      	ldr	r3, [r3, #16]
 80041a2:	f003 0320 	and.w	r3, r3, #32
 80041a6:	2b20      	cmp	r3, #32
 80041a8:	d0f0      	beq.n	800418c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80041aa:	2300      	movs	r3, #0
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	3714      	adds	r7, #20
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b085      	sub	sp, #20
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80041c0:	2300      	movs	r3, #0
 80041c2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	3301      	adds	r3, #1
 80041c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80041d0:	d901      	bls.n	80041d6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e018      	b.n	8004208 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	691b      	ldr	r3, [r3, #16]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	daf2      	bge.n	80041c4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80041de:	2300      	movs	r3, #0
 80041e0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2210      	movs	r2, #16
 80041e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	3301      	adds	r3, #1
 80041ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80041f4:	d901      	bls.n	80041fa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e006      	b.n	8004208 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	691b      	ldr	r3, [r3, #16]
 80041fe:	f003 0310 	and.w	r3, r3, #16
 8004202:	2b10      	cmp	r3, #16
 8004204:	d0f0      	beq.n	80041e8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004206:	2300      	movs	r3, #0
}
 8004208:	4618      	mov	r0, r3
 800420a:	3714      	adds	r7, #20
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr

08004214 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004214:	b480      	push	{r7}
 8004216:	b085      	sub	sp, #20
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	460b      	mov	r3, r1
 800421e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	78fb      	ldrb	r3, [r7, #3]
 800422e:	68f9      	ldr	r1, [r7, #12]
 8004230:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004234:	4313      	orrs	r3, r2
 8004236:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004238:	2300      	movs	r3, #0
}
 800423a:	4618      	mov	r0, r3
 800423c:	3714      	adds	r7, #20
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr

08004246 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004246:	b480      	push	{r7}
 8004248:	b085      	sub	sp, #20
 800424a:	af00      	add	r7, sp, #0
 800424c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68fa      	ldr	r2, [r7, #12]
 800425c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004260:	f023 0303 	bic.w	r3, r3, #3
 8004264:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004274:	f043 0302 	orr.w	r3, r3, #2
 8004278:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	4618      	mov	r0, r3
 800427e:	3714      	adds	r7, #20
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr

08004288 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	695b      	ldr	r3, [r3, #20]
 8004294:	f003 0301 	and.w	r3, r3, #1
}
 8004298:	4618      	mov	r0, r3
 800429a:	370c      	adds	r7, #12
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr

080042a4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b085      	sub	sp, #20
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80042ac:	2300      	movs	r3, #0
 80042ae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	3301      	adds	r3, #1
 80042b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80042bc:	d901      	bls.n	80042c2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e022      	b.n	8004308 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	691b      	ldr	r3, [r3, #16]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	daf2      	bge.n	80042b0 <USB_CoreReset+0xc>

  count = 10U;
 80042ca:	230a      	movs	r3, #10
 80042cc:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80042ce:	e002      	b.n	80042d6 <USB_CoreReset+0x32>
  {
    count--;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	3b01      	subs	r3, #1
 80042d4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d1f9      	bne.n	80042d0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	691b      	ldr	r3, [r3, #16]
 80042e0:	f043 0201 	orr.w	r2, r3, #1
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	3301      	adds	r3, #1
 80042ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80042f4:	d901      	bls.n	80042fa <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e006      	b.n	8004308 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	f003 0301 	and.w	r3, r3, #1
 8004302:	2b01      	cmp	r3, #1
 8004304:	d0f0      	beq.n	80042e8 <USB_CoreReset+0x44>

  return HAL_OK;
 8004306:	2300      	movs	r3, #0
}
 8004308:	4618      	mov	r0, r3
 800430a:	3714      	adds	r7, #20
 800430c:	46bd      	mov	sp, r7
 800430e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004312:	4770      	bx	lr

08004314 <__NVIC_SetPriority>:
{
 8004314:	b480      	push	{r7}
 8004316:	b083      	sub	sp, #12
 8004318:	af00      	add	r7, sp, #0
 800431a:	4603      	mov	r3, r0
 800431c:	6039      	str	r1, [r7, #0]
 800431e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004320:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004324:	2b00      	cmp	r3, #0
 8004326:	db0a      	blt.n	800433e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	b2da      	uxtb	r2, r3
 800432c:	490c      	ldr	r1, [pc, #48]	@ (8004360 <__NVIC_SetPriority+0x4c>)
 800432e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004332:	0112      	lsls	r2, r2, #4
 8004334:	b2d2      	uxtb	r2, r2
 8004336:	440b      	add	r3, r1
 8004338:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800433c:	e00a      	b.n	8004354 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	b2da      	uxtb	r2, r3
 8004342:	4908      	ldr	r1, [pc, #32]	@ (8004364 <__NVIC_SetPriority+0x50>)
 8004344:	79fb      	ldrb	r3, [r7, #7]
 8004346:	f003 030f 	and.w	r3, r3, #15
 800434a:	3b04      	subs	r3, #4
 800434c:	0112      	lsls	r2, r2, #4
 800434e:	b2d2      	uxtb	r2, r2
 8004350:	440b      	add	r3, r1
 8004352:	761a      	strb	r2, [r3, #24]
}
 8004354:	bf00      	nop
 8004356:	370c      	adds	r7, #12
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr
 8004360:	e000e100 	.word	0xe000e100
 8004364:	e000ed00 	.word	0xe000ed00

08004368 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004368:	b580      	push	{r7, lr}
 800436a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800436c:	2100      	movs	r1, #0
 800436e:	f06f 0004 	mvn.w	r0, #4
 8004372:	f7ff ffcf 	bl	8004314 <__NVIC_SetPriority>
#endif
}
 8004376:	bf00      	nop
 8004378:	bd80      	pop	{r7, pc}
	...

0800437c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800437c:	b480      	push	{r7}
 800437e:	b083      	sub	sp, #12
 8004380:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004382:	f3ef 8305 	mrs	r3, IPSR
 8004386:	603b      	str	r3, [r7, #0]
  return(result);
 8004388:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800438a:	2b00      	cmp	r3, #0
 800438c:	d003      	beq.n	8004396 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800438e:	f06f 0305 	mvn.w	r3, #5
 8004392:	607b      	str	r3, [r7, #4]
 8004394:	e00c      	b.n	80043b0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004396:	4b0a      	ldr	r3, [pc, #40]	@ (80043c0 <osKernelInitialize+0x44>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d105      	bne.n	80043aa <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800439e:	4b08      	ldr	r3, [pc, #32]	@ (80043c0 <osKernelInitialize+0x44>)
 80043a0:	2201      	movs	r2, #1
 80043a2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80043a4:	2300      	movs	r3, #0
 80043a6:	607b      	str	r3, [r7, #4]
 80043a8:	e002      	b.n	80043b0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80043aa:	f04f 33ff 	mov.w	r3, #4294967295
 80043ae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80043b0:	687b      	ldr	r3, [r7, #4]
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	370c      	adds	r7, #12
 80043b6:	46bd      	mov	sp, r7
 80043b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043bc:	4770      	bx	lr
 80043be:	bf00      	nop
 80043c0:	200007f4 	.word	0x200007f4

080043c4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b082      	sub	sp, #8
 80043c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043ca:	f3ef 8305 	mrs	r3, IPSR
 80043ce:	603b      	str	r3, [r7, #0]
  return(result);
 80043d0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d003      	beq.n	80043de <osKernelStart+0x1a>
    stat = osErrorISR;
 80043d6:	f06f 0305 	mvn.w	r3, #5
 80043da:	607b      	str	r3, [r7, #4]
 80043dc:	e010      	b.n	8004400 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80043de:	4b0b      	ldr	r3, [pc, #44]	@ (800440c <osKernelStart+0x48>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d109      	bne.n	80043fa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80043e6:	f7ff ffbf 	bl	8004368 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80043ea:	4b08      	ldr	r3, [pc, #32]	@ (800440c <osKernelStart+0x48>)
 80043ec:	2202      	movs	r2, #2
 80043ee:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80043f0:	f001 fa18 	bl	8005824 <vTaskStartScheduler>
      stat = osOK;
 80043f4:	2300      	movs	r3, #0
 80043f6:	607b      	str	r3, [r7, #4]
 80043f8:	e002      	b.n	8004400 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80043fa:	f04f 33ff 	mov.w	r3, #4294967295
 80043fe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004400:	687b      	ldr	r3, [r7, #4]
}
 8004402:	4618      	mov	r0, r3
 8004404:	3708      	adds	r7, #8
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}
 800440a:	bf00      	nop
 800440c:	200007f4 	.word	0x200007f4

08004410 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004410:	b580      	push	{r7, lr}
 8004412:	b08e      	sub	sp, #56	@ 0x38
 8004414:	af04      	add	r7, sp, #16
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800441c:	2300      	movs	r3, #0
 800441e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004420:	f3ef 8305 	mrs	r3, IPSR
 8004424:	617b      	str	r3, [r7, #20]
  return(result);
 8004426:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004428:	2b00      	cmp	r3, #0
 800442a:	d17e      	bne.n	800452a <osThreadNew+0x11a>
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d07b      	beq.n	800452a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004432:	2380      	movs	r3, #128	@ 0x80
 8004434:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004436:	2318      	movs	r3, #24
 8004438:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800443a:	2300      	movs	r3, #0
 800443c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800443e:	f04f 33ff 	mov.w	r3, #4294967295
 8004442:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d045      	beq.n	80044d6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d002      	beq.n	8004458 <osThreadNew+0x48>
        name = attr->name;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	699b      	ldr	r3, [r3, #24]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d002      	beq.n	8004466 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	699b      	ldr	r3, [r3, #24]
 8004464:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004466:	69fb      	ldr	r3, [r7, #28]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d008      	beq.n	800447e <osThreadNew+0x6e>
 800446c:	69fb      	ldr	r3, [r7, #28]
 800446e:	2b38      	cmp	r3, #56	@ 0x38
 8004470:	d805      	bhi.n	800447e <osThreadNew+0x6e>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f003 0301 	and.w	r3, r3, #1
 800447a:	2b00      	cmp	r3, #0
 800447c:	d001      	beq.n	8004482 <osThreadNew+0x72>
        return (NULL);
 800447e:	2300      	movs	r3, #0
 8004480:	e054      	b.n	800452c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	695b      	ldr	r3, [r3, #20]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d003      	beq.n	8004492 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	695b      	ldr	r3, [r3, #20]
 800448e:	089b      	lsrs	r3, r3, #2
 8004490:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d00e      	beq.n	80044b8 <osThreadNew+0xa8>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	2b5b      	cmp	r3, #91	@ 0x5b
 80044a0:	d90a      	bls.n	80044b8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d006      	beq.n	80044b8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d002      	beq.n	80044b8 <osThreadNew+0xa8>
        mem = 1;
 80044b2:	2301      	movs	r3, #1
 80044b4:	61bb      	str	r3, [r7, #24]
 80044b6:	e010      	b.n	80044da <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d10c      	bne.n	80044da <osThreadNew+0xca>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d108      	bne.n	80044da <osThreadNew+0xca>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	691b      	ldr	r3, [r3, #16]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d104      	bne.n	80044da <osThreadNew+0xca>
          mem = 0;
 80044d0:	2300      	movs	r3, #0
 80044d2:	61bb      	str	r3, [r7, #24]
 80044d4:	e001      	b.n	80044da <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80044d6:	2300      	movs	r3, #0
 80044d8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d110      	bne.n	8004502 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80044e8:	9202      	str	r2, [sp, #8]
 80044ea:	9301      	str	r3, [sp, #4]
 80044ec:	69fb      	ldr	r3, [r7, #28]
 80044ee:	9300      	str	r3, [sp, #0]
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	6a3a      	ldr	r2, [r7, #32]
 80044f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80044f6:	68f8      	ldr	r0, [r7, #12]
 80044f8:	f000 ffee 	bl	80054d8 <xTaskCreateStatic>
 80044fc:	4603      	mov	r3, r0
 80044fe:	613b      	str	r3, [r7, #16]
 8004500:	e013      	b.n	800452a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004502:	69bb      	ldr	r3, [r7, #24]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d110      	bne.n	800452a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004508:	6a3b      	ldr	r3, [r7, #32]
 800450a:	b29a      	uxth	r2, r3
 800450c:	f107 0310 	add.w	r3, r7, #16
 8004510:	9301      	str	r3, [sp, #4]
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	9300      	str	r3, [sp, #0]
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800451a:	68f8      	ldr	r0, [r7, #12]
 800451c:	f001 f83c 	bl	8005598 <xTaskCreate>
 8004520:	4603      	mov	r3, r0
 8004522:	2b01      	cmp	r3, #1
 8004524:	d001      	beq.n	800452a <osThreadNew+0x11a>
            hTask = NULL;
 8004526:	2300      	movs	r3, #0
 8004528:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800452a:	693b      	ldr	r3, [r7, #16]
}
 800452c:	4618      	mov	r0, r3
 800452e:	3728      	adds	r7, #40	@ 0x28
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}

08004534 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8004534:	b580      	push	{r7, lr}
 8004536:	b08a      	sub	sp, #40	@ 0x28
 8004538:	af02      	add	r7, sp, #8
 800453a:	60f8      	str	r0, [r7, #12]
 800453c:	60b9      	str	r1, [r7, #8]
 800453e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8004540:	2300      	movs	r3, #0
 8004542:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004544:	f3ef 8305 	mrs	r3, IPSR
 8004548:	613b      	str	r3, [r7, #16]
  return(result);
 800454a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800454c:	2b00      	cmp	r3, #0
 800454e:	d15f      	bne.n	8004610 <osMessageQueueNew+0xdc>
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d05c      	beq.n	8004610 <osMessageQueueNew+0xdc>
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d059      	beq.n	8004610 <osMessageQueueNew+0xdc>
    mem = -1;
 800455c:	f04f 33ff 	mov.w	r3, #4294967295
 8004560:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d029      	beq.n	80045bc <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d012      	beq.n	8004596 <osMessageQueueNew+0x62>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	2b4f      	cmp	r3, #79	@ 0x4f
 8004576:	d90e      	bls.n	8004596 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800457c:	2b00      	cmp	r3, #0
 800457e:	d00a      	beq.n	8004596 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	695a      	ldr	r2, [r3, #20]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	68b9      	ldr	r1, [r7, #8]
 8004588:	fb01 f303 	mul.w	r3, r1, r3
 800458c:	429a      	cmp	r2, r3
 800458e:	d302      	bcc.n	8004596 <osMessageQueueNew+0x62>
        mem = 1;
 8004590:	2301      	movs	r3, #1
 8004592:	61bb      	str	r3, [r7, #24]
 8004594:	e014      	b.n	80045c0 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d110      	bne.n	80045c0 <osMessageQueueNew+0x8c>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	68db      	ldr	r3, [r3, #12]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d10c      	bne.n	80045c0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d108      	bne.n	80045c0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	695b      	ldr	r3, [r3, #20]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d104      	bne.n	80045c0 <osMessageQueueNew+0x8c>
          mem = 0;
 80045b6:	2300      	movs	r3, #0
 80045b8:	61bb      	str	r3, [r7, #24]
 80045ba:	e001      	b.n	80045c0 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80045bc:	2300      	movs	r3, #0
 80045be:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80045c0:	69bb      	ldr	r3, [r7, #24]
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d10b      	bne.n	80045de <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	691a      	ldr	r2, [r3, #16]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	2100      	movs	r1, #0
 80045d0:	9100      	str	r1, [sp, #0]
 80045d2:	68b9      	ldr	r1, [r7, #8]
 80045d4:	68f8      	ldr	r0, [r7, #12]
 80045d6:	f000 fa31 	bl	8004a3c <xQueueGenericCreateStatic>
 80045da:	61f8      	str	r0, [r7, #28]
 80045dc:	e008      	b.n	80045f0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80045de:	69bb      	ldr	r3, [r7, #24]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d105      	bne.n	80045f0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80045e4:	2200      	movs	r2, #0
 80045e6:	68b9      	ldr	r1, [r7, #8]
 80045e8:	68f8      	ldr	r0, [r7, #12]
 80045ea:	f000 faa4 	bl	8004b36 <xQueueGenericCreate>
 80045ee:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d00c      	beq.n	8004610 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d003      	beq.n	8004604 <osMessageQueueNew+0xd0>
        name = attr->name;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	617b      	str	r3, [r7, #20]
 8004602:	e001      	b.n	8004608 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8004604:	2300      	movs	r3, #0
 8004606:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8004608:	6979      	ldr	r1, [r7, #20]
 800460a:	69f8      	ldr	r0, [r7, #28]
 800460c:	f000 ff06 	bl	800541c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8004610:	69fb      	ldr	r3, [r7, #28]
}
 8004612:	4618      	mov	r0, r3
 8004614:	3720      	adds	r7, #32
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}
	...

0800461c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800461c:	b580      	push	{r7, lr}
 800461e:	b088      	sub	sp, #32
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	603b      	str	r3, [r7, #0]
 8004628:	4613      	mov	r3, r2
 800462a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004630:	2300      	movs	r3, #0
 8004632:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004634:	f3ef 8305 	mrs	r3, IPSR
 8004638:	617b      	str	r3, [r7, #20]
  return(result);
 800463a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800463c:	2b00      	cmp	r3, #0
 800463e:	d028      	beq.n	8004692 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004640:	69bb      	ldr	r3, [r7, #24]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d005      	beq.n	8004652 <osMessageQueuePut+0x36>
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d002      	beq.n	8004652 <osMessageQueuePut+0x36>
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d003      	beq.n	800465a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8004652:	f06f 0303 	mvn.w	r3, #3
 8004656:	61fb      	str	r3, [r7, #28]
 8004658:	e038      	b.n	80046cc <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800465a:	2300      	movs	r3, #0
 800465c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800465e:	f107 0210 	add.w	r2, r7, #16
 8004662:	2300      	movs	r3, #0
 8004664:	68b9      	ldr	r1, [r7, #8]
 8004666:	69b8      	ldr	r0, [r7, #24]
 8004668:	f000 fbc6 	bl	8004df8 <xQueueGenericSendFromISR>
 800466c:	4603      	mov	r3, r0
 800466e:	2b01      	cmp	r3, #1
 8004670:	d003      	beq.n	800467a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8004672:	f06f 0302 	mvn.w	r3, #2
 8004676:	61fb      	str	r3, [r7, #28]
 8004678:	e028      	b.n	80046cc <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d025      	beq.n	80046cc <osMessageQueuePut+0xb0>
 8004680:	4b15      	ldr	r3, [pc, #84]	@ (80046d8 <osMessageQueuePut+0xbc>)
 8004682:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004686:	601a      	str	r2, [r3, #0]
 8004688:	f3bf 8f4f 	dsb	sy
 800468c:	f3bf 8f6f 	isb	sy
 8004690:	e01c      	b.n	80046cc <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004692:	69bb      	ldr	r3, [r7, #24]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d002      	beq.n	800469e <osMessageQueuePut+0x82>
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d103      	bne.n	80046a6 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800469e:	f06f 0303 	mvn.w	r3, #3
 80046a2:	61fb      	str	r3, [r7, #28]
 80046a4:	e012      	b.n	80046cc <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80046a6:	2300      	movs	r3, #0
 80046a8:	683a      	ldr	r2, [r7, #0]
 80046aa:	68b9      	ldr	r1, [r7, #8]
 80046ac:	69b8      	ldr	r0, [r7, #24]
 80046ae:	f000 faa1 	bl	8004bf4 <xQueueGenericSend>
 80046b2:	4603      	mov	r3, r0
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d009      	beq.n	80046cc <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d003      	beq.n	80046c6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80046be:	f06f 0301 	mvn.w	r3, #1
 80046c2:	61fb      	str	r3, [r7, #28]
 80046c4:	e002      	b.n	80046cc <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80046c6:	f06f 0302 	mvn.w	r3, #2
 80046ca:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80046cc:	69fb      	ldr	r3, [r7, #28]
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3720      	adds	r7, #32
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop
 80046d8:	e000ed04 	.word	0xe000ed04

080046dc <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80046dc:	b580      	push	{r7, lr}
 80046de:	b088      	sub	sp, #32
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	607a      	str	r2, [r7, #4]
 80046e8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80046ee:	2300      	movs	r3, #0
 80046f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80046f2:	f3ef 8305 	mrs	r3, IPSR
 80046f6:	617b      	str	r3, [r7, #20]
  return(result);
 80046f8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d028      	beq.n	8004750 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d005      	beq.n	8004710 <osMessageQueueGet+0x34>
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d002      	beq.n	8004710 <osMessageQueueGet+0x34>
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d003      	beq.n	8004718 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8004710:	f06f 0303 	mvn.w	r3, #3
 8004714:	61fb      	str	r3, [r7, #28]
 8004716:	e037      	b.n	8004788 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8004718:	2300      	movs	r3, #0
 800471a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800471c:	f107 0310 	add.w	r3, r7, #16
 8004720:	461a      	mov	r2, r3
 8004722:	68b9      	ldr	r1, [r7, #8]
 8004724:	69b8      	ldr	r0, [r7, #24]
 8004726:	f000 fce7 	bl	80050f8 <xQueueReceiveFromISR>
 800472a:	4603      	mov	r3, r0
 800472c:	2b01      	cmp	r3, #1
 800472e:	d003      	beq.n	8004738 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8004730:	f06f 0302 	mvn.w	r3, #2
 8004734:	61fb      	str	r3, [r7, #28]
 8004736:	e027      	b.n	8004788 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d024      	beq.n	8004788 <osMessageQueueGet+0xac>
 800473e:	4b15      	ldr	r3, [pc, #84]	@ (8004794 <osMessageQueueGet+0xb8>)
 8004740:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004744:	601a      	str	r2, [r3, #0]
 8004746:	f3bf 8f4f 	dsb	sy
 800474a:	f3bf 8f6f 	isb	sy
 800474e:	e01b      	b.n	8004788 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004750:	69bb      	ldr	r3, [r7, #24]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d002      	beq.n	800475c <osMessageQueueGet+0x80>
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d103      	bne.n	8004764 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800475c:	f06f 0303 	mvn.w	r3, #3
 8004760:	61fb      	str	r3, [r7, #28]
 8004762:	e011      	b.n	8004788 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004764:	683a      	ldr	r2, [r7, #0]
 8004766:	68b9      	ldr	r1, [r7, #8]
 8004768:	69b8      	ldr	r0, [r7, #24]
 800476a:	f000 fbe3 	bl	8004f34 <xQueueReceive>
 800476e:	4603      	mov	r3, r0
 8004770:	2b01      	cmp	r3, #1
 8004772:	d009      	beq.n	8004788 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d003      	beq.n	8004782 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800477a:	f06f 0301 	mvn.w	r3, #1
 800477e:	61fb      	str	r3, [r7, #28]
 8004780:	e002      	b.n	8004788 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8004782:	f06f 0302 	mvn.w	r3, #2
 8004786:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004788:	69fb      	ldr	r3, [r7, #28]
}
 800478a:	4618      	mov	r0, r3
 800478c:	3720      	adds	r7, #32
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}
 8004792:	bf00      	nop
 8004794:	e000ed04 	.word	0xe000ed04

08004798 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004798:	b480      	push	{r7}
 800479a:	b085      	sub	sp, #20
 800479c:	af00      	add	r7, sp, #0
 800479e:	60f8      	str	r0, [r7, #12]
 80047a0:	60b9      	str	r1, [r7, #8]
 80047a2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	4a07      	ldr	r2, [pc, #28]	@ (80047c4 <vApplicationGetIdleTaskMemory+0x2c>)
 80047a8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	4a06      	ldr	r2, [pc, #24]	@ (80047c8 <vApplicationGetIdleTaskMemory+0x30>)
 80047ae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2280      	movs	r2, #128	@ 0x80
 80047b4:	601a      	str	r2, [r3, #0]
}
 80047b6:	bf00      	nop
 80047b8:	3714      	adds	r7, #20
 80047ba:	46bd      	mov	sp, r7
 80047bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c0:	4770      	bx	lr
 80047c2:	bf00      	nop
 80047c4:	200007f8 	.word	0x200007f8
 80047c8:	20000854 	.word	0x20000854

080047cc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80047cc:	b480      	push	{r7}
 80047ce:	b085      	sub	sp, #20
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	4a07      	ldr	r2, [pc, #28]	@ (80047f8 <vApplicationGetTimerTaskMemory+0x2c>)
 80047dc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	4a06      	ldr	r2, [pc, #24]	@ (80047fc <vApplicationGetTimerTaskMemory+0x30>)
 80047e2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80047ea:	601a      	str	r2, [r3, #0]
}
 80047ec:	bf00      	nop
 80047ee:	3714      	adds	r7, #20
 80047f0:	46bd      	mov	sp, r7
 80047f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f6:	4770      	bx	lr
 80047f8:	20000a54 	.word	0x20000a54
 80047fc:	20000ab0 	.word	0x20000ab0

08004800 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004800:	b480      	push	{r7}
 8004802:	b083      	sub	sp, #12
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	f103 0208 	add.w	r2, r3, #8
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f04f 32ff 	mov.w	r2, #4294967295
 8004818:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	f103 0208 	add.w	r2, r3, #8
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	f103 0208 	add.w	r2, r3, #8
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2200      	movs	r2, #0
 8004832:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004834:	bf00      	nop
 8004836:	370c      	adds	r7, #12
 8004838:	46bd      	mov	sp, r7
 800483a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483e:	4770      	bx	lr

08004840 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004840:	b480      	push	{r7}
 8004842:	b083      	sub	sp, #12
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2200      	movs	r2, #0
 800484c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800484e:	bf00      	nop
 8004850:	370c      	adds	r7, #12
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr

0800485a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800485a:	b480      	push	{r7}
 800485c:	b085      	sub	sp, #20
 800485e:	af00      	add	r7, sp, #0
 8004860:	6078      	str	r0, [r7, #4]
 8004862:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	68fa      	ldr	r2, [r7, #12]
 800486e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	689a      	ldr	r2, [r3, #8]
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	683a      	ldr	r2, [r7, #0]
 800487e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	683a      	ldr	r2, [r7, #0]
 8004884:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	1c5a      	adds	r2, r3, #1
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	601a      	str	r2, [r3, #0]
}
 8004896:	bf00      	nop
 8004898:	3714      	adds	r7, #20
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr

080048a2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80048a2:	b480      	push	{r7}
 80048a4:	b085      	sub	sp, #20
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	6078      	str	r0, [r7, #4]
 80048aa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048b8:	d103      	bne.n	80048c2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	60fb      	str	r3, [r7, #12]
 80048c0:	e00c      	b.n	80048dc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	3308      	adds	r3, #8
 80048c6:	60fb      	str	r3, [r7, #12]
 80048c8:	e002      	b.n	80048d0 <vListInsert+0x2e>
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	60fb      	str	r3, [r7, #12]
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	68ba      	ldr	r2, [r7, #8]
 80048d8:	429a      	cmp	r2, r3
 80048da:	d2f6      	bcs.n	80048ca <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	685a      	ldr	r2, [r3, #4]
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	683a      	ldr	r2, [r7, #0]
 80048ea:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	68fa      	ldr	r2, [r7, #12]
 80048f0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	683a      	ldr	r2, [r7, #0]
 80048f6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	687a      	ldr	r2, [r7, #4]
 80048fc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	1c5a      	adds	r2, r3, #1
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	601a      	str	r2, [r3, #0]
}
 8004908:	bf00      	nop
 800490a:	3714      	adds	r7, #20
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004914:	b480      	push	{r7}
 8004916:	b085      	sub	sp, #20
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	691b      	ldr	r3, [r3, #16]
 8004920:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	6892      	ldr	r2, [r2, #8]
 800492a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	6852      	ldr	r2, [r2, #4]
 8004934:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	429a      	cmp	r2, r3
 800493e:	d103      	bne.n	8004948 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	689a      	ldr	r2, [r3, #8]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2200      	movs	r2, #0
 800494c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	1e5a      	subs	r2, r3, #1
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
}
 800495c:	4618      	mov	r0, r3
 800495e:	3714      	adds	r7, #20
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr

08004968 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b084      	sub	sp, #16
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
 8004970:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d10b      	bne.n	8004994 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800497c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004980:	f383 8811 	msr	BASEPRI, r3
 8004984:	f3bf 8f6f 	isb	sy
 8004988:	f3bf 8f4f 	dsb	sy
 800498c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800498e:	bf00      	nop
 8004990:	bf00      	nop
 8004992:	e7fd      	b.n	8004990 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004994:	f002 f900 	bl	8006b98 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049a0:	68f9      	ldr	r1, [r7, #12]
 80049a2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80049a4:	fb01 f303 	mul.w	r3, r1, r3
 80049a8:	441a      	add	r2, r3
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2200      	movs	r2, #0
 80049b2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049c4:	3b01      	subs	r3, #1
 80049c6:	68f9      	ldr	r1, [r7, #12]
 80049c8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80049ca:	fb01 f303 	mul.w	r3, r1, r3
 80049ce:	441a      	add	r2, r3
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	22ff      	movs	r2, #255	@ 0xff
 80049d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	22ff      	movs	r2, #255	@ 0xff
 80049e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d114      	bne.n	8004a14 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	691b      	ldr	r3, [r3, #16]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d01a      	beq.n	8004a28 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	3310      	adds	r3, #16
 80049f6:	4618      	mov	r0, r3
 80049f8:	f001 f9a2 	bl	8005d40 <xTaskRemoveFromEventList>
 80049fc:	4603      	mov	r3, r0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d012      	beq.n	8004a28 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004a02:	4b0d      	ldr	r3, [pc, #52]	@ (8004a38 <xQueueGenericReset+0xd0>)
 8004a04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a08:	601a      	str	r2, [r3, #0]
 8004a0a:	f3bf 8f4f 	dsb	sy
 8004a0e:	f3bf 8f6f 	isb	sy
 8004a12:	e009      	b.n	8004a28 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	3310      	adds	r3, #16
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f7ff fef1 	bl	8004800 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	3324      	adds	r3, #36	@ 0x24
 8004a22:	4618      	mov	r0, r3
 8004a24:	f7ff feec 	bl	8004800 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004a28:	f002 f8e8 	bl	8006bfc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004a2c:	2301      	movs	r3, #1
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3710      	adds	r7, #16
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}
 8004a36:	bf00      	nop
 8004a38:	e000ed04 	.word	0xe000ed04

08004a3c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b08e      	sub	sp, #56	@ 0x38
 8004a40:	af02      	add	r7, sp, #8
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	607a      	str	r2, [r7, #4]
 8004a48:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d10b      	bne.n	8004a68 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a54:	f383 8811 	msr	BASEPRI, r3
 8004a58:	f3bf 8f6f 	isb	sy
 8004a5c:	f3bf 8f4f 	dsb	sy
 8004a60:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004a62:	bf00      	nop
 8004a64:	bf00      	nop
 8004a66:	e7fd      	b.n	8004a64 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d10b      	bne.n	8004a86 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a72:	f383 8811 	msr	BASEPRI, r3
 8004a76:	f3bf 8f6f 	isb	sy
 8004a7a:	f3bf 8f4f 	dsb	sy
 8004a7e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004a80:	bf00      	nop
 8004a82:	bf00      	nop
 8004a84:	e7fd      	b.n	8004a82 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d002      	beq.n	8004a92 <xQueueGenericCreateStatic+0x56>
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d001      	beq.n	8004a96 <xQueueGenericCreateStatic+0x5a>
 8004a92:	2301      	movs	r3, #1
 8004a94:	e000      	b.n	8004a98 <xQueueGenericCreateStatic+0x5c>
 8004a96:	2300      	movs	r3, #0
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d10b      	bne.n	8004ab4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aa0:	f383 8811 	msr	BASEPRI, r3
 8004aa4:	f3bf 8f6f 	isb	sy
 8004aa8:	f3bf 8f4f 	dsb	sy
 8004aac:	623b      	str	r3, [r7, #32]
}
 8004aae:	bf00      	nop
 8004ab0:	bf00      	nop
 8004ab2:	e7fd      	b.n	8004ab0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d102      	bne.n	8004ac0 <xQueueGenericCreateStatic+0x84>
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d101      	bne.n	8004ac4 <xQueueGenericCreateStatic+0x88>
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e000      	b.n	8004ac6 <xQueueGenericCreateStatic+0x8a>
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d10b      	bne.n	8004ae2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004aca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ace:	f383 8811 	msr	BASEPRI, r3
 8004ad2:	f3bf 8f6f 	isb	sy
 8004ad6:	f3bf 8f4f 	dsb	sy
 8004ada:	61fb      	str	r3, [r7, #28]
}
 8004adc:	bf00      	nop
 8004ade:	bf00      	nop
 8004ae0:	e7fd      	b.n	8004ade <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004ae2:	2350      	movs	r3, #80	@ 0x50
 8004ae4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	2b50      	cmp	r3, #80	@ 0x50
 8004aea:	d00b      	beq.n	8004b04 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004af0:	f383 8811 	msr	BASEPRI, r3
 8004af4:	f3bf 8f6f 	isb	sy
 8004af8:	f3bf 8f4f 	dsb	sy
 8004afc:	61bb      	str	r3, [r7, #24]
}
 8004afe:	bf00      	nop
 8004b00:	bf00      	nop
 8004b02:	e7fd      	b.n	8004b00 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004b04:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004b0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d00d      	beq.n	8004b2c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b12:	2201      	movs	r2, #1
 8004b14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004b18:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b1e:	9300      	str	r3, [sp, #0]
 8004b20:	4613      	mov	r3, r2
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	68b9      	ldr	r1, [r7, #8]
 8004b26:	68f8      	ldr	r0, [r7, #12]
 8004b28:	f000 f840 	bl	8004bac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004b2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3730      	adds	r7, #48	@ 0x30
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}

08004b36 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004b36:	b580      	push	{r7, lr}
 8004b38:	b08a      	sub	sp, #40	@ 0x28
 8004b3a:	af02      	add	r7, sp, #8
 8004b3c:	60f8      	str	r0, [r7, #12]
 8004b3e:	60b9      	str	r1, [r7, #8]
 8004b40:	4613      	mov	r3, r2
 8004b42:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d10b      	bne.n	8004b62 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004b4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b4e:	f383 8811 	msr	BASEPRI, r3
 8004b52:	f3bf 8f6f 	isb	sy
 8004b56:	f3bf 8f4f 	dsb	sy
 8004b5a:	613b      	str	r3, [r7, #16]
}
 8004b5c:	bf00      	nop
 8004b5e:	bf00      	nop
 8004b60:	e7fd      	b.n	8004b5e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	68ba      	ldr	r2, [r7, #8]
 8004b66:	fb02 f303 	mul.w	r3, r2, r3
 8004b6a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004b6c:	69fb      	ldr	r3, [r7, #28]
 8004b6e:	3350      	adds	r3, #80	@ 0x50
 8004b70:	4618      	mov	r0, r3
 8004b72:	f002 f933 	bl	8006ddc <pvPortMalloc>
 8004b76:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004b78:	69bb      	ldr	r3, [r7, #24]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d011      	beq.n	8004ba2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004b7e:	69bb      	ldr	r3, [r7, #24]
 8004b80:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	3350      	adds	r3, #80	@ 0x50
 8004b86:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004b88:	69bb      	ldr	r3, [r7, #24]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004b90:	79fa      	ldrb	r2, [r7, #7]
 8004b92:	69bb      	ldr	r3, [r7, #24]
 8004b94:	9300      	str	r3, [sp, #0]
 8004b96:	4613      	mov	r3, r2
 8004b98:	697a      	ldr	r2, [r7, #20]
 8004b9a:	68b9      	ldr	r1, [r7, #8]
 8004b9c:	68f8      	ldr	r0, [r7, #12]
 8004b9e:	f000 f805 	bl	8004bac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004ba2:	69bb      	ldr	r3, [r7, #24]
	}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3720      	adds	r7, #32
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}

08004bac <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b084      	sub	sp, #16
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	60f8      	str	r0, [r7, #12]
 8004bb4:	60b9      	str	r1, [r7, #8]
 8004bb6:	607a      	str	r2, [r7, #4]
 8004bb8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d103      	bne.n	8004bc8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004bc0:	69bb      	ldr	r3, [r7, #24]
 8004bc2:	69ba      	ldr	r2, [r7, #24]
 8004bc4:	601a      	str	r2, [r3, #0]
 8004bc6:	e002      	b.n	8004bce <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004bc8:	69bb      	ldr	r3, [r7, #24]
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004bce:	69bb      	ldr	r3, [r7, #24]
 8004bd0:	68fa      	ldr	r2, [r7, #12]
 8004bd2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004bd4:	69bb      	ldr	r3, [r7, #24]
 8004bd6:	68ba      	ldr	r2, [r7, #8]
 8004bd8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004bda:	2101      	movs	r1, #1
 8004bdc:	69b8      	ldr	r0, [r7, #24]
 8004bde:	f7ff fec3 	bl	8004968 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004be2:	69bb      	ldr	r3, [r7, #24]
 8004be4:	78fa      	ldrb	r2, [r7, #3]
 8004be6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004bea:	bf00      	nop
 8004bec:	3710      	adds	r7, #16
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
	...

08004bf4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b08e      	sub	sp, #56	@ 0x38
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	60f8      	str	r0, [r7, #12]
 8004bfc:	60b9      	str	r1, [r7, #8]
 8004bfe:	607a      	str	r2, [r7, #4]
 8004c00:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004c02:	2300      	movs	r3, #0
 8004c04:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d10b      	bne.n	8004c28 <xQueueGenericSend+0x34>
	__asm volatile
 8004c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c14:	f383 8811 	msr	BASEPRI, r3
 8004c18:	f3bf 8f6f 	isb	sy
 8004c1c:	f3bf 8f4f 	dsb	sy
 8004c20:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004c22:	bf00      	nop
 8004c24:	bf00      	nop
 8004c26:	e7fd      	b.n	8004c24 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d103      	bne.n	8004c36 <xQueueGenericSend+0x42>
 8004c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d101      	bne.n	8004c3a <xQueueGenericSend+0x46>
 8004c36:	2301      	movs	r3, #1
 8004c38:	e000      	b.n	8004c3c <xQueueGenericSend+0x48>
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d10b      	bne.n	8004c58 <xQueueGenericSend+0x64>
	__asm volatile
 8004c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c44:	f383 8811 	msr	BASEPRI, r3
 8004c48:	f3bf 8f6f 	isb	sy
 8004c4c:	f3bf 8f4f 	dsb	sy
 8004c50:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004c52:	bf00      	nop
 8004c54:	bf00      	nop
 8004c56:	e7fd      	b.n	8004c54 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	2b02      	cmp	r3, #2
 8004c5c:	d103      	bne.n	8004c66 <xQueueGenericSend+0x72>
 8004c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d101      	bne.n	8004c6a <xQueueGenericSend+0x76>
 8004c66:	2301      	movs	r3, #1
 8004c68:	e000      	b.n	8004c6c <xQueueGenericSend+0x78>
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d10b      	bne.n	8004c88 <xQueueGenericSend+0x94>
	__asm volatile
 8004c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c74:	f383 8811 	msr	BASEPRI, r3
 8004c78:	f3bf 8f6f 	isb	sy
 8004c7c:	f3bf 8f4f 	dsb	sy
 8004c80:	623b      	str	r3, [r7, #32]
}
 8004c82:	bf00      	nop
 8004c84:	bf00      	nop
 8004c86:	e7fd      	b.n	8004c84 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004c88:	f001 fa1a 	bl	80060c0 <xTaskGetSchedulerState>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d102      	bne.n	8004c98 <xQueueGenericSend+0xa4>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d101      	bne.n	8004c9c <xQueueGenericSend+0xa8>
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e000      	b.n	8004c9e <xQueueGenericSend+0xaa>
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d10b      	bne.n	8004cba <xQueueGenericSend+0xc6>
	__asm volatile
 8004ca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ca6:	f383 8811 	msr	BASEPRI, r3
 8004caa:	f3bf 8f6f 	isb	sy
 8004cae:	f3bf 8f4f 	dsb	sy
 8004cb2:	61fb      	str	r3, [r7, #28]
}
 8004cb4:	bf00      	nop
 8004cb6:	bf00      	nop
 8004cb8:	e7fd      	b.n	8004cb6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004cba:	f001 ff6d 	bl	8006b98 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cc0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d302      	bcc.n	8004cd0 <xQueueGenericSend+0xdc>
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	2b02      	cmp	r3, #2
 8004cce:	d129      	bne.n	8004d24 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004cd0:	683a      	ldr	r2, [r7, #0]
 8004cd2:	68b9      	ldr	r1, [r7, #8]
 8004cd4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004cd6:	f000 fa91 	bl	80051fc <prvCopyDataToQueue>
 8004cda:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d010      	beq.n	8004d06 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ce6:	3324      	adds	r3, #36	@ 0x24
 8004ce8:	4618      	mov	r0, r3
 8004cea:	f001 f829 	bl	8005d40 <xTaskRemoveFromEventList>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d013      	beq.n	8004d1c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004cf4:	4b3f      	ldr	r3, [pc, #252]	@ (8004df4 <xQueueGenericSend+0x200>)
 8004cf6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004cfa:	601a      	str	r2, [r3, #0]
 8004cfc:	f3bf 8f4f 	dsb	sy
 8004d00:	f3bf 8f6f 	isb	sy
 8004d04:	e00a      	b.n	8004d1c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004d06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d007      	beq.n	8004d1c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004d0c:	4b39      	ldr	r3, [pc, #228]	@ (8004df4 <xQueueGenericSend+0x200>)
 8004d0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d12:	601a      	str	r2, [r3, #0]
 8004d14:	f3bf 8f4f 	dsb	sy
 8004d18:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004d1c:	f001 ff6e 	bl	8006bfc <vPortExitCritical>
				return pdPASS;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e063      	b.n	8004dec <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d103      	bne.n	8004d32 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004d2a:	f001 ff67 	bl	8006bfc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	e05c      	b.n	8004dec <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004d32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d106      	bne.n	8004d46 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004d38:	f107 0314 	add.w	r3, r7, #20
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f001 f863 	bl	8005e08 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004d42:	2301      	movs	r3, #1
 8004d44:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004d46:	f001 ff59 	bl	8006bfc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004d4a:	f000 fdd3 	bl	80058f4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004d4e:	f001 ff23 	bl	8006b98 <vPortEnterCritical>
 8004d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d54:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004d58:	b25b      	sxtb	r3, r3
 8004d5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d5e:	d103      	bne.n	8004d68 <xQueueGenericSend+0x174>
 8004d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d62:	2200      	movs	r2, #0
 8004d64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d6a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d6e:	b25b      	sxtb	r3, r3
 8004d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d74:	d103      	bne.n	8004d7e <xQueueGenericSend+0x18a>
 8004d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d7e:	f001 ff3d 	bl	8006bfc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d82:	1d3a      	adds	r2, r7, #4
 8004d84:	f107 0314 	add.w	r3, r7, #20
 8004d88:	4611      	mov	r1, r2
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f001 f852 	bl	8005e34 <xTaskCheckForTimeOut>
 8004d90:	4603      	mov	r3, r0
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d124      	bne.n	8004de0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004d96:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004d98:	f000 fb28 	bl	80053ec <prvIsQueueFull>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d018      	beq.n	8004dd4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004da4:	3310      	adds	r3, #16
 8004da6:	687a      	ldr	r2, [r7, #4]
 8004da8:	4611      	mov	r1, r2
 8004daa:	4618      	mov	r0, r3
 8004dac:	f000 ff76 	bl	8005c9c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004db0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004db2:	f000 fab3 	bl	800531c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004db6:	f000 fdab 	bl	8005910 <xTaskResumeAll>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	f47f af7c 	bne.w	8004cba <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8004df4 <xQueueGenericSend+0x200>)
 8004dc4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004dc8:	601a      	str	r2, [r3, #0]
 8004dca:	f3bf 8f4f 	dsb	sy
 8004dce:	f3bf 8f6f 	isb	sy
 8004dd2:	e772      	b.n	8004cba <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004dd4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004dd6:	f000 faa1 	bl	800531c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004dda:	f000 fd99 	bl	8005910 <xTaskResumeAll>
 8004dde:	e76c      	b.n	8004cba <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004de0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004de2:	f000 fa9b 	bl	800531c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004de6:	f000 fd93 	bl	8005910 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004dea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	3738      	adds	r7, #56	@ 0x38
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	e000ed04 	.word	0xe000ed04

08004df8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b090      	sub	sp, #64	@ 0x40
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	607a      	str	r2, [r7, #4]
 8004e04:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d10b      	bne.n	8004e28 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e14:	f383 8811 	msr	BASEPRI, r3
 8004e18:	f3bf 8f6f 	isb	sy
 8004e1c:	f3bf 8f4f 	dsb	sy
 8004e20:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e22:	bf00      	nop
 8004e24:	bf00      	nop
 8004e26:	e7fd      	b.n	8004e24 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d103      	bne.n	8004e36 <xQueueGenericSendFromISR+0x3e>
 8004e2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d101      	bne.n	8004e3a <xQueueGenericSendFromISR+0x42>
 8004e36:	2301      	movs	r3, #1
 8004e38:	e000      	b.n	8004e3c <xQueueGenericSendFromISR+0x44>
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d10b      	bne.n	8004e58 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e44:	f383 8811 	msr	BASEPRI, r3
 8004e48:	f3bf 8f6f 	isb	sy
 8004e4c:	f3bf 8f4f 	dsb	sy
 8004e50:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004e52:	bf00      	nop
 8004e54:	bf00      	nop
 8004e56:	e7fd      	b.n	8004e54 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	2b02      	cmp	r3, #2
 8004e5c:	d103      	bne.n	8004e66 <xQueueGenericSendFromISR+0x6e>
 8004e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d101      	bne.n	8004e6a <xQueueGenericSendFromISR+0x72>
 8004e66:	2301      	movs	r3, #1
 8004e68:	e000      	b.n	8004e6c <xQueueGenericSendFromISR+0x74>
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d10b      	bne.n	8004e88 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e74:	f383 8811 	msr	BASEPRI, r3
 8004e78:	f3bf 8f6f 	isb	sy
 8004e7c:	f3bf 8f4f 	dsb	sy
 8004e80:	623b      	str	r3, [r7, #32]
}
 8004e82:	bf00      	nop
 8004e84:	bf00      	nop
 8004e86:	e7fd      	b.n	8004e84 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004e88:	f001 ff66 	bl	8006d58 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004e8c:	f3ef 8211 	mrs	r2, BASEPRI
 8004e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e94:	f383 8811 	msr	BASEPRI, r3
 8004e98:	f3bf 8f6f 	isb	sy
 8004e9c:	f3bf 8f4f 	dsb	sy
 8004ea0:	61fa      	str	r2, [r7, #28]
 8004ea2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004ea4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004ea6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eaa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004eac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d302      	bcc.n	8004eba <xQueueGenericSendFromISR+0xc2>
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	d12f      	bne.n	8004f1a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004eba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ebc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004ec0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004ec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004eca:	683a      	ldr	r2, [r7, #0]
 8004ecc:	68b9      	ldr	r1, [r7, #8]
 8004ece:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004ed0:	f000 f994 	bl	80051fc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004ed4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004edc:	d112      	bne.n	8004f04 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d016      	beq.n	8004f14 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ee8:	3324      	adds	r3, #36	@ 0x24
 8004eea:	4618      	mov	r0, r3
 8004eec:	f000 ff28 	bl	8005d40 <xTaskRemoveFromEventList>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00e      	beq.n	8004f14 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d00b      	beq.n	8004f14 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	601a      	str	r2, [r3, #0]
 8004f02:	e007      	b.n	8004f14 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004f04:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004f08:	3301      	adds	r3, #1
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	b25a      	sxtb	r2, r3
 8004f0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004f14:	2301      	movs	r3, #1
 8004f16:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004f18:	e001      	b.n	8004f1e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f20:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004f28:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004f2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3740      	adds	r7, #64	@ 0x40
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b08c      	sub	sp, #48	@ 0x30
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004f40:	2300      	movs	r3, #0
 8004f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d10b      	bne.n	8004f66 <xQueueReceive+0x32>
	__asm volatile
 8004f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f52:	f383 8811 	msr	BASEPRI, r3
 8004f56:	f3bf 8f6f 	isb	sy
 8004f5a:	f3bf 8f4f 	dsb	sy
 8004f5e:	623b      	str	r3, [r7, #32]
}
 8004f60:	bf00      	nop
 8004f62:	bf00      	nop
 8004f64:	e7fd      	b.n	8004f62 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d103      	bne.n	8004f74 <xQueueReceive+0x40>
 8004f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d101      	bne.n	8004f78 <xQueueReceive+0x44>
 8004f74:	2301      	movs	r3, #1
 8004f76:	e000      	b.n	8004f7a <xQueueReceive+0x46>
 8004f78:	2300      	movs	r3, #0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d10b      	bne.n	8004f96 <xQueueReceive+0x62>
	__asm volatile
 8004f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f82:	f383 8811 	msr	BASEPRI, r3
 8004f86:	f3bf 8f6f 	isb	sy
 8004f8a:	f3bf 8f4f 	dsb	sy
 8004f8e:	61fb      	str	r3, [r7, #28]
}
 8004f90:	bf00      	nop
 8004f92:	bf00      	nop
 8004f94:	e7fd      	b.n	8004f92 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004f96:	f001 f893 	bl	80060c0 <xTaskGetSchedulerState>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d102      	bne.n	8004fa6 <xQueueReceive+0x72>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d101      	bne.n	8004faa <xQueueReceive+0x76>
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e000      	b.n	8004fac <xQueueReceive+0x78>
 8004faa:	2300      	movs	r3, #0
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d10b      	bne.n	8004fc8 <xQueueReceive+0x94>
	__asm volatile
 8004fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fb4:	f383 8811 	msr	BASEPRI, r3
 8004fb8:	f3bf 8f6f 	isb	sy
 8004fbc:	f3bf 8f4f 	dsb	sy
 8004fc0:	61bb      	str	r3, [r7, #24]
}
 8004fc2:	bf00      	nop
 8004fc4:	bf00      	nop
 8004fc6:	e7fd      	b.n	8004fc4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004fc8:	f001 fde6 	bl	8006b98 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d01f      	beq.n	8005018 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004fd8:	68b9      	ldr	r1, [r7, #8]
 8004fda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004fdc:	f000 f978 	bl	80052d0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe2:	1e5a      	subs	r2, r3, #1
 8004fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fe6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fea:	691b      	ldr	r3, [r3, #16]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d00f      	beq.n	8005010 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ff2:	3310      	adds	r3, #16
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f000 fea3 	bl	8005d40 <xTaskRemoveFromEventList>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d007      	beq.n	8005010 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005000:	4b3c      	ldr	r3, [pc, #240]	@ (80050f4 <xQueueReceive+0x1c0>)
 8005002:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005006:	601a      	str	r2, [r3, #0]
 8005008:	f3bf 8f4f 	dsb	sy
 800500c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005010:	f001 fdf4 	bl	8006bfc <vPortExitCritical>
				return pdPASS;
 8005014:	2301      	movs	r3, #1
 8005016:	e069      	b.n	80050ec <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d103      	bne.n	8005026 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800501e:	f001 fded 	bl	8006bfc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005022:	2300      	movs	r3, #0
 8005024:	e062      	b.n	80050ec <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005028:	2b00      	cmp	r3, #0
 800502a:	d106      	bne.n	800503a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800502c:	f107 0310 	add.w	r3, r7, #16
 8005030:	4618      	mov	r0, r3
 8005032:	f000 fee9 	bl	8005e08 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005036:	2301      	movs	r3, #1
 8005038:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800503a:	f001 fddf 	bl	8006bfc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800503e:	f000 fc59 	bl	80058f4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005042:	f001 fda9 	bl	8006b98 <vPortEnterCritical>
 8005046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005048:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800504c:	b25b      	sxtb	r3, r3
 800504e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005052:	d103      	bne.n	800505c <xQueueReceive+0x128>
 8005054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005056:	2200      	movs	r2, #0
 8005058:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800505c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800505e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005062:	b25b      	sxtb	r3, r3
 8005064:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005068:	d103      	bne.n	8005072 <xQueueReceive+0x13e>
 800506a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800506c:	2200      	movs	r2, #0
 800506e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005072:	f001 fdc3 	bl	8006bfc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005076:	1d3a      	adds	r2, r7, #4
 8005078:	f107 0310 	add.w	r3, r7, #16
 800507c:	4611      	mov	r1, r2
 800507e:	4618      	mov	r0, r3
 8005080:	f000 fed8 	bl	8005e34 <xTaskCheckForTimeOut>
 8005084:	4603      	mov	r3, r0
 8005086:	2b00      	cmp	r3, #0
 8005088:	d123      	bne.n	80050d2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800508a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800508c:	f000 f998 	bl	80053c0 <prvIsQueueEmpty>
 8005090:	4603      	mov	r3, r0
 8005092:	2b00      	cmp	r3, #0
 8005094:	d017      	beq.n	80050c6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005098:	3324      	adds	r3, #36	@ 0x24
 800509a:	687a      	ldr	r2, [r7, #4]
 800509c:	4611      	mov	r1, r2
 800509e:	4618      	mov	r0, r3
 80050a0:	f000 fdfc 	bl	8005c9c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80050a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80050a6:	f000 f939 	bl	800531c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80050aa:	f000 fc31 	bl	8005910 <xTaskResumeAll>
 80050ae:	4603      	mov	r3, r0
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d189      	bne.n	8004fc8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80050b4:	4b0f      	ldr	r3, [pc, #60]	@ (80050f4 <xQueueReceive+0x1c0>)
 80050b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050ba:	601a      	str	r2, [r3, #0]
 80050bc:	f3bf 8f4f 	dsb	sy
 80050c0:	f3bf 8f6f 	isb	sy
 80050c4:	e780      	b.n	8004fc8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80050c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80050c8:	f000 f928 	bl	800531c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80050cc:	f000 fc20 	bl	8005910 <xTaskResumeAll>
 80050d0:	e77a      	b.n	8004fc8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80050d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80050d4:	f000 f922 	bl	800531c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80050d8:	f000 fc1a 	bl	8005910 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80050dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80050de:	f000 f96f 	bl	80053c0 <prvIsQueueEmpty>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	f43f af6f 	beq.w	8004fc8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80050ea:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3730      	adds	r7, #48	@ 0x30
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	e000ed04 	.word	0xe000ed04

080050f8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b08e      	sub	sp, #56	@ 0x38
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	60b9      	str	r1, [r7, #8]
 8005102:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800510a:	2b00      	cmp	r3, #0
 800510c:	d10b      	bne.n	8005126 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800510e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005112:	f383 8811 	msr	BASEPRI, r3
 8005116:	f3bf 8f6f 	isb	sy
 800511a:	f3bf 8f4f 	dsb	sy
 800511e:	623b      	str	r3, [r7, #32]
}
 8005120:	bf00      	nop
 8005122:	bf00      	nop
 8005124:	e7fd      	b.n	8005122 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d103      	bne.n	8005134 <xQueueReceiveFromISR+0x3c>
 800512c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800512e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005130:	2b00      	cmp	r3, #0
 8005132:	d101      	bne.n	8005138 <xQueueReceiveFromISR+0x40>
 8005134:	2301      	movs	r3, #1
 8005136:	e000      	b.n	800513a <xQueueReceiveFromISR+0x42>
 8005138:	2300      	movs	r3, #0
 800513a:	2b00      	cmp	r3, #0
 800513c:	d10b      	bne.n	8005156 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800513e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005142:	f383 8811 	msr	BASEPRI, r3
 8005146:	f3bf 8f6f 	isb	sy
 800514a:	f3bf 8f4f 	dsb	sy
 800514e:	61fb      	str	r3, [r7, #28]
}
 8005150:	bf00      	nop
 8005152:	bf00      	nop
 8005154:	e7fd      	b.n	8005152 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005156:	f001 fdff 	bl	8006d58 <vPortValidateInterruptPriority>
	__asm volatile
 800515a:	f3ef 8211 	mrs	r2, BASEPRI
 800515e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005162:	f383 8811 	msr	BASEPRI, r3
 8005166:	f3bf 8f6f 	isb	sy
 800516a:	f3bf 8f4f 	dsb	sy
 800516e:	61ba      	str	r2, [r7, #24]
 8005170:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005172:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005174:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005178:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800517a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800517c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800517e:	2b00      	cmp	r3, #0
 8005180:	d02f      	beq.n	80051e2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005184:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005188:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800518c:	68b9      	ldr	r1, [r7, #8]
 800518e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005190:	f000 f89e 	bl	80052d0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005196:	1e5a      	subs	r2, r3, #1
 8005198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800519a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800519c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80051a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051a4:	d112      	bne.n	80051cc <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80051a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051a8:	691b      	ldr	r3, [r3, #16]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d016      	beq.n	80051dc <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80051ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051b0:	3310      	adds	r3, #16
 80051b2:	4618      	mov	r0, r3
 80051b4:	f000 fdc4 	bl	8005d40 <xTaskRemoveFromEventList>
 80051b8:	4603      	mov	r3, r0
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d00e      	beq.n	80051dc <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d00b      	beq.n	80051dc <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	601a      	str	r2, [r3, #0]
 80051ca:	e007      	b.n	80051dc <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80051cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80051d0:	3301      	adds	r3, #1
 80051d2:	b2db      	uxtb	r3, r3
 80051d4:	b25a      	sxtb	r2, r3
 80051d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80051dc:	2301      	movs	r3, #1
 80051de:	637b      	str	r3, [r7, #52]	@ 0x34
 80051e0:	e001      	b.n	80051e6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80051e2:	2300      	movs	r3, #0
 80051e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80051e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051e8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	f383 8811 	msr	BASEPRI, r3
}
 80051f0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80051f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	3738      	adds	r7, #56	@ 0x38
 80051f8:	46bd      	mov	sp, r7
 80051fa:	bd80      	pop	{r7, pc}

080051fc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b086      	sub	sp, #24
 8005200:	af00      	add	r7, sp, #0
 8005202:	60f8      	str	r0, [r7, #12]
 8005204:	60b9      	str	r1, [r7, #8]
 8005206:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005208:	2300      	movs	r3, #0
 800520a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005210:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005216:	2b00      	cmp	r3, #0
 8005218:	d10d      	bne.n	8005236 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d14d      	bne.n	80052be <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	4618      	mov	r0, r3
 8005228:	f000 ff68 	bl	80060fc <xTaskPriorityDisinherit>
 800522c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2200      	movs	r2, #0
 8005232:	609a      	str	r2, [r3, #8]
 8005234:	e043      	b.n	80052be <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d119      	bne.n	8005270 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6858      	ldr	r0, [r3, #4]
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005244:	461a      	mov	r2, r3
 8005246:	68b9      	ldr	r1, [r7, #8]
 8005248:	f001 ffe2 	bl	8007210 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	685a      	ldr	r2, [r3, #4]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005254:	441a      	add	r2, r3
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	685a      	ldr	r2, [r3, #4]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	429a      	cmp	r2, r3
 8005264:	d32b      	bcc.n	80052be <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	605a      	str	r2, [r3, #4]
 800526e:	e026      	b.n	80052be <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	68d8      	ldr	r0, [r3, #12]
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005278:	461a      	mov	r2, r3
 800527a:	68b9      	ldr	r1, [r7, #8]
 800527c:	f001 ffc8 	bl	8007210 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	68da      	ldr	r2, [r3, #12]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005288:	425b      	negs	r3, r3
 800528a:	441a      	add	r2, r3
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	68da      	ldr	r2, [r3, #12]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	429a      	cmp	r2, r3
 800529a:	d207      	bcs.n	80052ac <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	689a      	ldr	r2, [r3, #8]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052a4:	425b      	negs	r3, r3
 80052a6:	441a      	add	r2, r3
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2b02      	cmp	r3, #2
 80052b0:	d105      	bne.n	80052be <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d002      	beq.n	80052be <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	3b01      	subs	r3, #1
 80052bc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	1c5a      	adds	r2, r3, #1
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80052c6:	697b      	ldr	r3, [r7, #20]
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3718      	adds	r7, #24
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bd80      	pop	{r7, pc}

080052d0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b082      	sub	sp, #8
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
 80052d8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d018      	beq.n	8005314 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	68da      	ldr	r2, [r3, #12]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ea:	441a      	add	r2, r3
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	68da      	ldr	r2, [r3, #12]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	429a      	cmp	r2, r3
 80052fa:	d303      	bcc.n	8005304 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	68d9      	ldr	r1, [r3, #12]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800530c:	461a      	mov	r2, r3
 800530e:	6838      	ldr	r0, [r7, #0]
 8005310:	f001 ff7e 	bl	8007210 <memcpy>
	}
}
 8005314:	bf00      	nop
 8005316:	3708      	adds	r7, #8
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}

0800531c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b084      	sub	sp, #16
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005324:	f001 fc38 	bl	8006b98 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800532e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005330:	e011      	b.n	8005356 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005336:	2b00      	cmp	r3, #0
 8005338:	d012      	beq.n	8005360 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	3324      	adds	r3, #36	@ 0x24
 800533e:	4618      	mov	r0, r3
 8005340:	f000 fcfe 	bl	8005d40 <xTaskRemoveFromEventList>
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d001      	beq.n	800534e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800534a:	f000 fdd7 	bl	8005efc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800534e:	7bfb      	ldrb	r3, [r7, #15]
 8005350:	3b01      	subs	r3, #1
 8005352:	b2db      	uxtb	r3, r3
 8005354:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005356:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800535a:	2b00      	cmp	r3, #0
 800535c:	dce9      	bgt.n	8005332 <prvUnlockQueue+0x16>
 800535e:	e000      	b.n	8005362 <prvUnlockQueue+0x46>
					break;
 8005360:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	22ff      	movs	r2, #255	@ 0xff
 8005366:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800536a:	f001 fc47 	bl	8006bfc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800536e:	f001 fc13 	bl	8006b98 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005378:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800537a:	e011      	b.n	80053a0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	691b      	ldr	r3, [r3, #16]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d012      	beq.n	80053aa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	3310      	adds	r3, #16
 8005388:	4618      	mov	r0, r3
 800538a:	f000 fcd9 	bl	8005d40 <xTaskRemoveFromEventList>
 800538e:	4603      	mov	r3, r0
 8005390:	2b00      	cmp	r3, #0
 8005392:	d001      	beq.n	8005398 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005394:	f000 fdb2 	bl	8005efc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005398:	7bbb      	ldrb	r3, [r7, #14]
 800539a:	3b01      	subs	r3, #1
 800539c:	b2db      	uxtb	r3, r3
 800539e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80053a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	dce9      	bgt.n	800537c <prvUnlockQueue+0x60>
 80053a8:	e000      	b.n	80053ac <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80053aa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	22ff      	movs	r2, #255	@ 0xff
 80053b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80053b4:	f001 fc22 	bl	8006bfc <vPortExitCritical>
}
 80053b8:	bf00      	nop
 80053ba:	3710      	adds	r7, #16
 80053bc:	46bd      	mov	sp, r7
 80053be:	bd80      	pop	{r7, pc}

080053c0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b084      	sub	sp, #16
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80053c8:	f001 fbe6 	bl	8006b98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d102      	bne.n	80053da <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80053d4:	2301      	movs	r3, #1
 80053d6:	60fb      	str	r3, [r7, #12]
 80053d8:	e001      	b.n	80053de <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80053da:	2300      	movs	r3, #0
 80053dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80053de:	f001 fc0d 	bl	8006bfc <vPortExitCritical>

	return xReturn;
 80053e2:	68fb      	ldr	r3, [r7, #12]
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	3710      	adds	r7, #16
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bd80      	pop	{r7, pc}

080053ec <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b084      	sub	sp, #16
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80053f4:	f001 fbd0 	bl	8006b98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005400:	429a      	cmp	r2, r3
 8005402:	d102      	bne.n	800540a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005404:	2301      	movs	r3, #1
 8005406:	60fb      	str	r3, [r7, #12]
 8005408:	e001      	b.n	800540e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800540a:	2300      	movs	r3, #0
 800540c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800540e:	f001 fbf5 	bl	8006bfc <vPortExitCritical>

	return xReturn;
 8005412:	68fb      	ldr	r3, [r7, #12]
}
 8005414:	4618      	mov	r0, r3
 8005416:	3710      	adds	r7, #16
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}

0800541c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800541c:	b480      	push	{r7}
 800541e:	b085      	sub	sp, #20
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
 8005424:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005426:	2300      	movs	r3, #0
 8005428:	60fb      	str	r3, [r7, #12]
 800542a:	e014      	b.n	8005456 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800542c:	4a0f      	ldr	r2, [pc, #60]	@ (800546c <vQueueAddToRegistry+0x50>)
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d10b      	bne.n	8005450 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005438:	490c      	ldr	r1, [pc, #48]	@ (800546c <vQueueAddToRegistry+0x50>)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	683a      	ldr	r2, [r7, #0]
 800543e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005442:	4a0a      	ldr	r2, [pc, #40]	@ (800546c <vQueueAddToRegistry+0x50>)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	00db      	lsls	r3, r3, #3
 8005448:	4413      	add	r3, r2
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800544e:	e006      	b.n	800545e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	3301      	adds	r3, #1
 8005454:	60fb      	str	r3, [r7, #12]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2b07      	cmp	r3, #7
 800545a:	d9e7      	bls.n	800542c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800545c:	bf00      	nop
 800545e:	bf00      	nop
 8005460:	3714      	adds	r7, #20
 8005462:	46bd      	mov	sp, r7
 8005464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005468:	4770      	bx	lr
 800546a:	bf00      	nop
 800546c:	20000eb0 	.word	0x20000eb0

08005470 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005470:	b580      	push	{r7, lr}
 8005472:	b086      	sub	sp, #24
 8005474:	af00      	add	r7, sp, #0
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	60b9      	str	r1, [r7, #8]
 800547a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005480:	f001 fb8a 	bl	8006b98 <vPortEnterCritical>
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800548a:	b25b      	sxtb	r3, r3
 800548c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005490:	d103      	bne.n	800549a <vQueueWaitForMessageRestricted+0x2a>
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	2200      	movs	r2, #0
 8005496:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80054a0:	b25b      	sxtb	r3, r3
 80054a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054a6:	d103      	bne.n	80054b0 <vQueueWaitForMessageRestricted+0x40>
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80054b0:	f001 fba4 	bl	8006bfc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d106      	bne.n	80054ca <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	3324      	adds	r3, #36	@ 0x24
 80054c0:	687a      	ldr	r2, [r7, #4]
 80054c2:	68b9      	ldr	r1, [r7, #8]
 80054c4:	4618      	mov	r0, r3
 80054c6:	f000 fc0f 	bl	8005ce8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80054ca:	6978      	ldr	r0, [r7, #20]
 80054cc:	f7ff ff26 	bl	800531c <prvUnlockQueue>
	}
 80054d0:	bf00      	nop
 80054d2:	3718      	adds	r7, #24
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}

080054d8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b08e      	sub	sp, #56	@ 0x38
 80054dc:	af04      	add	r7, sp, #16
 80054de:	60f8      	str	r0, [r7, #12]
 80054e0:	60b9      	str	r1, [r7, #8]
 80054e2:	607a      	str	r2, [r7, #4]
 80054e4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80054e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d10b      	bne.n	8005504 <xTaskCreateStatic+0x2c>
	__asm volatile
 80054ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054f0:	f383 8811 	msr	BASEPRI, r3
 80054f4:	f3bf 8f6f 	isb	sy
 80054f8:	f3bf 8f4f 	dsb	sy
 80054fc:	623b      	str	r3, [r7, #32]
}
 80054fe:	bf00      	nop
 8005500:	bf00      	nop
 8005502:	e7fd      	b.n	8005500 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005506:	2b00      	cmp	r3, #0
 8005508:	d10b      	bne.n	8005522 <xTaskCreateStatic+0x4a>
	__asm volatile
 800550a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800550e:	f383 8811 	msr	BASEPRI, r3
 8005512:	f3bf 8f6f 	isb	sy
 8005516:	f3bf 8f4f 	dsb	sy
 800551a:	61fb      	str	r3, [r7, #28]
}
 800551c:	bf00      	nop
 800551e:	bf00      	nop
 8005520:	e7fd      	b.n	800551e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005522:	235c      	movs	r3, #92	@ 0x5c
 8005524:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	2b5c      	cmp	r3, #92	@ 0x5c
 800552a:	d00b      	beq.n	8005544 <xTaskCreateStatic+0x6c>
	__asm volatile
 800552c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005530:	f383 8811 	msr	BASEPRI, r3
 8005534:	f3bf 8f6f 	isb	sy
 8005538:	f3bf 8f4f 	dsb	sy
 800553c:	61bb      	str	r3, [r7, #24]
}
 800553e:	bf00      	nop
 8005540:	bf00      	nop
 8005542:	e7fd      	b.n	8005540 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005544:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005548:	2b00      	cmp	r3, #0
 800554a:	d01e      	beq.n	800558a <xTaskCreateStatic+0xb2>
 800554c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800554e:	2b00      	cmp	r3, #0
 8005550:	d01b      	beq.n	800558a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005554:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005558:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800555a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800555c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800555e:	2202      	movs	r2, #2
 8005560:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005564:	2300      	movs	r3, #0
 8005566:	9303      	str	r3, [sp, #12]
 8005568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800556a:	9302      	str	r3, [sp, #8]
 800556c:	f107 0314 	add.w	r3, r7, #20
 8005570:	9301      	str	r3, [sp, #4]
 8005572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005574:	9300      	str	r3, [sp, #0]
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	687a      	ldr	r2, [r7, #4]
 800557a:	68b9      	ldr	r1, [r7, #8]
 800557c:	68f8      	ldr	r0, [r7, #12]
 800557e:	f000 f850 	bl	8005622 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005582:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005584:	f000 f8de 	bl	8005744 <prvAddNewTaskToReadyList>
 8005588:	e001      	b.n	800558e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800558a:	2300      	movs	r3, #0
 800558c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800558e:	697b      	ldr	r3, [r7, #20]
	}
 8005590:	4618      	mov	r0, r3
 8005592:	3728      	adds	r7, #40	@ 0x28
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}

08005598 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005598:	b580      	push	{r7, lr}
 800559a:	b08c      	sub	sp, #48	@ 0x30
 800559c:	af04      	add	r7, sp, #16
 800559e:	60f8      	str	r0, [r7, #12]
 80055a0:	60b9      	str	r1, [r7, #8]
 80055a2:	603b      	str	r3, [r7, #0]
 80055a4:	4613      	mov	r3, r2
 80055a6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80055a8:	88fb      	ldrh	r3, [r7, #6]
 80055aa:	009b      	lsls	r3, r3, #2
 80055ac:	4618      	mov	r0, r3
 80055ae:	f001 fc15 	bl	8006ddc <pvPortMalloc>
 80055b2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d00e      	beq.n	80055d8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80055ba:	205c      	movs	r0, #92	@ 0x5c
 80055bc:	f001 fc0e 	bl	8006ddc <pvPortMalloc>
 80055c0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80055c2:	69fb      	ldr	r3, [r7, #28]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d003      	beq.n	80055d0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80055c8:	69fb      	ldr	r3, [r7, #28]
 80055ca:	697a      	ldr	r2, [r7, #20]
 80055cc:	631a      	str	r2, [r3, #48]	@ 0x30
 80055ce:	e005      	b.n	80055dc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80055d0:	6978      	ldr	r0, [r7, #20]
 80055d2:	f001 fcd1 	bl	8006f78 <vPortFree>
 80055d6:	e001      	b.n	80055dc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80055d8:	2300      	movs	r3, #0
 80055da:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80055dc:	69fb      	ldr	r3, [r7, #28]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d017      	beq.n	8005612 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80055e2:	69fb      	ldr	r3, [r7, #28]
 80055e4:	2200      	movs	r2, #0
 80055e6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80055ea:	88fa      	ldrh	r2, [r7, #6]
 80055ec:	2300      	movs	r3, #0
 80055ee:	9303      	str	r3, [sp, #12]
 80055f0:	69fb      	ldr	r3, [r7, #28]
 80055f2:	9302      	str	r3, [sp, #8]
 80055f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055f6:	9301      	str	r3, [sp, #4]
 80055f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055fa:	9300      	str	r3, [sp, #0]
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	68b9      	ldr	r1, [r7, #8]
 8005600:	68f8      	ldr	r0, [r7, #12]
 8005602:	f000 f80e 	bl	8005622 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005606:	69f8      	ldr	r0, [r7, #28]
 8005608:	f000 f89c 	bl	8005744 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800560c:	2301      	movs	r3, #1
 800560e:	61bb      	str	r3, [r7, #24]
 8005610:	e002      	b.n	8005618 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005612:	f04f 33ff 	mov.w	r3, #4294967295
 8005616:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005618:	69bb      	ldr	r3, [r7, #24]
	}
 800561a:	4618      	mov	r0, r3
 800561c:	3720      	adds	r7, #32
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}

08005622 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005622:	b580      	push	{r7, lr}
 8005624:	b088      	sub	sp, #32
 8005626:	af00      	add	r7, sp, #0
 8005628:	60f8      	str	r0, [r7, #12]
 800562a:	60b9      	str	r1, [r7, #8]
 800562c:	607a      	str	r2, [r7, #4]
 800562e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005632:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	009b      	lsls	r3, r3, #2
 8005638:	461a      	mov	r2, r3
 800563a:	21a5      	movs	r1, #165	@ 0xa5
 800563c:	f001 fdbc 	bl	80071b8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005642:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800564a:	3b01      	subs	r3, #1
 800564c:	009b      	lsls	r3, r3, #2
 800564e:	4413      	add	r3, r2
 8005650:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005652:	69bb      	ldr	r3, [r7, #24]
 8005654:	f023 0307 	bic.w	r3, r3, #7
 8005658:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800565a:	69bb      	ldr	r3, [r7, #24]
 800565c:	f003 0307 	and.w	r3, r3, #7
 8005660:	2b00      	cmp	r3, #0
 8005662:	d00b      	beq.n	800567c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005668:	f383 8811 	msr	BASEPRI, r3
 800566c:	f3bf 8f6f 	isb	sy
 8005670:	f3bf 8f4f 	dsb	sy
 8005674:	617b      	str	r3, [r7, #20]
}
 8005676:	bf00      	nop
 8005678:	bf00      	nop
 800567a:	e7fd      	b.n	8005678 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d01f      	beq.n	80056c2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005682:	2300      	movs	r3, #0
 8005684:	61fb      	str	r3, [r7, #28]
 8005686:	e012      	b.n	80056ae <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005688:	68ba      	ldr	r2, [r7, #8]
 800568a:	69fb      	ldr	r3, [r7, #28]
 800568c:	4413      	add	r3, r2
 800568e:	7819      	ldrb	r1, [r3, #0]
 8005690:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005692:	69fb      	ldr	r3, [r7, #28]
 8005694:	4413      	add	r3, r2
 8005696:	3334      	adds	r3, #52	@ 0x34
 8005698:	460a      	mov	r2, r1
 800569a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800569c:	68ba      	ldr	r2, [r7, #8]
 800569e:	69fb      	ldr	r3, [r7, #28]
 80056a0:	4413      	add	r3, r2
 80056a2:	781b      	ldrb	r3, [r3, #0]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d006      	beq.n	80056b6 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80056a8:	69fb      	ldr	r3, [r7, #28]
 80056aa:	3301      	adds	r3, #1
 80056ac:	61fb      	str	r3, [r7, #28]
 80056ae:	69fb      	ldr	r3, [r7, #28]
 80056b0:	2b0f      	cmp	r3, #15
 80056b2:	d9e9      	bls.n	8005688 <prvInitialiseNewTask+0x66>
 80056b4:	e000      	b.n	80056b8 <prvInitialiseNewTask+0x96>
			{
				break;
 80056b6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80056b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ba:	2200      	movs	r2, #0
 80056bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80056c0:	e003      	b.n	80056ca <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80056c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c4:	2200      	movs	r2, #0
 80056c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80056ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056cc:	2b37      	cmp	r3, #55	@ 0x37
 80056ce:	d901      	bls.n	80056d4 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80056d0:	2337      	movs	r3, #55	@ 0x37
 80056d2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80056d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80056d8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80056da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80056de:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80056e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e2:	2200      	movs	r2, #0
 80056e4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80056e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e8:	3304      	adds	r3, #4
 80056ea:	4618      	mov	r0, r3
 80056ec:	f7ff f8a8 	bl	8004840 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80056f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f2:	3318      	adds	r3, #24
 80056f4:	4618      	mov	r0, r3
 80056f6:	f7ff f8a3 	bl	8004840 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80056fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056fe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005702:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005708:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800570a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800570c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800570e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005712:	2200      	movs	r2, #0
 8005714:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005718:	2200      	movs	r2, #0
 800571a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800571e:	683a      	ldr	r2, [r7, #0]
 8005720:	68f9      	ldr	r1, [r7, #12]
 8005722:	69b8      	ldr	r0, [r7, #24]
 8005724:	f001 f908 	bl	8006938 <pxPortInitialiseStack>
 8005728:	4602      	mov	r2, r0
 800572a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800572c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800572e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005730:	2b00      	cmp	r3, #0
 8005732:	d002      	beq.n	800573a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005736:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005738:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800573a:	bf00      	nop
 800573c:	3720      	adds	r7, #32
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}
	...

08005744 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b082      	sub	sp, #8
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800574c:	f001 fa24 	bl	8006b98 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005750:	4b2d      	ldr	r3, [pc, #180]	@ (8005808 <prvAddNewTaskToReadyList+0xc4>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	3301      	adds	r3, #1
 8005756:	4a2c      	ldr	r2, [pc, #176]	@ (8005808 <prvAddNewTaskToReadyList+0xc4>)
 8005758:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800575a:	4b2c      	ldr	r3, [pc, #176]	@ (800580c <prvAddNewTaskToReadyList+0xc8>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d109      	bne.n	8005776 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005762:	4a2a      	ldr	r2, [pc, #168]	@ (800580c <prvAddNewTaskToReadyList+0xc8>)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005768:	4b27      	ldr	r3, [pc, #156]	@ (8005808 <prvAddNewTaskToReadyList+0xc4>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	2b01      	cmp	r3, #1
 800576e:	d110      	bne.n	8005792 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005770:	f000 fbe8 	bl	8005f44 <prvInitialiseTaskLists>
 8005774:	e00d      	b.n	8005792 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005776:	4b26      	ldr	r3, [pc, #152]	@ (8005810 <prvAddNewTaskToReadyList+0xcc>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d109      	bne.n	8005792 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800577e:	4b23      	ldr	r3, [pc, #140]	@ (800580c <prvAddNewTaskToReadyList+0xc8>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005788:	429a      	cmp	r2, r3
 800578a:	d802      	bhi.n	8005792 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800578c:	4a1f      	ldr	r2, [pc, #124]	@ (800580c <prvAddNewTaskToReadyList+0xc8>)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005792:	4b20      	ldr	r3, [pc, #128]	@ (8005814 <prvAddNewTaskToReadyList+0xd0>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	3301      	adds	r3, #1
 8005798:	4a1e      	ldr	r2, [pc, #120]	@ (8005814 <prvAddNewTaskToReadyList+0xd0>)
 800579a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800579c:	4b1d      	ldr	r3, [pc, #116]	@ (8005814 <prvAddNewTaskToReadyList+0xd0>)
 800579e:	681a      	ldr	r2, [r3, #0]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057a8:	4b1b      	ldr	r3, [pc, #108]	@ (8005818 <prvAddNewTaskToReadyList+0xd4>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d903      	bls.n	80057b8 <prvAddNewTaskToReadyList+0x74>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057b4:	4a18      	ldr	r2, [pc, #96]	@ (8005818 <prvAddNewTaskToReadyList+0xd4>)
 80057b6:	6013      	str	r3, [r2, #0]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057bc:	4613      	mov	r3, r2
 80057be:	009b      	lsls	r3, r3, #2
 80057c0:	4413      	add	r3, r2
 80057c2:	009b      	lsls	r3, r3, #2
 80057c4:	4a15      	ldr	r2, [pc, #84]	@ (800581c <prvAddNewTaskToReadyList+0xd8>)
 80057c6:	441a      	add	r2, r3
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	3304      	adds	r3, #4
 80057cc:	4619      	mov	r1, r3
 80057ce:	4610      	mov	r0, r2
 80057d0:	f7ff f843 	bl	800485a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80057d4:	f001 fa12 	bl	8006bfc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80057d8:	4b0d      	ldr	r3, [pc, #52]	@ (8005810 <prvAddNewTaskToReadyList+0xcc>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d00e      	beq.n	80057fe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80057e0:	4b0a      	ldr	r3, [pc, #40]	@ (800580c <prvAddNewTaskToReadyList+0xc8>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ea:	429a      	cmp	r2, r3
 80057ec:	d207      	bcs.n	80057fe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80057ee:	4b0c      	ldr	r3, [pc, #48]	@ (8005820 <prvAddNewTaskToReadyList+0xdc>)
 80057f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057f4:	601a      	str	r2, [r3, #0]
 80057f6:	f3bf 8f4f 	dsb	sy
 80057fa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80057fe:	bf00      	nop
 8005800:	3708      	adds	r7, #8
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}
 8005806:	bf00      	nop
 8005808:	200013c4 	.word	0x200013c4
 800580c:	20000ef0 	.word	0x20000ef0
 8005810:	200013d0 	.word	0x200013d0
 8005814:	200013e0 	.word	0x200013e0
 8005818:	200013cc 	.word	0x200013cc
 800581c:	20000ef4 	.word	0x20000ef4
 8005820:	e000ed04 	.word	0xe000ed04

08005824 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b08a      	sub	sp, #40	@ 0x28
 8005828:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800582a:	2300      	movs	r3, #0
 800582c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800582e:	2300      	movs	r3, #0
 8005830:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005832:	463a      	mov	r2, r7
 8005834:	1d39      	adds	r1, r7, #4
 8005836:	f107 0308 	add.w	r3, r7, #8
 800583a:	4618      	mov	r0, r3
 800583c:	f7fe ffac 	bl	8004798 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005840:	6839      	ldr	r1, [r7, #0]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	68ba      	ldr	r2, [r7, #8]
 8005846:	9202      	str	r2, [sp, #8]
 8005848:	9301      	str	r3, [sp, #4]
 800584a:	2300      	movs	r3, #0
 800584c:	9300      	str	r3, [sp, #0]
 800584e:	2300      	movs	r3, #0
 8005850:	460a      	mov	r2, r1
 8005852:	4922      	ldr	r1, [pc, #136]	@ (80058dc <vTaskStartScheduler+0xb8>)
 8005854:	4822      	ldr	r0, [pc, #136]	@ (80058e0 <vTaskStartScheduler+0xbc>)
 8005856:	f7ff fe3f 	bl	80054d8 <xTaskCreateStatic>
 800585a:	4603      	mov	r3, r0
 800585c:	4a21      	ldr	r2, [pc, #132]	@ (80058e4 <vTaskStartScheduler+0xc0>)
 800585e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005860:	4b20      	ldr	r3, [pc, #128]	@ (80058e4 <vTaskStartScheduler+0xc0>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d002      	beq.n	800586e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005868:	2301      	movs	r3, #1
 800586a:	617b      	str	r3, [r7, #20]
 800586c:	e001      	b.n	8005872 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800586e:	2300      	movs	r3, #0
 8005870:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	2b01      	cmp	r3, #1
 8005876:	d102      	bne.n	800587e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005878:	f000 fd04 	bl	8006284 <xTimerCreateTimerTask>
 800587c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	2b01      	cmp	r3, #1
 8005882:	d116      	bne.n	80058b2 <vTaskStartScheduler+0x8e>
	__asm volatile
 8005884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005888:	f383 8811 	msr	BASEPRI, r3
 800588c:	f3bf 8f6f 	isb	sy
 8005890:	f3bf 8f4f 	dsb	sy
 8005894:	613b      	str	r3, [r7, #16]
}
 8005896:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005898:	4b13      	ldr	r3, [pc, #76]	@ (80058e8 <vTaskStartScheduler+0xc4>)
 800589a:	f04f 32ff 	mov.w	r2, #4294967295
 800589e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80058a0:	4b12      	ldr	r3, [pc, #72]	@ (80058ec <vTaskStartScheduler+0xc8>)
 80058a2:	2201      	movs	r2, #1
 80058a4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80058a6:	4b12      	ldr	r3, [pc, #72]	@ (80058f0 <vTaskStartScheduler+0xcc>)
 80058a8:	2200      	movs	r2, #0
 80058aa:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80058ac:	f001 f8d0 	bl	8006a50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80058b0:	e00f      	b.n	80058d2 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058b8:	d10b      	bne.n	80058d2 <vTaskStartScheduler+0xae>
	__asm volatile
 80058ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058be:	f383 8811 	msr	BASEPRI, r3
 80058c2:	f3bf 8f6f 	isb	sy
 80058c6:	f3bf 8f4f 	dsb	sy
 80058ca:	60fb      	str	r3, [r7, #12]
}
 80058cc:	bf00      	nop
 80058ce:	bf00      	nop
 80058d0:	e7fd      	b.n	80058ce <vTaskStartScheduler+0xaa>
}
 80058d2:	bf00      	nop
 80058d4:	3718      	adds	r7, #24
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}
 80058da:	bf00      	nop
 80058dc:	08007264 	.word	0x08007264
 80058e0:	08005f15 	.word	0x08005f15
 80058e4:	200013e8 	.word	0x200013e8
 80058e8:	200013e4 	.word	0x200013e4
 80058ec:	200013d0 	.word	0x200013d0
 80058f0:	200013c8 	.word	0x200013c8

080058f4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80058f4:	b480      	push	{r7}
 80058f6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80058f8:	4b04      	ldr	r3, [pc, #16]	@ (800590c <vTaskSuspendAll+0x18>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	3301      	adds	r3, #1
 80058fe:	4a03      	ldr	r2, [pc, #12]	@ (800590c <vTaskSuspendAll+0x18>)
 8005900:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005902:	bf00      	nop
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr
 800590c:	200013ec 	.word	0x200013ec

08005910 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b084      	sub	sp, #16
 8005914:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005916:	2300      	movs	r3, #0
 8005918:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800591a:	2300      	movs	r3, #0
 800591c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800591e:	4b42      	ldr	r3, [pc, #264]	@ (8005a28 <xTaskResumeAll+0x118>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d10b      	bne.n	800593e <xTaskResumeAll+0x2e>
	__asm volatile
 8005926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800592a:	f383 8811 	msr	BASEPRI, r3
 800592e:	f3bf 8f6f 	isb	sy
 8005932:	f3bf 8f4f 	dsb	sy
 8005936:	603b      	str	r3, [r7, #0]
}
 8005938:	bf00      	nop
 800593a:	bf00      	nop
 800593c:	e7fd      	b.n	800593a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800593e:	f001 f92b 	bl	8006b98 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005942:	4b39      	ldr	r3, [pc, #228]	@ (8005a28 <xTaskResumeAll+0x118>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	3b01      	subs	r3, #1
 8005948:	4a37      	ldr	r2, [pc, #220]	@ (8005a28 <xTaskResumeAll+0x118>)
 800594a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800594c:	4b36      	ldr	r3, [pc, #216]	@ (8005a28 <xTaskResumeAll+0x118>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d162      	bne.n	8005a1a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005954:	4b35      	ldr	r3, [pc, #212]	@ (8005a2c <xTaskResumeAll+0x11c>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d05e      	beq.n	8005a1a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800595c:	e02f      	b.n	80059be <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800595e:	4b34      	ldr	r3, [pc, #208]	@ (8005a30 <xTaskResumeAll+0x120>)
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	68db      	ldr	r3, [r3, #12]
 8005964:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	3318      	adds	r3, #24
 800596a:	4618      	mov	r0, r3
 800596c:	f7fe ffd2 	bl	8004914 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	3304      	adds	r3, #4
 8005974:	4618      	mov	r0, r3
 8005976:	f7fe ffcd 	bl	8004914 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800597e:	4b2d      	ldr	r3, [pc, #180]	@ (8005a34 <xTaskResumeAll+0x124>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	429a      	cmp	r2, r3
 8005984:	d903      	bls.n	800598e <xTaskResumeAll+0x7e>
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800598a:	4a2a      	ldr	r2, [pc, #168]	@ (8005a34 <xTaskResumeAll+0x124>)
 800598c:	6013      	str	r3, [r2, #0]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005992:	4613      	mov	r3, r2
 8005994:	009b      	lsls	r3, r3, #2
 8005996:	4413      	add	r3, r2
 8005998:	009b      	lsls	r3, r3, #2
 800599a:	4a27      	ldr	r2, [pc, #156]	@ (8005a38 <xTaskResumeAll+0x128>)
 800599c:	441a      	add	r2, r3
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	3304      	adds	r3, #4
 80059a2:	4619      	mov	r1, r3
 80059a4:	4610      	mov	r0, r2
 80059a6:	f7fe ff58 	bl	800485a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059ae:	4b23      	ldr	r3, [pc, #140]	@ (8005a3c <xTaskResumeAll+0x12c>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b4:	429a      	cmp	r2, r3
 80059b6:	d302      	bcc.n	80059be <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80059b8:	4b21      	ldr	r3, [pc, #132]	@ (8005a40 <xTaskResumeAll+0x130>)
 80059ba:	2201      	movs	r2, #1
 80059bc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80059be:	4b1c      	ldr	r3, [pc, #112]	@ (8005a30 <xTaskResumeAll+0x120>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d1cb      	bne.n	800595e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d001      	beq.n	80059d0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80059cc:	f000 fb58 	bl	8006080 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80059d0:	4b1c      	ldr	r3, [pc, #112]	@ (8005a44 <xTaskResumeAll+0x134>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d010      	beq.n	80059fe <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80059dc:	f000 f846 	bl	8005a6c <xTaskIncrementTick>
 80059e0:	4603      	mov	r3, r0
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d002      	beq.n	80059ec <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80059e6:	4b16      	ldr	r3, [pc, #88]	@ (8005a40 <xTaskResumeAll+0x130>)
 80059e8:	2201      	movs	r2, #1
 80059ea:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	3b01      	subs	r3, #1
 80059f0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d1f1      	bne.n	80059dc <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80059f8:	4b12      	ldr	r3, [pc, #72]	@ (8005a44 <xTaskResumeAll+0x134>)
 80059fa:	2200      	movs	r2, #0
 80059fc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80059fe:	4b10      	ldr	r3, [pc, #64]	@ (8005a40 <xTaskResumeAll+0x130>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d009      	beq.n	8005a1a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005a06:	2301      	movs	r3, #1
 8005a08:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8005a48 <xTaskResumeAll+0x138>)
 8005a0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a10:	601a      	str	r2, [r3, #0]
 8005a12:	f3bf 8f4f 	dsb	sy
 8005a16:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005a1a:	f001 f8ef 	bl	8006bfc <vPortExitCritical>

	return xAlreadyYielded;
 8005a1e:	68bb      	ldr	r3, [r7, #8]
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	3710      	adds	r7, #16
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}
 8005a28:	200013ec 	.word	0x200013ec
 8005a2c:	200013c4 	.word	0x200013c4
 8005a30:	20001384 	.word	0x20001384
 8005a34:	200013cc 	.word	0x200013cc
 8005a38:	20000ef4 	.word	0x20000ef4
 8005a3c:	20000ef0 	.word	0x20000ef0
 8005a40:	200013d8 	.word	0x200013d8
 8005a44:	200013d4 	.word	0x200013d4
 8005a48:	e000ed04 	.word	0xe000ed04

08005a4c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b083      	sub	sp, #12
 8005a50:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005a52:	4b05      	ldr	r3, [pc, #20]	@ (8005a68 <xTaskGetTickCount+0x1c>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005a58:	687b      	ldr	r3, [r7, #4]
}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	370c      	adds	r7, #12
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a64:	4770      	bx	lr
 8005a66:	bf00      	nop
 8005a68:	200013c8 	.word	0x200013c8

08005a6c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b086      	sub	sp, #24
 8005a70:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005a72:	2300      	movs	r3, #0
 8005a74:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a76:	4b4f      	ldr	r3, [pc, #316]	@ (8005bb4 <xTaskIncrementTick+0x148>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	f040 8090 	bne.w	8005ba0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005a80:	4b4d      	ldr	r3, [pc, #308]	@ (8005bb8 <xTaskIncrementTick+0x14c>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	3301      	adds	r3, #1
 8005a86:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005a88:	4a4b      	ldr	r2, [pc, #300]	@ (8005bb8 <xTaskIncrementTick+0x14c>)
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005a8e:	693b      	ldr	r3, [r7, #16]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d121      	bne.n	8005ad8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005a94:	4b49      	ldr	r3, [pc, #292]	@ (8005bbc <xTaskIncrementTick+0x150>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d00b      	beq.n	8005ab6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aa2:	f383 8811 	msr	BASEPRI, r3
 8005aa6:	f3bf 8f6f 	isb	sy
 8005aaa:	f3bf 8f4f 	dsb	sy
 8005aae:	603b      	str	r3, [r7, #0]
}
 8005ab0:	bf00      	nop
 8005ab2:	bf00      	nop
 8005ab4:	e7fd      	b.n	8005ab2 <xTaskIncrementTick+0x46>
 8005ab6:	4b41      	ldr	r3, [pc, #260]	@ (8005bbc <xTaskIncrementTick+0x150>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	60fb      	str	r3, [r7, #12]
 8005abc:	4b40      	ldr	r3, [pc, #256]	@ (8005bc0 <xTaskIncrementTick+0x154>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a3e      	ldr	r2, [pc, #248]	@ (8005bbc <xTaskIncrementTick+0x150>)
 8005ac2:	6013      	str	r3, [r2, #0]
 8005ac4:	4a3e      	ldr	r2, [pc, #248]	@ (8005bc0 <xTaskIncrementTick+0x154>)
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	6013      	str	r3, [r2, #0]
 8005aca:	4b3e      	ldr	r3, [pc, #248]	@ (8005bc4 <xTaskIncrementTick+0x158>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	3301      	adds	r3, #1
 8005ad0:	4a3c      	ldr	r2, [pc, #240]	@ (8005bc4 <xTaskIncrementTick+0x158>)
 8005ad2:	6013      	str	r3, [r2, #0]
 8005ad4:	f000 fad4 	bl	8006080 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005ad8:	4b3b      	ldr	r3, [pc, #236]	@ (8005bc8 <xTaskIncrementTick+0x15c>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	693a      	ldr	r2, [r7, #16]
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d349      	bcc.n	8005b76 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ae2:	4b36      	ldr	r3, [pc, #216]	@ (8005bbc <xTaskIncrementTick+0x150>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d104      	bne.n	8005af6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005aec:	4b36      	ldr	r3, [pc, #216]	@ (8005bc8 <xTaskIncrementTick+0x15c>)
 8005aee:	f04f 32ff 	mov.w	r2, #4294967295
 8005af2:	601a      	str	r2, [r3, #0]
					break;
 8005af4:	e03f      	b.n	8005b76 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005af6:	4b31      	ldr	r3, [pc, #196]	@ (8005bbc <xTaskIncrementTick+0x150>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	68db      	ldr	r3, [r3, #12]
 8005afc:	68db      	ldr	r3, [r3, #12]
 8005afe:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005b06:	693a      	ldr	r2, [r7, #16]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	429a      	cmp	r2, r3
 8005b0c:	d203      	bcs.n	8005b16 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005b0e:	4a2e      	ldr	r2, [pc, #184]	@ (8005bc8 <xTaskIncrementTick+0x15c>)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005b14:	e02f      	b.n	8005b76 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	3304      	adds	r3, #4
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	f7fe fefa 	bl	8004914 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d004      	beq.n	8005b32 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	3318      	adds	r3, #24
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f7fe fef1 	bl	8004914 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b36:	4b25      	ldr	r3, [pc, #148]	@ (8005bcc <xTaskIncrementTick+0x160>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d903      	bls.n	8005b46 <xTaskIncrementTick+0xda>
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b42:	4a22      	ldr	r2, [pc, #136]	@ (8005bcc <xTaskIncrementTick+0x160>)
 8005b44:	6013      	str	r3, [r2, #0]
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b4a:	4613      	mov	r3, r2
 8005b4c:	009b      	lsls	r3, r3, #2
 8005b4e:	4413      	add	r3, r2
 8005b50:	009b      	lsls	r3, r3, #2
 8005b52:	4a1f      	ldr	r2, [pc, #124]	@ (8005bd0 <xTaskIncrementTick+0x164>)
 8005b54:	441a      	add	r2, r3
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	3304      	adds	r3, #4
 8005b5a:	4619      	mov	r1, r3
 8005b5c:	4610      	mov	r0, r2
 8005b5e:	f7fe fe7c 	bl	800485a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b66:	4b1b      	ldr	r3, [pc, #108]	@ (8005bd4 <xTaskIncrementTick+0x168>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d3b8      	bcc.n	8005ae2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005b70:	2301      	movs	r3, #1
 8005b72:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b74:	e7b5      	b.n	8005ae2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005b76:	4b17      	ldr	r3, [pc, #92]	@ (8005bd4 <xTaskIncrementTick+0x168>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b7c:	4914      	ldr	r1, [pc, #80]	@ (8005bd0 <xTaskIncrementTick+0x164>)
 8005b7e:	4613      	mov	r3, r2
 8005b80:	009b      	lsls	r3, r3, #2
 8005b82:	4413      	add	r3, r2
 8005b84:	009b      	lsls	r3, r3, #2
 8005b86:	440b      	add	r3, r1
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	2b01      	cmp	r3, #1
 8005b8c:	d901      	bls.n	8005b92 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005b8e:	2301      	movs	r3, #1
 8005b90:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005b92:	4b11      	ldr	r3, [pc, #68]	@ (8005bd8 <xTaskIncrementTick+0x16c>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d007      	beq.n	8005baa <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	617b      	str	r3, [r7, #20]
 8005b9e:	e004      	b.n	8005baa <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005ba0:	4b0e      	ldr	r3, [pc, #56]	@ (8005bdc <xTaskIncrementTick+0x170>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	3301      	adds	r3, #1
 8005ba6:	4a0d      	ldr	r2, [pc, #52]	@ (8005bdc <xTaskIncrementTick+0x170>)
 8005ba8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005baa:	697b      	ldr	r3, [r7, #20]
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3718      	adds	r7, #24
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}
 8005bb4:	200013ec 	.word	0x200013ec
 8005bb8:	200013c8 	.word	0x200013c8
 8005bbc:	2000137c 	.word	0x2000137c
 8005bc0:	20001380 	.word	0x20001380
 8005bc4:	200013dc 	.word	0x200013dc
 8005bc8:	200013e4 	.word	0x200013e4
 8005bcc:	200013cc 	.word	0x200013cc
 8005bd0:	20000ef4 	.word	0x20000ef4
 8005bd4:	20000ef0 	.word	0x20000ef0
 8005bd8:	200013d8 	.word	0x200013d8
 8005bdc:	200013d4 	.word	0x200013d4

08005be0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005be0:	b480      	push	{r7}
 8005be2:	b085      	sub	sp, #20
 8005be4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005be6:	4b28      	ldr	r3, [pc, #160]	@ (8005c88 <vTaskSwitchContext+0xa8>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d003      	beq.n	8005bf6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005bee:	4b27      	ldr	r3, [pc, #156]	@ (8005c8c <vTaskSwitchContext+0xac>)
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005bf4:	e042      	b.n	8005c7c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8005bf6:	4b25      	ldr	r3, [pc, #148]	@ (8005c8c <vTaskSwitchContext+0xac>)
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bfc:	4b24      	ldr	r3, [pc, #144]	@ (8005c90 <vTaskSwitchContext+0xb0>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	60fb      	str	r3, [r7, #12]
 8005c02:	e011      	b.n	8005c28 <vTaskSwitchContext+0x48>
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d10b      	bne.n	8005c22 <vTaskSwitchContext+0x42>
	__asm volatile
 8005c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c0e:	f383 8811 	msr	BASEPRI, r3
 8005c12:	f3bf 8f6f 	isb	sy
 8005c16:	f3bf 8f4f 	dsb	sy
 8005c1a:	607b      	str	r3, [r7, #4]
}
 8005c1c:	bf00      	nop
 8005c1e:	bf00      	nop
 8005c20:	e7fd      	b.n	8005c1e <vTaskSwitchContext+0x3e>
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	3b01      	subs	r3, #1
 8005c26:	60fb      	str	r3, [r7, #12]
 8005c28:	491a      	ldr	r1, [pc, #104]	@ (8005c94 <vTaskSwitchContext+0xb4>)
 8005c2a:	68fa      	ldr	r2, [r7, #12]
 8005c2c:	4613      	mov	r3, r2
 8005c2e:	009b      	lsls	r3, r3, #2
 8005c30:	4413      	add	r3, r2
 8005c32:	009b      	lsls	r3, r3, #2
 8005c34:	440b      	add	r3, r1
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d0e3      	beq.n	8005c04 <vTaskSwitchContext+0x24>
 8005c3c:	68fa      	ldr	r2, [r7, #12]
 8005c3e:	4613      	mov	r3, r2
 8005c40:	009b      	lsls	r3, r3, #2
 8005c42:	4413      	add	r3, r2
 8005c44:	009b      	lsls	r3, r3, #2
 8005c46:	4a13      	ldr	r2, [pc, #76]	@ (8005c94 <vTaskSwitchContext+0xb4>)
 8005c48:	4413      	add	r3, r2
 8005c4a:	60bb      	str	r3, [r7, #8]
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	685a      	ldr	r2, [r3, #4]
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	605a      	str	r2, [r3, #4]
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	685a      	ldr	r2, [r3, #4]
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	3308      	adds	r3, #8
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d104      	bne.n	8005c6c <vTaskSwitchContext+0x8c>
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	685a      	ldr	r2, [r3, #4]
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	605a      	str	r2, [r3, #4]
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	68db      	ldr	r3, [r3, #12]
 8005c72:	4a09      	ldr	r2, [pc, #36]	@ (8005c98 <vTaskSwitchContext+0xb8>)
 8005c74:	6013      	str	r3, [r2, #0]
 8005c76:	4a06      	ldr	r2, [pc, #24]	@ (8005c90 <vTaskSwitchContext+0xb0>)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	6013      	str	r3, [r2, #0]
}
 8005c7c:	bf00      	nop
 8005c7e:	3714      	adds	r7, #20
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr
 8005c88:	200013ec 	.word	0x200013ec
 8005c8c:	200013d8 	.word	0x200013d8
 8005c90:	200013cc 	.word	0x200013cc
 8005c94:	20000ef4 	.word	0x20000ef4
 8005c98:	20000ef0 	.word	0x20000ef0

08005c9c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b084      	sub	sp, #16
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
 8005ca4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d10b      	bne.n	8005cc4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005cac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cb0:	f383 8811 	msr	BASEPRI, r3
 8005cb4:	f3bf 8f6f 	isb	sy
 8005cb8:	f3bf 8f4f 	dsb	sy
 8005cbc:	60fb      	str	r3, [r7, #12]
}
 8005cbe:	bf00      	nop
 8005cc0:	bf00      	nop
 8005cc2:	e7fd      	b.n	8005cc0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005cc4:	4b07      	ldr	r3, [pc, #28]	@ (8005ce4 <vTaskPlaceOnEventList+0x48>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	3318      	adds	r3, #24
 8005cca:	4619      	mov	r1, r3
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f7fe fde8 	bl	80048a2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005cd2:	2101      	movs	r1, #1
 8005cd4:	6838      	ldr	r0, [r7, #0]
 8005cd6:	f000 fa81 	bl	80061dc <prvAddCurrentTaskToDelayedList>
}
 8005cda:	bf00      	nop
 8005cdc:	3710      	adds	r7, #16
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}
 8005ce2:	bf00      	nop
 8005ce4:	20000ef0 	.word	0x20000ef0

08005ce8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b086      	sub	sp, #24
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	60f8      	str	r0, [r7, #12]
 8005cf0:	60b9      	str	r1, [r7, #8]
 8005cf2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d10b      	bne.n	8005d12 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005cfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cfe:	f383 8811 	msr	BASEPRI, r3
 8005d02:	f3bf 8f6f 	isb	sy
 8005d06:	f3bf 8f4f 	dsb	sy
 8005d0a:	617b      	str	r3, [r7, #20]
}
 8005d0c:	bf00      	nop
 8005d0e:	bf00      	nop
 8005d10:	e7fd      	b.n	8005d0e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005d12:	4b0a      	ldr	r3, [pc, #40]	@ (8005d3c <vTaskPlaceOnEventListRestricted+0x54>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	3318      	adds	r3, #24
 8005d18:	4619      	mov	r1, r3
 8005d1a:	68f8      	ldr	r0, [r7, #12]
 8005d1c:	f7fe fd9d 	bl	800485a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d002      	beq.n	8005d2c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005d26:	f04f 33ff 	mov.w	r3, #4294967295
 8005d2a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005d2c:	6879      	ldr	r1, [r7, #4]
 8005d2e:	68b8      	ldr	r0, [r7, #8]
 8005d30:	f000 fa54 	bl	80061dc <prvAddCurrentTaskToDelayedList>
	}
 8005d34:	bf00      	nop
 8005d36:	3718      	adds	r7, #24
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}
 8005d3c:	20000ef0 	.word	0x20000ef0

08005d40 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b086      	sub	sp, #24
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	68db      	ldr	r3, [r3, #12]
 8005d4c:	68db      	ldr	r3, [r3, #12]
 8005d4e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d10b      	bne.n	8005d6e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d5a:	f383 8811 	msr	BASEPRI, r3
 8005d5e:	f3bf 8f6f 	isb	sy
 8005d62:	f3bf 8f4f 	dsb	sy
 8005d66:	60fb      	str	r3, [r7, #12]
}
 8005d68:	bf00      	nop
 8005d6a:	bf00      	nop
 8005d6c:	e7fd      	b.n	8005d6a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	3318      	adds	r3, #24
 8005d72:	4618      	mov	r0, r3
 8005d74:	f7fe fdce 	bl	8004914 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d78:	4b1d      	ldr	r3, [pc, #116]	@ (8005df0 <xTaskRemoveFromEventList+0xb0>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d11d      	bne.n	8005dbc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	3304      	adds	r3, #4
 8005d84:	4618      	mov	r0, r3
 8005d86:	f7fe fdc5 	bl	8004914 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d8e:	4b19      	ldr	r3, [pc, #100]	@ (8005df4 <xTaskRemoveFromEventList+0xb4>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d903      	bls.n	8005d9e <xTaskRemoveFromEventList+0x5e>
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d9a:	4a16      	ldr	r2, [pc, #88]	@ (8005df4 <xTaskRemoveFromEventList+0xb4>)
 8005d9c:	6013      	str	r3, [r2, #0]
 8005d9e:	693b      	ldr	r3, [r7, #16]
 8005da0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005da2:	4613      	mov	r3, r2
 8005da4:	009b      	lsls	r3, r3, #2
 8005da6:	4413      	add	r3, r2
 8005da8:	009b      	lsls	r3, r3, #2
 8005daa:	4a13      	ldr	r2, [pc, #76]	@ (8005df8 <xTaskRemoveFromEventList+0xb8>)
 8005dac:	441a      	add	r2, r3
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	3304      	adds	r3, #4
 8005db2:	4619      	mov	r1, r3
 8005db4:	4610      	mov	r0, r2
 8005db6:	f7fe fd50 	bl	800485a <vListInsertEnd>
 8005dba:	e005      	b.n	8005dc8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	3318      	adds	r3, #24
 8005dc0:	4619      	mov	r1, r3
 8005dc2:	480e      	ldr	r0, [pc, #56]	@ (8005dfc <xTaskRemoveFromEventList+0xbc>)
 8005dc4:	f7fe fd49 	bl	800485a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8005e00 <xTaskRemoveFromEventList+0xc0>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d905      	bls.n	8005de2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005dda:	4b0a      	ldr	r3, [pc, #40]	@ (8005e04 <xTaskRemoveFromEventList+0xc4>)
 8005ddc:	2201      	movs	r2, #1
 8005dde:	601a      	str	r2, [r3, #0]
 8005de0:	e001      	b.n	8005de6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005de2:	2300      	movs	r3, #0
 8005de4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005de6:	697b      	ldr	r3, [r7, #20]
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	3718      	adds	r7, #24
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}
 8005df0:	200013ec 	.word	0x200013ec
 8005df4:	200013cc 	.word	0x200013cc
 8005df8:	20000ef4 	.word	0x20000ef4
 8005dfc:	20001384 	.word	0x20001384
 8005e00:	20000ef0 	.word	0x20000ef0
 8005e04:	200013d8 	.word	0x200013d8

08005e08 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b083      	sub	sp, #12
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005e10:	4b06      	ldr	r3, [pc, #24]	@ (8005e2c <vTaskInternalSetTimeOutState+0x24>)
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005e18:	4b05      	ldr	r3, [pc, #20]	@ (8005e30 <vTaskInternalSetTimeOutState+0x28>)
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	605a      	str	r2, [r3, #4]
}
 8005e20:	bf00      	nop
 8005e22:	370c      	adds	r7, #12
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr
 8005e2c:	200013dc 	.word	0x200013dc
 8005e30:	200013c8 	.word	0x200013c8

08005e34 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b088      	sub	sp, #32
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
 8005e3c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d10b      	bne.n	8005e5c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e48:	f383 8811 	msr	BASEPRI, r3
 8005e4c:	f3bf 8f6f 	isb	sy
 8005e50:	f3bf 8f4f 	dsb	sy
 8005e54:	613b      	str	r3, [r7, #16]
}
 8005e56:	bf00      	nop
 8005e58:	bf00      	nop
 8005e5a:	e7fd      	b.n	8005e58 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d10b      	bne.n	8005e7a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e66:	f383 8811 	msr	BASEPRI, r3
 8005e6a:	f3bf 8f6f 	isb	sy
 8005e6e:	f3bf 8f4f 	dsb	sy
 8005e72:	60fb      	str	r3, [r7, #12]
}
 8005e74:	bf00      	nop
 8005e76:	bf00      	nop
 8005e78:	e7fd      	b.n	8005e76 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005e7a:	f000 fe8d 	bl	8006b98 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005e7e:	4b1d      	ldr	r3, [pc, #116]	@ (8005ef4 <xTaskCheckForTimeOut+0xc0>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	69ba      	ldr	r2, [r7, #24]
 8005e8a:	1ad3      	subs	r3, r2, r3
 8005e8c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e96:	d102      	bne.n	8005e9e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	61fb      	str	r3, [r7, #28]
 8005e9c:	e023      	b.n	8005ee6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	4b15      	ldr	r3, [pc, #84]	@ (8005ef8 <xTaskCheckForTimeOut+0xc4>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	d007      	beq.n	8005eba <xTaskCheckForTimeOut+0x86>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	685b      	ldr	r3, [r3, #4]
 8005eae:	69ba      	ldr	r2, [r7, #24]
 8005eb0:	429a      	cmp	r2, r3
 8005eb2:	d302      	bcc.n	8005eba <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	61fb      	str	r3, [r7, #28]
 8005eb8:	e015      	b.n	8005ee6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	697a      	ldr	r2, [r7, #20]
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d20b      	bcs.n	8005edc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	697b      	ldr	r3, [r7, #20]
 8005eca:	1ad2      	subs	r2, r2, r3
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005ed0:	6878      	ldr	r0, [r7, #4]
 8005ed2:	f7ff ff99 	bl	8005e08 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	61fb      	str	r3, [r7, #28]
 8005eda:	e004      	b.n	8005ee6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005ee6:	f000 fe89 	bl	8006bfc <vPortExitCritical>

	return xReturn;
 8005eea:	69fb      	ldr	r3, [r7, #28]
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	3720      	adds	r7, #32
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bd80      	pop	{r7, pc}
 8005ef4:	200013c8 	.word	0x200013c8
 8005ef8:	200013dc 	.word	0x200013dc

08005efc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005efc:	b480      	push	{r7}
 8005efe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005f00:	4b03      	ldr	r3, [pc, #12]	@ (8005f10 <vTaskMissedYield+0x14>)
 8005f02:	2201      	movs	r2, #1
 8005f04:	601a      	str	r2, [r3, #0]
}
 8005f06:	bf00      	nop
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr
 8005f10:	200013d8 	.word	0x200013d8

08005f14 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b082      	sub	sp, #8
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005f1c:	f000 f852 	bl	8005fc4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005f20:	4b06      	ldr	r3, [pc, #24]	@ (8005f3c <prvIdleTask+0x28>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d9f9      	bls.n	8005f1c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005f28:	4b05      	ldr	r3, [pc, #20]	@ (8005f40 <prvIdleTask+0x2c>)
 8005f2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f2e:	601a      	str	r2, [r3, #0]
 8005f30:	f3bf 8f4f 	dsb	sy
 8005f34:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005f38:	e7f0      	b.n	8005f1c <prvIdleTask+0x8>
 8005f3a:	bf00      	nop
 8005f3c:	20000ef4 	.word	0x20000ef4
 8005f40:	e000ed04 	.word	0xe000ed04

08005f44 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b082      	sub	sp, #8
 8005f48:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	607b      	str	r3, [r7, #4]
 8005f4e:	e00c      	b.n	8005f6a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005f50:	687a      	ldr	r2, [r7, #4]
 8005f52:	4613      	mov	r3, r2
 8005f54:	009b      	lsls	r3, r3, #2
 8005f56:	4413      	add	r3, r2
 8005f58:	009b      	lsls	r3, r3, #2
 8005f5a:	4a12      	ldr	r2, [pc, #72]	@ (8005fa4 <prvInitialiseTaskLists+0x60>)
 8005f5c:	4413      	add	r3, r2
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f7fe fc4e 	bl	8004800 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	3301      	adds	r3, #1
 8005f68:	607b      	str	r3, [r7, #4]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2b37      	cmp	r3, #55	@ 0x37
 8005f6e:	d9ef      	bls.n	8005f50 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005f70:	480d      	ldr	r0, [pc, #52]	@ (8005fa8 <prvInitialiseTaskLists+0x64>)
 8005f72:	f7fe fc45 	bl	8004800 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005f76:	480d      	ldr	r0, [pc, #52]	@ (8005fac <prvInitialiseTaskLists+0x68>)
 8005f78:	f7fe fc42 	bl	8004800 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005f7c:	480c      	ldr	r0, [pc, #48]	@ (8005fb0 <prvInitialiseTaskLists+0x6c>)
 8005f7e:	f7fe fc3f 	bl	8004800 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005f82:	480c      	ldr	r0, [pc, #48]	@ (8005fb4 <prvInitialiseTaskLists+0x70>)
 8005f84:	f7fe fc3c 	bl	8004800 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005f88:	480b      	ldr	r0, [pc, #44]	@ (8005fb8 <prvInitialiseTaskLists+0x74>)
 8005f8a:	f7fe fc39 	bl	8004800 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8005fbc <prvInitialiseTaskLists+0x78>)
 8005f90:	4a05      	ldr	r2, [pc, #20]	@ (8005fa8 <prvInitialiseTaskLists+0x64>)
 8005f92:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005f94:	4b0a      	ldr	r3, [pc, #40]	@ (8005fc0 <prvInitialiseTaskLists+0x7c>)
 8005f96:	4a05      	ldr	r2, [pc, #20]	@ (8005fac <prvInitialiseTaskLists+0x68>)
 8005f98:	601a      	str	r2, [r3, #0]
}
 8005f9a:	bf00      	nop
 8005f9c:	3708      	adds	r7, #8
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	20000ef4 	.word	0x20000ef4
 8005fa8:	20001354 	.word	0x20001354
 8005fac:	20001368 	.word	0x20001368
 8005fb0:	20001384 	.word	0x20001384
 8005fb4:	20001398 	.word	0x20001398
 8005fb8:	200013b0 	.word	0x200013b0
 8005fbc:	2000137c 	.word	0x2000137c
 8005fc0:	20001380 	.word	0x20001380

08005fc4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b082      	sub	sp, #8
 8005fc8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005fca:	e019      	b.n	8006000 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005fcc:	f000 fde4 	bl	8006b98 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fd0:	4b10      	ldr	r3, [pc, #64]	@ (8006014 <prvCheckTasksWaitingTermination+0x50>)
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	68db      	ldr	r3, [r3, #12]
 8005fd6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	3304      	adds	r3, #4
 8005fdc:	4618      	mov	r0, r3
 8005fde:	f7fe fc99 	bl	8004914 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005fe2:	4b0d      	ldr	r3, [pc, #52]	@ (8006018 <prvCheckTasksWaitingTermination+0x54>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	3b01      	subs	r3, #1
 8005fe8:	4a0b      	ldr	r2, [pc, #44]	@ (8006018 <prvCheckTasksWaitingTermination+0x54>)
 8005fea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005fec:	4b0b      	ldr	r3, [pc, #44]	@ (800601c <prvCheckTasksWaitingTermination+0x58>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	3b01      	subs	r3, #1
 8005ff2:	4a0a      	ldr	r2, [pc, #40]	@ (800601c <prvCheckTasksWaitingTermination+0x58>)
 8005ff4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005ff6:	f000 fe01 	bl	8006bfc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f000 f810 	bl	8006020 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006000:	4b06      	ldr	r3, [pc, #24]	@ (800601c <prvCheckTasksWaitingTermination+0x58>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d1e1      	bne.n	8005fcc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006008:	bf00      	nop
 800600a:	bf00      	nop
 800600c:	3708      	adds	r7, #8
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}
 8006012:	bf00      	nop
 8006014:	20001398 	.word	0x20001398
 8006018:	200013c4 	.word	0x200013c4
 800601c:	200013ac 	.word	0x200013ac

08006020 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006020:	b580      	push	{r7, lr}
 8006022:	b084      	sub	sp, #16
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800602e:	2b00      	cmp	r3, #0
 8006030:	d108      	bne.n	8006044 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006036:	4618      	mov	r0, r3
 8006038:	f000 ff9e 	bl	8006f78 <vPortFree>
				vPortFree( pxTCB );
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	f000 ff9b 	bl	8006f78 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006042:	e019      	b.n	8006078 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800604a:	2b01      	cmp	r3, #1
 800604c:	d103      	bne.n	8006056 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f000 ff92 	bl	8006f78 <vPortFree>
	}
 8006054:	e010      	b.n	8006078 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800605c:	2b02      	cmp	r3, #2
 800605e:	d00b      	beq.n	8006078 <prvDeleteTCB+0x58>
	__asm volatile
 8006060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006064:	f383 8811 	msr	BASEPRI, r3
 8006068:	f3bf 8f6f 	isb	sy
 800606c:	f3bf 8f4f 	dsb	sy
 8006070:	60fb      	str	r3, [r7, #12]
}
 8006072:	bf00      	nop
 8006074:	bf00      	nop
 8006076:	e7fd      	b.n	8006074 <prvDeleteTCB+0x54>
	}
 8006078:	bf00      	nop
 800607a:	3710      	adds	r7, #16
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}

08006080 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006080:	b480      	push	{r7}
 8006082:	b083      	sub	sp, #12
 8006084:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006086:	4b0c      	ldr	r3, [pc, #48]	@ (80060b8 <prvResetNextTaskUnblockTime+0x38>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d104      	bne.n	800609a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006090:	4b0a      	ldr	r3, [pc, #40]	@ (80060bc <prvResetNextTaskUnblockTime+0x3c>)
 8006092:	f04f 32ff 	mov.w	r2, #4294967295
 8006096:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006098:	e008      	b.n	80060ac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800609a:	4b07      	ldr	r3, [pc, #28]	@ (80060b8 <prvResetNextTaskUnblockTime+0x38>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	68db      	ldr	r3, [r3, #12]
 80060a2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	4a04      	ldr	r2, [pc, #16]	@ (80060bc <prvResetNextTaskUnblockTime+0x3c>)
 80060aa:	6013      	str	r3, [r2, #0]
}
 80060ac:	bf00      	nop
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr
 80060b8:	2000137c 	.word	0x2000137c
 80060bc:	200013e4 	.word	0x200013e4

080060c0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80060c0:	b480      	push	{r7}
 80060c2:	b083      	sub	sp, #12
 80060c4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80060c6:	4b0b      	ldr	r3, [pc, #44]	@ (80060f4 <xTaskGetSchedulerState+0x34>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d102      	bne.n	80060d4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80060ce:	2301      	movs	r3, #1
 80060d0:	607b      	str	r3, [r7, #4]
 80060d2:	e008      	b.n	80060e6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80060d4:	4b08      	ldr	r3, [pc, #32]	@ (80060f8 <xTaskGetSchedulerState+0x38>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d102      	bne.n	80060e2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80060dc:	2302      	movs	r3, #2
 80060de:	607b      	str	r3, [r7, #4]
 80060e0:	e001      	b.n	80060e6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80060e2:	2300      	movs	r3, #0
 80060e4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80060e6:	687b      	ldr	r3, [r7, #4]
	}
 80060e8:	4618      	mov	r0, r3
 80060ea:	370c      	adds	r7, #12
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr
 80060f4:	200013d0 	.word	0x200013d0
 80060f8:	200013ec 	.word	0x200013ec

080060fc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b086      	sub	sp, #24
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006108:	2300      	movs	r3, #0
 800610a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d058      	beq.n	80061c4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006112:	4b2f      	ldr	r3, [pc, #188]	@ (80061d0 <xTaskPriorityDisinherit+0xd4>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	693a      	ldr	r2, [r7, #16]
 8006118:	429a      	cmp	r2, r3
 800611a:	d00b      	beq.n	8006134 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800611c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006120:	f383 8811 	msr	BASEPRI, r3
 8006124:	f3bf 8f6f 	isb	sy
 8006128:	f3bf 8f4f 	dsb	sy
 800612c:	60fb      	str	r3, [r7, #12]
}
 800612e:	bf00      	nop
 8006130:	bf00      	nop
 8006132:	e7fd      	b.n	8006130 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006138:	2b00      	cmp	r3, #0
 800613a:	d10b      	bne.n	8006154 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800613c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006140:	f383 8811 	msr	BASEPRI, r3
 8006144:	f3bf 8f6f 	isb	sy
 8006148:	f3bf 8f4f 	dsb	sy
 800614c:	60bb      	str	r3, [r7, #8]
}
 800614e:	bf00      	nop
 8006150:	bf00      	nop
 8006152:	e7fd      	b.n	8006150 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006158:	1e5a      	subs	r2, r3, #1
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006162:	693b      	ldr	r3, [r7, #16]
 8006164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006166:	429a      	cmp	r2, r3
 8006168:	d02c      	beq.n	80061c4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800616e:	2b00      	cmp	r3, #0
 8006170:	d128      	bne.n	80061c4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	3304      	adds	r3, #4
 8006176:	4618      	mov	r0, r3
 8006178:	f7fe fbcc 	bl	8004914 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800617c:	693b      	ldr	r3, [r7, #16]
 800617e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006188:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800618c:	693b      	ldr	r3, [r7, #16]
 800618e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006190:	693b      	ldr	r3, [r7, #16]
 8006192:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006194:	4b0f      	ldr	r3, [pc, #60]	@ (80061d4 <xTaskPriorityDisinherit+0xd8>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	429a      	cmp	r2, r3
 800619a:	d903      	bls.n	80061a4 <xTaskPriorityDisinherit+0xa8>
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a0:	4a0c      	ldr	r2, [pc, #48]	@ (80061d4 <xTaskPriorityDisinherit+0xd8>)
 80061a2:	6013      	str	r3, [r2, #0]
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061a8:	4613      	mov	r3, r2
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	4413      	add	r3, r2
 80061ae:	009b      	lsls	r3, r3, #2
 80061b0:	4a09      	ldr	r2, [pc, #36]	@ (80061d8 <xTaskPriorityDisinherit+0xdc>)
 80061b2:	441a      	add	r2, r3
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	3304      	adds	r3, #4
 80061b8:	4619      	mov	r1, r3
 80061ba:	4610      	mov	r0, r2
 80061bc:	f7fe fb4d 	bl	800485a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80061c0:	2301      	movs	r3, #1
 80061c2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80061c4:	697b      	ldr	r3, [r7, #20]
	}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3718      	adds	r7, #24
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	bf00      	nop
 80061d0:	20000ef0 	.word	0x20000ef0
 80061d4:	200013cc 	.word	0x200013cc
 80061d8:	20000ef4 	.word	0x20000ef4

080061dc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b084      	sub	sp, #16
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
 80061e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80061e6:	4b21      	ldr	r3, [pc, #132]	@ (800626c <prvAddCurrentTaskToDelayedList+0x90>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80061ec:	4b20      	ldr	r3, [pc, #128]	@ (8006270 <prvAddCurrentTaskToDelayedList+0x94>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	3304      	adds	r3, #4
 80061f2:	4618      	mov	r0, r3
 80061f4:	f7fe fb8e 	bl	8004914 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061fe:	d10a      	bne.n	8006216 <prvAddCurrentTaskToDelayedList+0x3a>
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d007      	beq.n	8006216 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006206:	4b1a      	ldr	r3, [pc, #104]	@ (8006270 <prvAddCurrentTaskToDelayedList+0x94>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	3304      	adds	r3, #4
 800620c:	4619      	mov	r1, r3
 800620e:	4819      	ldr	r0, [pc, #100]	@ (8006274 <prvAddCurrentTaskToDelayedList+0x98>)
 8006210:	f7fe fb23 	bl	800485a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006214:	e026      	b.n	8006264 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006216:	68fa      	ldr	r2, [r7, #12]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	4413      	add	r3, r2
 800621c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800621e:	4b14      	ldr	r3, [pc, #80]	@ (8006270 <prvAddCurrentTaskToDelayedList+0x94>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68ba      	ldr	r2, [r7, #8]
 8006224:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006226:	68ba      	ldr	r2, [r7, #8]
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	429a      	cmp	r2, r3
 800622c:	d209      	bcs.n	8006242 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800622e:	4b12      	ldr	r3, [pc, #72]	@ (8006278 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006230:	681a      	ldr	r2, [r3, #0]
 8006232:	4b0f      	ldr	r3, [pc, #60]	@ (8006270 <prvAddCurrentTaskToDelayedList+0x94>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	3304      	adds	r3, #4
 8006238:	4619      	mov	r1, r3
 800623a:	4610      	mov	r0, r2
 800623c:	f7fe fb31 	bl	80048a2 <vListInsert>
}
 8006240:	e010      	b.n	8006264 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006242:	4b0e      	ldr	r3, [pc, #56]	@ (800627c <prvAddCurrentTaskToDelayedList+0xa0>)
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	4b0a      	ldr	r3, [pc, #40]	@ (8006270 <prvAddCurrentTaskToDelayedList+0x94>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	3304      	adds	r3, #4
 800624c:	4619      	mov	r1, r3
 800624e:	4610      	mov	r0, r2
 8006250:	f7fe fb27 	bl	80048a2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006254:	4b0a      	ldr	r3, [pc, #40]	@ (8006280 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68ba      	ldr	r2, [r7, #8]
 800625a:	429a      	cmp	r2, r3
 800625c:	d202      	bcs.n	8006264 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800625e:	4a08      	ldr	r2, [pc, #32]	@ (8006280 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	6013      	str	r3, [r2, #0]
}
 8006264:	bf00      	nop
 8006266:	3710      	adds	r7, #16
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}
 800626c:	200013c8 	.word	0x200013c8
 8006270:	20000ef0 	.word	0x20000ef0
 8006274:	200013b0 	.word	0x200013b0
 8006278:	20001380 	.word	0x20001380
 800627c:	2000137c 	.word	0x2000137c
 8006280:	200013e4 	.word	0x200013e4

08006284 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b08a      	sub	sp, #40	@ 0x28
 8006288:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800628a:	2300      	movs	r3, #0
 800628c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800628e:	f000 fb13 	bl	80068b8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006292:	4b1d      	ldr	r3, [pc, #116]	@ (8006308 <xTimerCreateTimerTask+0x84>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d021      	beq.n	80062de <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800629a:	2300      	movs	r3, #0
 800629c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800629e:	2300      	movs	r3, #0
 80062a0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80062a2:	1d3a      	adds	r2, r7, #4
 80062a4:	f107 0108 	add.w	r1, r7, #8
 80062a8:	f107 030c 	add.w	r3, r7, #12
 80062ac:	4618      	mov	r0, r3
 80062ae:	f7fe fa8d 	bl	80047cc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80062b2:	6879      	ldr	r1, [r7, #4]
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	68fa      	ldr	r2, [r7, #12]
 80062b8:	9202      	str	r2, [sp, #8]
 80062ba:	9301      	str	r3, [sp, #4]
 80062bc:	2302      	movs	r3, #2
 80062be:	9300      	str	r3, [sp, #0]
 80062c0:	2300      	movs	r3, #0
 80062c2:	460a      	mov	r2, r1
 80062c4:	4911      	ldr	r1, [pc, #68]	@ (800630c <xTimerCreateTimerTask+0x88>)
 80062c6:	4812      	ldr	r0, [pc, #72]	@ (8006310 <xTimerCreateTimerTask+0x8c>)
 80062c8:	f7ff f906 	bl	80054d8 <xTaskCreateStatic>
 80062cc:	4603      	mov	r3, r0
 80062ce:	4a11      	ldr	r2, [pc, #68]	@ (8006314 <xTimerCreateTimerTask+0x90>)
 80062d0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80062d2:	4b10      	ldr	r3, [pc, #64]	@ (8006314 <xTimerCreateTimerTask+0x90>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d001      	beq.n	80062de <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80062da:	2301      	movs	r3, #1
 80062dc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d10b      	bne.n	80062fc <xTimerCreateTimerTask+0x78>
	__asm volatile
 80062e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062e8:	f383 8811 	msr	BASEPRI, r3
 80062ec:	f3bf 8f6f 	isb	sy
 80062f0:	f3bf 8f4f 	dsb	sy
 80062f4:	613b      	str	r3, [r7, #16]
}
 80062f6:	bf00      	nop
 80062f8:	bf00      	nop
 80062fa:	e7fd      	b.n	80062f8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80062fc:	697b      	ldr	r3, [r7, #20]
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3718      	adds	r7, #24
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
 8006306:	bf00      	nop
 8006308:	20001420 	.word	0x20001420
 800630c:	0800726c 	.word	0x0800726c
 8006310:	08006451 	.word	0x08006451
 8006314:	20001424 	.word	0x20001424

08006318 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b08a      	sub	sp, #40	@ 0x28
 800631c:	af00      	add	r7, sp, #0
 800631e:	60f8      	str	r0, [r7, #12]
 8006320:	60b9      	str	r1, [r7, #8]
 8006322:	607a      	str	r2, [r7, #4]
 8006324:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006326:	2300      	movs	r3, #0
 8006328:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d10b      	bne.n	8006348 <xTimerGenericCommand+0x30>
	__asm volatile
 8006330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006334:	f383 8811 	msr	BASEPRI, r3
 8006338:	f3bf 8f6f 	isb	sy
 800633c:	f3bf 8f4f 	dsb	sy
 8006340:	623b      	str	r3, [r7, #32]
}
 8006342:	bf00      	nop
 8006344:	bf00      	nop
 8006346:	e7fd      	b.n	8006344 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006348:	4b19      	ldr	r3, [pc, #100]	@ (80063b0 <xTimerGenericCommand+0x98>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d02a      	beq.n	80063a6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	2b05      	cmp	r3, #5
 8006360:	dc18      	bgt.n	8006394 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006362:	f7ff fead 	bl	80060c0 <xTaskGetSchedulerState>
 8006366:	4603      	mov	r3, r0
 8006368:	2b02      	cmp	r3, #2
 800636a:	d109      	bne.n	8006380 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800636c:	4b10      	ldr	r3, [pc, #64]	@ (80063b0 <xTimerGenericCommand+0x98>)
 800636e:	6818      	ldr	r0, [r3, #0]
 8006370:	f107 0110 	add.w	r1, r7, #16
 8006374:	2300      	movs	r3, #0
 8006376:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006378:	f7fe fc3c 	bl	8004bf4 <xQueueGenericSend>
 800637c:	6278      	str	r0, [r7, #36]	@ 0x24
 800637e:	e012      	b.n	80063a6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006380:	4b0b      	ldr	r3, [pc, #44]	@ (80063b0 <xTimerGenericCommand+0x98>)
 8006382:	6818      	ldr	r0, [r3, #0]
 8006384:	f107 0110 	add.w	r1, r7, #16
 8006388:	2300      	movs	r3, #0
 800638a:	2200      	movs	r2, #0
 800638c:	f7fe fc32 	bl	8004bf4 <xQueueGenericSend>
 8006390:	6278      	str	r0, [r7, #36]	@ 0x24
 8006392:	e008      	b.n	80063a6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006394:	4b06      	ldr	r3, [pc, #24]	@ (80063b0 <xTimerGenericCommand+0x98>)
 8006396:	6818      	ldr	r0, [r3, #0]
 8006398:	f107 0110 	add.w	r1, r7, #16
 800639c:	2300      	movs	r3, #0
 800639e:	683a      	ldr	r2, [r7, #0]
 80063a0:	f7fe fd2a 	bl	8004df8 <xQueueGenericSendFromISR>
 80063a4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80063a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	3728      	adds	r7, #40	@ 0x28
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}
 80063b0:	20001420 	.word	0x20001420

080063b4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b088      	sub	sp, #32
 80063b8:	af02      	add	r7, sp, #8
 80063ba:	6078      	str	r0, [r7, #4]
 80063bc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063be:	4b23      	ldr	r3, [pc, #140]	@ (800644c <prvProcessExpiredTimer+0x98>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	68db      	ldr	r3, [r3, #12]
 80063c4:	68db      	ldr	r3, [r3, #12]
 80063c6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80063c8:	697b      	ldr	r3, [r7, #20]
 80063ca:	3304      	adds	r3, #4
 80063cc:	4618      	mov	r0, r3
 80063ce:	f7fe faa1 	bl	8004914 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80063d8:	f003 0304 	and.w	r3, r3, #4
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d023      	beq.n	8006428 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80063e0:	697b      	ldr	r3, [r7, #20]
 80063e2:	699a      	ldr	r2, [r3, #24]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	18d1      	adds	r1, r2, r3
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	683a      	ldr	r2, [r7, #0]
 80063ec:	6978      	ldr	r0, [r7, #20]
 80063ee:	f000 f8d5 	bl	800659c <prvInsertTimerInActiveList>
 80063f2:	4603      	mov	r3, r0
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d020      	beq.n	800643a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80063f8:	2300      	movs	r3, #0
 80063fa:	9300      	str	r3, [sp, #0]
 80063fc:	2300      	movs	r3, #0
 80063fe:	687a      	ldr	r2, [r7, #4]
 8006400:	2100      	movs	r1, #0
 8006402:	6978      	ldr	r0, [r7, #20]
 8006404:	f7ff ff88 	bl	8006318 <xTimerGenericCommand>
 8006408:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d114      	bne.n	800643a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006414:	f383 8811 	msr	BASEPRI, r3
 8006418:	f3bf 8f6f 	isb	sy
 800641c:	f3bf 8f4f 	dsb	sy
 8006420:	60fb      	str	r3, [r7, #12]
}
 8006422:	bf00      	nop
 8006424:	bf00      	nop
 8006426:	e7fd      	b.n	8006424 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800642e:	f023 0301 	bic.w	r3, r3, #1
 8006432:	b2da      	uxtb	r2, r3
 8006434:	697b      	ldr	r3, [r7, #20]
 8006436:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	6a1b      	ldr	r3, [r3, #32]
 800643e:	6978      	ldr	r0, [r7, #20]
 8006440:	4798      	blx	r3
}
 8006442:	bf00      	nop
 8006444:	3718      	adds	r7, #24
 8006446:	46bd      	mov	sp, r7
 8006448:	bd80      	pop	{r7, pc}
 800644a:	bf00      	nop
 800644c:	20001418 	.word	0x20001418

08006450 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b084      	sub	sp, #16
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006458:	f107 0308 	add.w	r3, r7, #8
 800645c:	4618      	mov	r0, r3
 800645e:	f000 f859 	bl	8006514 <prvGetNextExpireTime>
 8006462:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	4619      	mov	r1, r3
 8006468:	68f8      	ldr	r0, [r7, #12]
 800646a:	f000 f805 	bl	8006478 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800646e:	f000 f8d7 	bl	8006620 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006472:	bf00      	nop
 8006474:	e7f0      	b.n	8006458 <prvTimerTask+0x8>
	...

08006478 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b084      	sub	sp, #16
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
 8006480:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006482:	f7ff fa37 	bl	80058f4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006486:	f107 0308 	add.w	r3, r7, #8
 800648a:	4618      	mov	r0, r3
 800648c:	f000 f866 	bl	800655c <prvSampleTimeNow>
 8006490:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d130      	bne.n	80064fa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d10a      	bne.n	80064b4 <prvProcessTimerOrBlockTask+0x3c>
 800649e:	687a      	ldr	r2, [r7, #4]
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	429a      	cmp	r2, r3
 80064a4:	d806      	bhi.n	80064b4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80064a6:	f7ff fa33 	bl	8005910 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80064aa:	68f9      	ldr	r1, [r7, #12]
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	f7ff ff81 	bl	80063b4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80064b2:	e024      	b.n	80064fe <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d008      	beq.n	80064cc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80064ba:	4b13      	ldr	r3, [pc, #76]	@ (8006508 <prvProcessTimerOrBlockTask+0x90>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d101      	bne.n	80064c8 <prvProcessTimerOrBlockTask+0x50>
 80064c4:	2301      	movs	r3, #1
 80064c6:	e000      	b.n	80064ca <prvProcessTimerOrBlockTask+0x52>
 80064c8:	2300      	movs	r3, #0
 80064ca:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80064cc:	4b0f      	ldr	r3, [pc, #60]	@ (800650c <prvProcessTimerOrBlockTask+0x94>)
 80064ce:	6818      	ldr	r0, [r3, #0]
 80064d0:	687a      	ldr	r2, [r7, #4]
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	1ad3      	subs	r3, r2, r3
 80064d6:	683a      	ldr	r2, [r7, #0]
 80064d8:	4619      	mov	r1, r3
 80064da:	f7fe ffc9 	bl	8005470 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80064de:	f7ff fa17 	bl	8005910 <xTaskResumeAll>
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d10a      	bne.n	80064fe <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80064e8:	4b09      	ldr	r3, [pc, #36]	@ (8006510 <prvProcessTimerOrBlockTask+0x98>)
 80064ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064ee:	601a      	str	r2, [r3, #0]
 80064f0:	f3bf 8f4f 	dsb	sy
 80064f4:	f3bf 8f6f 	isb	sy
}
 80064f8:	e001      	b.n	80064fe <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80064fa:	f7ff fa09 	bl	8005910 <xTaskResumeAll>
}
 80064fe:	bf00      	nop
 8006500:	3710      	adds	r7, #16
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}
 8006506:	bf00      	nop
 8006508:	2000141c 	.word	0x2000141c
 800650c:	20001420 	.word	0x20001420
 8006510:	e000ed04 	.word	0xe000ed04

08006514 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006514:	b480      	push	{r7}
 8006516:	b085      	sub	sp, #20
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800651c:	4b0e      	ldr	r3, [pc, #56]	@ (8006558 <prvGetNextExpireTime+0x44>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d101      	bne.n	800652a <prvGetNextExpireTime+0x16>
 8006526:	2201      	movs	r2, #1
 8006528:	e000      	b.n	800652c <prvGetNextExpireTime+0x18>
 800652a:	2200      	movs	r2, #0
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d105      	bne.n	8006544 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006538:	4b07      	ldr	r3, [pc, #28]	@ (8006558 <prvGetNextExpireTime+0x44>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	68db      	ldr	r3, [r3, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	60fb      	str	r3, [r7, #12]
 8006542:	e001      	b.n	8006548 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006544:	2300      	movs	r3, #0
 8006546:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006548:	68fb      	ldr	r3, [r7, #12]
}
 800654a:	4618      	mov	r0, r3
 800654c:	3714      	adds	r7, #20
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr
 8006556:	bf00      	nop
 8006558:	20001418 	.word	0x20001418

0800655c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b084      	sub	sp, #16
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006564:	f7ff fa72 	bl	8005a4c <xTaskGetTickCount>
 8006568:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800656a:	4b0b      	ldr	r3, [pc, #44]	@ (8006598 <prvSampleTimeNow+0x3c>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	68fa      	ldr	r2, [r7, #12]
 8006570:	429a      	cmp	r2, r3
 8006572:	d205      	bcs.n	8006580 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006574:	f000 f93a 	bl	80067ec <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2201      	movs	r2, #1
 800657c:	601a      	str	r2, [r3, #0]
 800657e:	e002      	b.n	8006586 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2200      	movs	r2, #0
 8006584:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006586:	4a04      	ldr	r2, [pc, #16]	@ (8006598 <prvSampleTimeNow+0x3c>)
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800658c:	68fb      	ldr	r3, [r7, #12]
}
 800658e:	4618      	mov	r0, r3
 8006590:	3710      	adds	r7, #16
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}
 8006596:	bf00      	nop
 8006598:	20001428 	.word	0x20001428

0800659c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b086      	sub	sp, #24
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	60f8      	str	r0, [r7, #12]
 80065a4:	60b9      	str	r1, [r7, #8]
 80065a6:	607a      	str	r2, [r7, #4]
 80065a8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80065aa:	2300      	movs	r3, #0
 80065ac:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	68ba      	ldr	r2, [r7, #8]
 80065b2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	68fa      	ldr	r2, [r7, #12]
 80065b8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80065ba:	68ba      	ldr	r2, [r7, #8]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	429a      	cmp	r2, r3
 80065c0:	d812      	bhi.n	80065e8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065c2:	687a      	ldr	r2, [r7, #4]
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	1ad2      	subs	r2, r2, r3
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	699b      	ldr	r3, [r3, #24]
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d302      	bcc.n	80065d6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80065d0:	2301      	movs	r3, #1
 80065d2:	617b      	str	r3, [r7, #20]
 80065d4:	e01b      	b.n	800660e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80065d6:	4b10      	ldr	r3, [pc, #64]	@ (8006618 <prvInsertTimerInActiveList+0x7c>)
 80065d8:	681a      	ldr	r2, [r3, #0]
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	3304      	adds	r3, #4
 80065de:	4619      	mov	r1, r3
 80065e0:	4610      	mov	r0, r2
 80065e2:	f7fe f95e 	bl	80048a2 <vListInsert>
 80065e6:	e012      	b.n	800660e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80065e8:	687a      	ldr	r2, [r7, #4]
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d206      	bcs.n	80065fe <prvInsertTimerInActiveList+0x62>
 80065f0:	68ba      	ldr	r2, [r7, #8]
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	429a      	cmp	r2, r3
 80065f6:	d302      	bcc.n	80065fe <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80065f8:	2301      	movs	r3, #1
 80065fa:	617b      	str	r3, [r7, #20]
 80065fc:	e007      	b.n	800660e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80065fe:	4b07      	ldr	r3, [pc, #28]	@ (800661c <prvInsertTimerInActiveList+0x80>)
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	3304      	adds	r3, #4
 8006606:	4619      	mov	r1, r3
 8006608:	4610      	mov	r0, r2
 800660a:	f7fe f94a 	bl	80048a2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800660e:	697b      	ldr	r3, [r7, #20]
}
 8006610:	4618      	mov	r0, r3
 8006612:	3718      	adds	r7, #24
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}
 8006618:	2000141c 	.word	0x2000141c
 800661c:	20001418 	.word	0x20001418

08006620 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b08e      	sub	sp, #56	@ 0x38
 8006624:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006626:	e0ce      	b.n	80067c6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2b00      	cmp	r3, #0
 800662c:	da19      	bge.n	8006662 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800662e:	1d3b      	adds	r3, r7, #4
 8006630:	3304      	adds	r3, #4
 8006632:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006636:	2b00      	cmp	r3, #0
 8006638:	d10b      	bne.n	8006652 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800663a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800663e:	f383 8811 	msr	BASEPRI, r3
 8006642:	f3bf 8f6f 	isb	sy
 8006646:	f3bf 8f4f 	dsb	sy
 800664a:	61fb      	str	r3, [r7, #28]
}
 800664c:	bf00      	nop
 800664e:	bf00      	nop
 8006650:	e7fd      	b.n	800664e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006658:	6850      	ldr	r0, [r2, #4]
 800665a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800665c:	6892      	ldr	r2, [r2, #8]
 800665e:	4611      	mov	r1, r2
 8006660:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2b00      	cmp	r3, #0
 8006666:	f2c0 80ae 	blt.w	80067c6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800666e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006670:	695b      	ldr	r3, [r3, #20]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d004      	beq.n	8006680 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006678:	3304      	adds	r3, #4
 800667a:	4618      	mov	r0, r3
 800667c:	f7fe f94a 	bl	8004914 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006680:	463b      	mov	r3, r7
 8006682:	4618      	mov	r0, r3
 8006684:	f7ff ff6a 	bl	800655c <prvSampleTimeNow>
 8006688:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2b09      	cmp	r3, #9
 800668e:	f200 8097 	bhi.w	80067c0 <prvProcessReceivedCommands+0x1a0>
 8006692:	a201      	add	r2, pc, #4	@ (adr r2, 8006698 <prvProcessReceivedCommands+0x78>)
 8006694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006698:	080066c1 	.word	0x080066c1
 800669c:	080066c1 	.word	0x080066c1
 80066a0:	080066c1 	.word	0x080066c1
 80066a4:	08006737 	.word	0x08006737
 80066a8:	0800674b 	.word	0x0800674b
 80066ac:	08006797 	.word	0x08006797
 80066b0:	080066c1 	.word	0x080066c1
 80066b4:	080066c1 	.word	0x080066c1
 80066b8:	08006737 	.word	0x08006737
 80066bc:	0800674b 	.word	0x0800674b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80066c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066c2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80066c6:	f043 0301 	orr.w	r3, r3, #1
 80066ca:	b2da      	uxtb	r2, r3
 80066cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80066d2:	68ba      	ldr	r2, [r7, #8]
 80066d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066d6:	699b      	ldr	r3, [r3, #24]
 80066d8:	18d1      	adds	r1, r2, r3
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80066e0:	f7ff ff5c 	bl	800659c <prvInsertTimerInActiveList>
 80066e4:	4603      	mov	r3, r0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d06c      	beq.n	80067c4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80066ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ec:	6a1b      	ldr	r3, [r3, #32]
 80066ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80066f0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80066f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80066f8:	f003 0304 	and.w	r3, r3, #4
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d061      	beq.n	80067c4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006700:	68ba      	ldr	r2, [r7, #8]
 8006702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006704:	699b      	ldr	r3, [r3, #24]
 8006706:	441a      	add	r2, r3
 8006708:	2300      	movs	r3, #0
 800670a:	9300      	str	r3, [sp, #0]
 800670c:	2300      	movs	r3, #0
 800670e:	2100      	movs	r1, #0
 8006710:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006712:	f7ff fe01 	bl	8006318 <xTimerGenericCommand>
 8006716:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006718:	6a3b      	ldr	r3, [r7, #32]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d152      	bne.n	80067c4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800671e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006722:	f383 8811 	msr	BASEPRI, r3
 8006726:	f3bf 8f6f 	isb	sy
 800672a:	f3bf 8f4f 	dsb	sy
 800672e:	61bb      	str	r3, [r7, #24]
}
 8006730:	bf00      	nop
 8006732:	bf00      	nop
 8006734:	e7fd      	b.n	8006732 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006738:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800673c:	f023 0301 	bic.w	r3, r3, #1
 8006740:	b2da      	uxtb	r2, r3
 8006742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006744:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006748:	e03d      	b.n	80067c6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800674a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800674c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006750:	f043 0301 	orr.w	r3, r3, #1
 8006754:	b2da      	uxtb	r2, r3
 8006756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006758:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800675c:	68ba      	ldr	r2, [r7, #8]
 800675e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006760:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006764:	699b      	ldr	r3, [r3, #24]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d10b      	bne.n	8006782 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800676a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800676e:	f383 8811 	msr	BASEPRI, r3
 8006772:	f3bf 8f6f 	isb	sy
 8006776:	f3bf 8f4f 	dsb	sy
 800677a:	617b      	str	r3, [r7, #20]
}
 800677c:	bf00      	nop
 800677e:	bf00      	nop
 8006780:	e7fd      	b.n	800677e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006784:	699a      	ldr	r2, [r3, #24]
 8006786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006788:	18d1      	adds	r1, r2, r3
 800678a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800678c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800678e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006790:	f7ff ff04 	bl	800659c <prvInsertTimerInActiveList>
					break;
 8006794:	e017      	b.n	80067c6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006798:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800679c:	f003 0302 	and.w	r3, r3, #2
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d103      	bne.n	80067ac <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80067a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80067a6:	f000 fbe7 	bl	8006f78 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80067aa:	e00c      	b.n	80067c6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80067ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80067b2:	f023 0301 	bic.w	r3, r3, #1
 80067b6:	b2da      	uxtb	r2, r3
 80067b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80067be:	e002      	b.n	80067c6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80067c0:	bf00      	nop
 80067c2:	e000      	b.n	80067c6 <prvProcessReceivedCommands+0x1a6>
					break;
 80067c4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80067c6:	4b08      	ldr	r3, [pc, #32]	@ (80067e8 <prvProcessReceivedCommands+0x1c8>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	1d39      	adds	r1, r7, #4
 80067cc:	2200      	movs	r2, #0
 80067ce:	4618      	mov	r0, r3
 80067d0:	f7fe fbb0 	bl	8004f34 <xQueueReceive>
 80067d4:	4603      	mov	r3, r0
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	f47f af26 	bne.w	8006628 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80067dc:	bf00      	nop
 80067de:	bf00      	nop
 80067e0:	3730      	adds	r7, #48	@ 0x30
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd80      	pop	{r7, pc}
 80067e6:	bf00      	nop
 80067e8:	20001420 	.word	0x20001420

080067ec <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b088      	sub	sp, #32
 80067f0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80067f2:	e049      	b.n	8006888 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80067f4:	4b2e      	ldr	r3, [pc, #184]	@ (80068b0 <prvSwitchTimerLists+0xc4>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	68db      	ldr	r3, [r3, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067fe:	4b2c      	ldr	r3, [pc, #176]	@ (80068b0 <prvSwitchTimerLists+0xc4>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	68db      	ldr	r3, [r3, #12]
 8006804:	68db      	ldr	r3, [r3, #12]
 8006806:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	3304      	adds	r3, #4
 800680c:	4618      	mov	r0, r3
 800680e:	f7fe f881 	bl	8004914 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	6a1b      	ldr	r3, [r3, #32]
 8006816:	68f8      	ldr	r0, [r7, #12]
 8006818:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006820:	f003 0304 	and.w	r3, r3, #4
 8006824:	2b00      	cmp	r3, #0
 8006826:	d02f      	beq.n	8006888 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	699b      	ldr	r3, [r3, #24]
 800682c:	693a      	ldr	r2, [r7, #16]
 800682e:	4413      	add	r3, r2
 8006830:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006832:	68ba      	ldr	r2, [r7, #8]
 8006834:	693b      	ldr	r3, [r7, #16]
 8006836:	429a      	cmp	r2, r3
 8006838:	d90e      	bls.n	8006858 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	68ba      	ldr	r2, [r7, #8]
 800683e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	68fa      	ldr	r2, [r7, #12]
 8006844:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006846:	4b1a      	ldr	r3, [pc, #104]	@ (80068b0 <prvSwitchTimerLists+0xc4>)
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	3304      	adds	r3, #4
 800684e:	4619      	mov	r1, r3
 8006850:	4610      	mov	r0, r2
 8006852:	f7fe f826 	bl	80048a2 <vListInsert>
 8006856:	e017      	b.n	8006888 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006858:	2300      	movs	r3, #0
 800685a:	9300      	str	r3, [sp, #0]
 800685c:	2300      	movs	r3, #0
 800685e:	693a      	ldr	r2, [r7, #16]
 8006860:	2100      	movs	r1, #0
 8006862:	68f8      	ldr	r0, [r7, #12]
 8006864:	f7ff fd58 	bl	8006318 <xTimerGenericCommand>
 8006868:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d10b      	bne.n	8006888 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006874:	f383 8811 	msr	BASEPRI, r3
 8006878:	f3bf 8f6f 	isb	sy
 800687c:	f3bf 8f4f 	dsb	sy
 8006880:	603b      	str	r3, [r7, #0]
}
 8006882:	bf00      	nop
 8006884:	bf00      	nop
 8006886:	e7fd      	b.n	8006884 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006888:	4b09      	ldr	r3, [pc, #36]	@ (80068b0 <prvSwitchTimerLists+0xc4>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d1b0      	bne.n	80067f4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006892:	4b07      	ldr	r3, [pc, #28]	@ (80068b0 <prvSwitchTimerLists+0xc4>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006898:	4b06      	ldr	r3, [pc, #24]	@ (80068b4 <prvSwitchTimerLists+0xc8>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a04      	ldr	r2, [pc, #16]	@ (80068b0 <prvSwitchTimerLists+0xc4>)
 800689e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80068a0:	4a04      	ldr	r2, [pc, #16]	@ (80068b4 <prvSwitchTimerLists+0xc8>)
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	6013      	str	r3, [r2, #0]
}
 80068a6:	bf00      	nop
 80068a8:	3718      	adds	r7, #24
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bd80      	pop	{r7, pc}
 80068ae:	bf00      	nop
 80068b0:	20001418 	.word	0x20001418
 80068b4:	2000141c 	.word	0x2000141c

080068b8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b082      	sub	sp, #8
 80068bc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80068be:	f000 f96b 	bl	8006b98 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80068c2:	4b15      	ldr	r3, [pc, #84]	@ (8006918 <prvCheckForValidListAndQueue+0x60>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d120      	bne.n	800690c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80068ca:	4814      	ldr	r0, [pc, #80]	@ (800691c <prvCheckForValidListAndQueue+0x64>)
 80068cc:	f7fd ff98 	bl	8004800 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80068d0:	4813      	ldr	r0, [pc, #76]	@ (8006920 <prvCheckForValidListAndQueue+0x68>)
 80068d2:	f7fd ff95 	bl	8004800 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80068d6:	4b13      	ldr	r3, [pc, #76]	@ (8006924 <prvCheckForValidListAndQueue+0x6c>)
 80068d8:	4a10      	ldr	r2, [pc, #64]	@ (800691c <prvCheckForValidListAndQueue+0x64>)
 80068da:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80068dc:	4b12      	ldr	r3, [pc, #72]	@ (8006928 <prvCheckForValidListAndQueue+0x70>)
 80068de:	4a10      	ldr	r2, [pc, #64]	@ (8006920 <prvCheckForValidListAndQueue+0x68>)
 80068e0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80068e2:	2300      	movs	r3, #0
 80068e4:	9300      	str	r3, [sp, #0]
 80068e6:	4b11      	ldr	r3, [pc, #68]	@ (800692c <prvCheckForValidListAndQueue+0x74>)
 80068e8:	4a11      	ldr	r2, [pc, #68]	@ (8006930 <prvCheckForValidListAndQueue+0x78>)
 80068ea:	2110      	movs	r1, #16
 80068ec:	200a      	movs	r0, #10
 80068ee:	f7fe f8a5 	bl	8004a3c <xQueueGenericCreateStatic>
 80068f2:	4603      	mov	r3, r0
 80068f4:	4a08      	ldr	r2, [pc, #32]	@ (8006918 <prvCheckForValidListAndQueue+0x60>)
 80068f6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80068f8:	4b07      	ldr	r3, [pc, #28]	@ (8006918 <prvCheckForValidListAndQueue+0x60>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d005      	beq.n	800690c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006900:	4b05      	ldr	r3, [pc, #20]	@ (8006918 <prvCheckForValidListAndQueue+0x60>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	490b      	ldr	r1, [pc, #44]	@ (8006934 <prvCheckForValidListAndQueue+0x7c>)
 8006906:	4618      	mov	r0, r3
 8006908:	f7fe fd88 	bl	800541c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800690c:	f000 f976 	bl	8006bfc <vPortExitCritical>
}
 8006910:	bf00      	nop
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}
 8006916:	bf00      	nop
 8006918:	20001420 	.word	0x20001420
 800691c:	200013f0 	.word	0x200013f0
 8006920:	20001404 	.word	0x20001404
 8006924:	20001418 	.word	0x20001418
 8006928:	2000141c 	.word	0x2000141c
 800692c:	200014cc 	.word	0x200014cc
 8006930:	2000142c 	.word	0x2000142c
 8006934:	08007274 	.word	0x08007274

08006938 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006938:	b480      	push	{r7}
 800693a:	b085      	sub	sp, #20
 800693c:	af00      	add	r7, sp, #0
 800693e:	60f8      	str	r0, [r7, #12]
 8006940:	60b9      	str	r1, [r7, #8]
 8006942:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	3b04      	subs	r3, #4
 8006948:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006950:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	3b04      	subs	r3, #4
 8006956:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	f023 0201 	bic.w	r2, r3, #1
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	3b04      	subs	r3, #4
 8006966:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006968:	4a0c      	ldr	r2, [pc, #48]	@ (800699c <pxPortInitialiseStack+0x64>)
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	3b14      	subs	r3, #20
 8006972:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006974:	687a      	ldr	r2, [r7, #4]
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	3b04      	subs	r3, #4
 800697e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	f06f 0202 	mvn.w	r2, #2
 8006986:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	3b20      	subs	r3, #32
 800698c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800698e:	68fb      	ldr	r3, [r7, #12]
}
 8006990:	4618      	mov	r0, r3
 8006992:	3714      	adds	r7, #20
 8006994:	46bd      	mov	sp, r7
 8006996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699a:	4770      	bx	lr
 800699c:	080069a1 	.word	0x080069a1

080069a0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80069a0:	b480      	push	{r7}
 80069a2:	b085      	sub	sp, #20
 80069a4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80069a6:	2300      	movs	r3, #0
 80069a8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80069aa:	4b13      	ldr	r3, [pc, #76]	@ (80069f8 <prvTaskExitError+0x58>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069b2:	d00b      	beq.n	80069cc <prvTaskExitError+0x2c>
	__asm volatile
 80069b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069b8:	f383 8811 	msr	BASEPRI, r3
 80069bc:	f3bf 8f6f 	isb	sy
 80069c0:	f3bf 8f4f 	dsb	sy
 80069c4:	60fb      	str	r3, [r7, #12]
}
 80069c6:	bf00      	nop
 80069c8:	bf00      	nop
 80069ca:	e7fd      	b.n	80069c8 <prvTaskExitError+0x28>
	__asm volatile
 80069cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069d0:	f383 8811 	msr	BASEPRI, r3
 80069d4:	f3bf 8f6f 	isb	sy
 80069d8:	f3bf 8f4f 	dsb	sy
 80069dc:	60bb      	str	r3, [r7, #8]
}
 80069de:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80069e0:	bf00      	nop
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d0fc      	beq.n	80069e2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80069e8:	bf00      	nop
 80069ea:	bf00      	nop
 80069ec:	3714      	adds	r7, #20
 80069ee:	46bd      	mov	sp, r7
 80069f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f4:	4770      	bx	lr
 80069f6:	bf00      	nop
 80069f8:	20000010 	.word	0x20000010
 80069fc:	00000000 	.word	0x00000000

08006a00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006a00:	4b07      	ldr	r3, [pc, #28]	@ (8006a20 <pxCurrentTCBConst2>)
 8006a02:	6819      	ldr	r1, [r3, #0]
 8006a04:	6808      	ldr	r0, [r1, #0]
 8006a06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a0a:	f380 8809 	msr	PSP, r0
 8006a0e:	f3bf 8f6f 	isb	sy
 8006a12:	f04f 0000 	mov.w	r0, #0
 8006a16:	f380 8811 	msr	BASEPRI, r0
 8006a1a:	4770      	bx	lr
 8006a1c:	f3af 8000 	nop.w

08006a20 <pxCurrentTCBConst2>:
 8006a20:	20000ef0 	.word	0x20000ef0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006a24:	bf00      	nop
 8006a26:	bf00      	nop

08006a28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006a28:	4808      	ldr	r0, [pc, #32]	@ (8006a4c <prvPortStartFirstTask+0x24>)
 8006a2a:	6800      	ldr	r0, [r0, #0]
 8006a2c:	6800      	ldr	r0, [r0, #0]
 8006a2e:	f380 8808 	msr	MSP, r0
 8006a32:	f04f 0000 	mov.w	r0, #0
 8006a36:	f380 8814 	msr	CONTROL, r0
 8006a3a:	b662      	cpsie	i
 8006a3c:	b661      	cpsie	f
 8006a3e:	f3bf 8f4f 	dsb	sy
 8006a42:	f3bf 8f6f 	isb	sy
 8006a46:	df00      	svc	0
 8006a48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006a4a:	bf00      	nop
 8006a4c:	e000ed08 	.word	0xe000ed08

08006a50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b086      	sub	sp, #24
 8006a54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006a56:	4b47      	ldr	r3, [pc, #284]	@ (8006b74 <xPortStartScheduler+0x124>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a47      	ldr	r2, [pc, #284]	@ (8006b78 <xPortStartScheduler+0x128>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d10b      	bne.n	8006a78 <xPortStartScheduler+0x28>
	__asm volatile
 8006a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a64:	f383 8811 	msr	BASEPRI, r3
 8006a68:	f3bf 8f6f 	isb	sy
 8006a6c:	f3bf 8f4f 	dsb	sy
 8006a70:	60fb      	str	r3, [r7, #12]
}
 8006a72:	bf00      	nop
 8006a74:	bf00      	nop
 8006a76:	e7fd      	b.n	8006a74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006a78:	4b3e      	ldr	r3, [pc, #248]	@ (8006b74 <xPortStartScheduler+0x124>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a3f      	ldr	r2, [pc, #252]	@ (8006b7c <xPortStartScheduler+0x12c>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d10b      	bne.n	8006a9a <xPortStartScheduler+0x4a>
	__asm volatile
 8006a82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a86:	f383 8811 	msr	BASEPRI, r3
 8006a8a:	f3bf 8f6f 	isb	sy
 8006a8e:	f3bf 8f4f 	dsb	sy
 8006a92:	613b      	str	r3, [r7, #16]
}
 8006a94:	bf00      	nop
 8006a96:	bf00      	nop
 8006a98:	e7fd      	b.n	8006a96 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006a9a:	4b39      	ldr	r3, [pc, #228]	@ (8006b80 <xPortStartScheduler+0x130>)
 8006a9c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	781b      	ldrb	r3, [r3, #0]
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	22ff      	movs	r2, #255	@ 0xff
 8006aaa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	781b      	ldrb	r3, [r3, #0]
 8006ab0:	b2db      	uxtb	r3, r3
 8006ab2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006ab4:	78fb      	ldrb	r3, [r7, #3]
 8006ab6:	b2db      	uxtb	r3, r3
 8006ab8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006abc:	b2da      	uxtb	r2, r3
 8006abe:	4b31      	ldr	r3, [pc, #196]	@ (8006b84 <xPortStartScheduler+0x134>)
 8006ac0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006ac2:	4b31      	ldr	r3, [pc, #196]	@ (8006b88 <xPortStartScheduler+0x138>)
 8006ac4:	2207      	movs	r2, #7
 8006ac6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ac8:	e009      	b.n	8006ade <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006aca:	4b2f      	ldr	r3, [pc, #188]	@ (8006b88 <xPortStartScheduler+0x138>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	3b01      	subs	r3, #1
 8006ad0:	4a2d      	ldr	r2, [pc, #180]	@ (8006b88 <xPortStartScheduler+0x138>)
 8006ad2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006ad4:	78fb      	ldrb	r3, [r7, #3]
 8006ad6:	b2db      	uxtb	r3, r3
 8006ad8:	005b      	lsls	r3, r3, #1
 8006ada:	b2db      	uxtb	r3, r3
 8006adc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ade:	78fb      	ldrb	r3, [r7, #3]
 8006ae0:	b2db      	uxtb	r3, r3
 8006ae2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ae6:	2b80      	cmp	r3, #128	@ 0x80
 8006ae8:	d0ef      	beq.n	8006aca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006aea:	4b27      	ldr	r3, [pc, #156]	@ (8006b88 <xPortStartScheduler+0x138>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f1c3 0307 	rsb	r3, r3, #7
 8006af2:	2b04      	cmp	r3, #4
 8006af4:	d00b      	beq.n	8006b0e <xPortStartScheduler+0xbe>
	__asm volatile
 8006af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006afa:	f383 8811 	msr	BASEPRI, r3
 8006afe:	f3bf 8f6f 	isb	sy
 8006b02:	f3bf 8f4f 	dsb	sy
 8006b06:	60bb      	str	r3, [r7, #8]
}
 8006b08:	bf00      	nop
 8006b0a:	bf00      	nop
 8006b0c:	e7fd      	b.n	8006b0a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006b0e:	4b1e      	ldr	r3, [pc, #120]	@ (8006b88 <xPortStartScheduler+0x138>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	021b      	lsls	r3, r3, #8
 8006b14:	4a1c      	ldr	r2, [pc, #112]	@ (8006b88 <xPortStartScheduler+0x138>)
 8006b16:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006b18:	4b1b      	ldr	r3, [pc, #108]	@ (8006b88 <xPortStartScheduler+0x138>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006b20:	4a19      	ldr	r2, [pc, #100]	@ (8006b88 <xPortStartScheduler+0x138>)
 8006b22:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	b2da      	uxtb	r2, r3
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006b2c:	4b17      	ldr	r3, [pc, #92]	@ (8006b8c <xPortStartScheduler+0x13c>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4a16      	ldr	r2, [pc, #88]	@ (8006b8c <xPortStartScheduler+0x13c>)
 8006b32:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006b36:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006b38:	4b14      	ldr	r3, [pc, #80]	@ (8006b8c <xPortStartScheduler+0x13c>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4a13      	ldr	r2, [pc, #76]	@ (8006b8c <xPortStartScheduler+0x13c>)
 8006b3e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006b42:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006b44:	f000 f8da 	bl	8006cfc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006b48:	4b11      	ldr	r3, [pc, #68]	@ (8006b90 <xPortStartScheduler+0x140>)
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006b4e:	f000 f8f9 	bl	8006d44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006b52:	4b10      	ldr	r3, [pc, #64]	@ (8006b94 <xPortStartScheduler+0x144>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a0f      	ldr	r2, [pc, #60]	@ (8006b94 <xPortStartScheduler+0x144>)
 8006b58:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006b5c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006b5e:	f7ff ff63 	bl	8006a28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006b62:	f7ff f83d 	bl	8005be0 <vTaskSwitchContext>
	prvTaskExitError();
 8006b66:	f7ff ff1b 	bl	80069a0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006b6a:	2300      	movs	r3, #0
}
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	3718      	adds	r7, #24
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bd80      	pop	{r7, pc}
 8006b74:	e000ed00 	.word	0xe000ed00
 8006b78:	410fc271 	.word	0x410fc271
 8006b7c:	410fc270 	.word	0x410fc270
 8006b80:	e000e400 	.word	0xe000e400
 8006b84:	2000151c 	.word	0x2000151c
 8006b88:	20001520 	.word	0x20001520
 8006b8c:	e000ed20 	.word	0xe000ed20
 8006b90:	20000010 	.word	0x20000010
 8006b94:	e000ef34 	.word	0xe000ef34

08006b98 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b083      	sub	sp, #12
 8006b9c:	af00      	add	r7, sp, #0
	__asm volatile
 8006b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ba2:	f383 8811 	msr	BASEPRI, r3
 8006ba6:	f3bf 8f6f 	isb	sy
 8006baa:	f3bf 8f4f 	dsb	sy
 8006bae:	607b      	str	r3, [r7, #4]
}
 8006bb0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006bb2:	4b10      	ldr	r3, [pc, #64]	@ (8006bf4 <vPortEnterCritical+0x5c>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	3301      	adds	r3, #1
 8006bb8:	4a0e      	ldr	r2, [pc, #56]	@ (8006bf4 <vPortEnterCritical+0x5c>)
 8006bba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006bbc:	4b0d      	ldr	r3, [pc, #52]	@ (8006bf4 <vPortEnterCritical+0x5c>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d110      	bne.n	8006be6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf8 <vPortEnterCritical+0x60>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	b2db      	uxtb	r3, r3
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d00b      	beq.n	8006be6 <vPortEnterCritical+0x4e>
	__asm volatile
 8006bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bd2:	f383 8811 	msr	BASEPRI, r3
 8006bd6:	f3bf 8f6f 	isb	sy
 8006bda:	f3bf 8f4f 	dsb	sy
 8006bde:	603b      	str	r3, [r7, #0]
}
 8006be0:	bf00      	nop
 8006be2:	bf00      	nop
 8006be4:	e7fd      	b.n	8006be2 <vPortEnterCritical+0x4a>
	}
}
 8006be6:	bf00      	nop
 8006be8:	370c      	adds	r7, #12
 8006bea:	46bd      	mov	sp, r7
 8006bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf0:	4770      	bx	lr
 8006bf2:	bf00      	nop
 8006bf4:	20000010 	.word	0x20000010
 8006bf8:	e000ed04 	.word	0xe000ed04

08006bfc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b083      	sub	sp, #12
 8006c00:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006c02:	4b12      	ldr	r3, [pc, #72]	@ (8006c4c <vPortExitCritical+0x50>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d10b      	bne.n	8006c22 <vPortExitCritical+0x26>
	__asm volatile
 8006c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c0e:	f383 8811 	msr	BASEPRI, r3
 8006c12:	f3bf 8f6f 	isb	sy
 8006c16:	f3bf 8f4f 	dsb	sy
 8006c1a:	607b      	str	r3, [r7, #4]
}
 8006c1c:	bf00      	nop
 8006c1e:	bf00      	nop
 8006c20:	e7fd      	b.n	8006c1e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006c22:	4b0a      	ldr	r3, [pc, #40]	@ (8006c4c <vPortExitCritical+0x50>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	3b01      	subs	r3, #1
 8006c28:	4a08      	ldr	r2, [pc, #32]	@ (8006c4c <vPortExitCritical+0x50>)
 8006c2a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006c2c:	4b07      	ldr	r3, [pc, #28]	@ (8006c4c <vPortExitCritical+0x50>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d105      	bne.n	8006c40 <vPortExitCritical+0x44>
 8006c34:	2300      	movs	r3, #0
 8006c36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	f383 8811 	msr	BASEPRI, r3
}
 8006c3e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006c40:	bf00      	nop
 8006c42:	370c      	adds	r7, #12
 8006c44:	46bd      	mov	sp, r7
 8006c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4a:	4770      	bx	lr
 8006c4c:	20000010 	.word	0x20000010

08006c50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006c50:	f3ef 8009 	mrs	r0, PSP
 8006c54:	f3bf 8f6f 	isb	sy
 8006c58:	4b15      	ldr	r3, [pc, #84]	@ (8006cb0 <pxCurrentTCBConst>)
 8006c5a:	681a      	ldr	r2, [r3, #0]
 8006c5c:	f01e 0f10 	tst.w	lr, #16
 8006c60:	bf08      	it	eq
 8006c62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006c66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c6a:	6010      	str	r0, [r2, #0]
 8006c6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006c70:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006c74:	f380 8811 	msr	BASEPRI, r0
 8006c78:	f3bf 8f4f 	dsb	sy
 8006c7c:	f3bf 8f6f 	isb	sy
 8006c80:	f7fe ffae 	bl	8005be0 <vTaskSwitchContext>
 8006c84:	f04f 0000 	mov.w	r0, #0
 8006c88:	f380 8811 	msr	BASEPRI, r0
 8006c8c:	bc09      	pop	{r0, r3}
 8006c8e:	6819      	ldr	r1, [r3, #0]
 8006c90:	6808      	ldr	r0, [r1, #0]
 8006c92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c96:	f01e 0f10 	tst.w	lr, #16
 8006c9a:	bf08      	it	eq
 8006c9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006ca0:	f380 8809 	msr	PSP, r0
 8006ca4:	f3bf 8f6f 	isb	sy
 8006ca8:	4770      	bx	lr
 8006caa:	bf00      	nop
 8006cac:	f3af 8000 	nop.w

08006cb0 <pxCurrentTCBConst>:
 8006cb0:	20000ef0 	.word	0x20000ef0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006cb4:	bf00      	nop
 8006cb6:	bf00      	nop

08006cb8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b082      	sub	sp, #8
 8006cbc:	af00      	add	r7, sp, #0
	__asm volatile
 8006cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cc2:	f383 8811 	msr	BASEPRI, r3
 8006cc6:	f3bf 8f6f 	isb	sy
 8006cca:	f3bf 8f4f 	dsb	sy
 8006cce:	607b      	str	r3, [r7, #4]
}
 8006cd0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006cd2:	f7fe fecb 	bl	8005a6c <xTaskIncrementTick>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d003      	beq.n	8006ce4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006cdc:	4b06      	ldr	r3, [pc, #24]	@ (8006cf8 <xPortSysTickHandler+0x40>)
 8006cde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ce2:	601a      	str	r2, [r3, #0]
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	f383 8811 	msr	BASEPRI, r3
}
 8006cee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006cf0:	bf00      	nop
 8006cf2:	3708      	adds	r7, #8
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}
 8006cf8:	e000ed04 	.word	0xe000ed04

08006cfc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006d00:	4b0b      	ldr	r3, [pc, #44]	@ (8006d30 <vPortSetupTimerInterrupt+0x34>)
 8006d02:	2200      	movs	r2, #0
 8006d04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006d06:	4b0b      	ldr	r3, [pc, #44]	@ (8006d34 <vPortSetupTimerInterrupt+0x38>)
 8006d08:	2200      	movs	r2, #0
 8006d0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8006d38 <vPortSetupTimerInterrupt+0x3c>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a0a      	ldr	r2, [pc, #40]	@ (8006d3c <vPortSetupTimerInterrupt+0x40>)
 8006d12:	fba2 2303 	umull	r2, r3, r2, r3
 8006d16:	099b      	lsrs	r3, r3, #6
 8006d18:	4a09      	ldr	r2, [pc, #36]	@ (8006d40 <vPortSetupTimerInterrupt+0x44>)
 8006d1a:	3b01      	subs	r3, #1
 8006d1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006d1e:	4b04      	ldr	r3, [pc, #16]	@ (8006d30 <vPortSetupTimerInterrupt+0x34>)
 8006d20:	2207      	movs	r2, #7
 8006d22:	601a      	str	r2, [r3, #0]
}
 8006d24:	bf00      	nop
 8006d26:	46bd      	mov	sp, r7
 8006d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2c:	4770      	bx	lr
 8006d2e:	bf00      	nop
 8006d30:	e000e010 	.word	0xe000e010
 8006d34:	e000e018 	.word	0xe000e018
 8006d38:	20000004 	.word	0x20000004
 8006d3c:	10624dd3 	.word	0x10624dd3
 8006d40:	e000e014 	.word	0xe000e014

08006d44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006d44:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006d54 <vPortEnableVFP+0x10>
 8006d48:	6801      	ldr	r1, [r0, #0]
 8006d4a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006d4e:	6001      	str	r1, [r0, #0]
 8006d50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006d52:	bf00      	nop
 8006d54:	e000ed88 	.word	0xe000ed88

08006d58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006d58:	b480      	push	{r7}
 8006d5a:	b085      	sub	sp, #20
 8006d5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006d5e:	f3ef 8305 	mrs	r3, IPSR
 8006d62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2b0f      	cmp	r3, #15
 8006d68:	d915      	bls.n	8006d96 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006d6a:	4a18      	ldr	r2, [pc, #96]	@ (8006dcc <vPortValidateInterruptPriority+0x74>)
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	4413      	add	r3, r2
 8006d70:	781b      	ldrb	r3, [r3, #0]
 8006d72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006d74:	4b16      	ldr	r3, [pc, #88]	@ (8006dd0 <vPortValidateInterruptPriority+0x78>)
 8006d76:	781b      	ldrb	r3, [r3, #0]
 8006d78:	7afa      	ldrb	r2, [r7, #11]
 8006d7a:	429a      	cmp	r2, r3
 8006d7c:	d20b      	bcs.n	8006d96 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d82:	f383 8811 	msr	BASEPRI, r3
 8006d86:	f3bf 8f6f 	isb	sy
 8006d8a:	f3bf 8f4f 	dsb	sy
 8006d8e:	607b      	str	r3, [r7, #4]
}
 8006d90:	bf00      	nop
 8006d92:	bf00      	nop
 8006d94:	e7fd      	b.n	8006d92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006d96:	4b0f      	ldr	r3, [pc, #60]	@ (8006dd4 <vPortValidateInterruptPriority+0x7c>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8006dd8 <vPortValidateInterruptPriority+0x80>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	429a      	cmp	r2, r3
 8006da4:	d90b      	bls.n	8006dbe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006daa:	f383 8811 	msr	BASEPRI, r3
 8006dae:	f3bf 8f6f 	isb	sy
 8006db2:	f3bf 8f4f 	dsb	sy
 8006db6:	603b      	str	r3, [r7, #0]
}
 8006db8:	bf00      	nop
 8006dba:	bf00      	nop
 8006dbc:	e7fd      	b.n	8006dba <vPortValidateInterruptPriority+0x62>
	}
 8006dbe:	bf00      	nop
 8006dc0:	3714      	adds	r7, #20
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc8:	4770      	bx	lr
 8006dca:	bf00      	nop
 8006dcc:	e000e3f0 	.word	0xe000e3f0
 8006dd0:	2000151c 	.word	0x2000151c
 8006dd4:	e000ed0c 	.word	0xe000ed0c
 8006dd8:	20001520 	.word	0x20001520

08006ddc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b08a      	sub	sp, #40	@ 0x28
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006de4:	2300      	movs	r3, #0
 8006de6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006de8:	f7fe fd84 	bl	80058f4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006dec:	4b5c      	ldr	r3, [pc, #368]	@ (8006f60 <pvPortMalloc+0x184>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d101      	bne.n	8006df8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006df4:	f000 f924 	bl	8007040 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006df8:	4b5a      	ldr	r3, [pc, #360]	@ (8006f64 <pvPortMalloc+0x188>)
 8006dfa:	681a      	ldr	r2, [r3, #0]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	4013      	ands	r3, r2
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	f040 8095 	bne.w	8006f30 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d01e      	beq.n	8006e4a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006e0c:	2208      	movs	r2, #8
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	4413      	add	r3, r2
 8006e12:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f003 0307 	and.w	r3, r3, #7
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d015      	beq.n	8006e4a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	f023 0307 	bic.w	r3, r3, #7
 8006e24:	3308      	adds	r3, #8
 8006e26:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f003 0307 	and.w	r3, r3, #7
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d00b      	beq.n	8006e4a <pvPortMalloc+0x6e>
	__asm volatile
 8006e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e36:	f383 8811 	msr	BASEPRI, r3
 8006e3a:	f3bf 8f6f 	isb	sy
 8006e3e:	f3bf 8f4f 	dsb	sy
 8006e42:	617b      	str	r3, [r7, #20]
}
 8006e44:	bf00      	nop
 8006e46:	bf00      	nop
 8006e48:	e7fd      	b.n	8006e46 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d06f      	beq.n	8006f30 <pvPortMalloc+0x154>
 8006e50:	4b45      	ldr	r3, [pc, #276]	@ (8006f68 <pvPortMalloc+0x18c>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	687a      	ldr	r2, [r7, #4]
 8006e56:	429a      	cmp	r2, r3
 8006e58:	d86a      	bhi.n	8006f30 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006e5a:	4b44      	ldr	r3, [pc, #272]	@ (8006f6c <pvPortMalloc+0x190>)
 8006e5c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006e5e:	4b43      	ldr	r3, [pc, #268]	@ (8006f6c <pvPortMalloc+0x190>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006e64:	e004      	b.n	8006e70 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e68:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	687a      	ldr	r2, [r7, #4]
 8006e76:	429a      	cmp	r2, r3
 8006e78:	d903      	bls.n	8006e82 <pvPortMalloc+0xa6>
 8006e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d1f1      	bne.n	8006e66 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006e82:	4b37      	ldr	r3, [pc, #220]	@ (8006f60 <pvPortMalloc+0x184>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	d051      	beq.n	8006f30 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006e8c:	6a3b      	ldr	r3, [r7, #32]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	2208      	movs	r2, #8
 8006e92:	4413      	add	r3, r2
 8006e94:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	6a3b      	ldr	r3, [r7, #32]
 8006e9c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea0:	685a      	ldr	r2, [r3, #4]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	1ad2      	subs	r2, r2, r3
 8006ea6:	2308      	movs	r3, #8
 8006ea8:	005b      	lsls	r3, r3, #1
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d920      	bls.n	8006ef0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006eae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	4413      	add	r3, r2
 8006eb4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006eb6:	69bb      	ldr	r3, [r7, #24]
 8006eb8:	f003 0307 	and.w	r3, r3, #7
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d00b      	beq.n	8006ed8 <pvPortMalloc+0xfc>
	__asm volatile
 8006ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec4:	f383 8811 	msr	BASEPRI, r3
 8006ec8:	f3bf 8f6f 	isb	sy
 8006ecc:	f3bf 8f4f 	dsb	sy
 8006ed0:	613b      	str	r3, [r7, #16]
}
 8006ed2:	bf00      	nop
 8006ed4:	bf00      	nop
 8006ed6:	e7fd      	b.n	8006ed4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eda:	685a      	ldr	r2, [r3, #4]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	1ad2      	subs	r2, r2, r3
 8006ee0:	69bb      	ldr	r3, [r7, #24]
 8006ee2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006eea:	69b8      	ldr	r0, [r7, #24]
 8006eec:	f000 f90a 	bl	8007104 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8006f68 <pvPortMalloc+0x18c>)
 8006ef2:	681a      	ldr	r2, [r3, #0]
 8006ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	1ad3      	subs	r3, r2, r3
 8006efa:	4a1b      	ldr	r2, [pc, #108]	@ (8006f68 <pvPortMalloc+0x18c>)
 8006efc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006efe:	4b1a      	ldr	r3, [pc, #104]	@ (8006f68 <pvPortMalloc+0x18c>)
 8006f00:	681a      	ldr	r2, [r3, #0]
 8006f02:	4b1b      	ldr	r3, [pc, #108]	@ (8006f70 <pvPortMalloc+0x194>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	429a      	cmp	r2, r3
 8006f08:	d203      	bcs.n	8006f12 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006f0a:	4b17      	ldr	r3, [pc, #92]	@ (8006f68 <pvPortMalloc+0x18c>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a18      	ldr	r2, [pc, #96]	@ (8006f70 <pvPortMalloc+0x194>)
 8006f10:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f14:	685a      	ldr	r2, [r3, #4]
 8006f16:	4b13      	ldr	r3, [pc, #76]	@ (8006f64 <pvPortMalloc+0x188>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	431a      	orrs	r2, r3
 8006f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f1e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f22:	2200      	movs	r2, #0
 8006f24:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006f26:	4b13      	ldr	r3, [pc, #76]	@ (8006f74 <pvPortMalloc+0x198>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	3301      	adds	r3, #1
 8006f2c:	4a11      	ldr	r2, [pc, #68]	@ (8006f74 <pvPortMalloc+0x198>)
 8006f2e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006f30:	f7fe fcee 	bl	8005910 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006f34:	69fb      	ldr	r3, [r7, #28]
 8006f36:	f003 0307 	and.w	r3, r3, #7
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d00b      	beq.n	8006f56 <pvPortMalloc+0x17a>
	__asm volatile
 8006f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f42:	f383 8811 	msr	BASEPRI, r3
 8006f46:	f3bf 8f6f 	isb	sy
 8006f4a:	f3bf 8f4f 	dsb	sy
 8006f4e:	60fb      	str	r3, [r7, #12]
}
 8006f50:	bf00      	nop
 8006f52:	bf00      	nop
 8006f54:	e7fd      	b.n	8006f52 <pvPortMalloc+0x176>
	return pvReturn;
 8006f56:	69fb      	ldr	r3, [r7, #28]
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3728      	adds	r7, #40	@ 0x28
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}
 8006f60:	2000512c 	.word	0x2000512c
 8006f64:	20005140 	.word	0x20005140
 8006f68:	20005130 	.word	0x20005130
 8006f6c:	20005124 	.word	0x20005124
 8006f70:	20005134 	.word	0x20005134
 8006f74:	20005138 	.word	0x20005138

08006f78 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b086      	sub	sp, #24
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d04f      	beq.n	800702a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006f8a:	2308      	movs	r3, #8
 8006f8c:	425b      	negs	r3, r3
 8006f8e:	697a      	ldr	r2, [r7, #20]
 8006f90:	4413      	add	r3, r2
 8006f92:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	685a      	ldr	r2, [r3, #4]
 8006f9c:	4b25      	ldr	r3, [pc, #148]	@ (8007034 <vPortFree+0xbc>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4013      	ands	r3, r2
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d10b      	bne.n	8006fbe <vPortFree+0x46>
	__asm volatile
 8006fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006faa:	f383 8811 	msr	BASEPRI, r3
 8006fae:	f3bf 8f6f 	isb	sy
 8006fb2:	f3bf 8f4f 	dsb	sy
 8006fb6:	60fb      	str	r3, [r7, #12]
}
 8006fb8:	bf00      	nop
 8006fba:	bf00      	nop
 8006fbc:	e7fd      	b.n	8006fba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d00b      	beq.n	8006fde <vPortFree+0x66>
	__asm volatile
 8006fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fca:	f383 8811 	msr	BASEPRI, r3
 8006fce:	f3bf 8f6f 	isb	sy
 8006fd2:	f3bf 8f4f 	dsb	sy
 8006fd6:	60bb      	str	r3, [r7, #8]
}
 8006fd8:	bf00      	nop
 8006fda:	bf00      	nop
 8006fdc:	e7fd      	b.n	8006fda <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006fde:	693b      	ldr	r3, [r7, #16]
 8006fe0:	685a      	ldr	r2, [r3, #4]
 8006fe2:	4b14      	ldr	r3, [pc, #80]	@ (8007034 <vPortFree+0xbc>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4013      	ands	r3, r2
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d01e      	beq.n	800702a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d11a      	bne.n	800702a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	685a      	ldr	r2, [r3, #4]
 8006ff8:	4b0e      	ldr	r3, [pc, #56]	@ (8007034 <vPortFree+0xbc>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	43db      	mvns	r3, r3
 8006ffe:	401a      	ands	r2, r3
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007004:	f7fe fc76 	bl	80058f4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007008:	693b      	ldr	r3, [r7, #16]
 800700a:	685a      	ldr	r2, [r3, #4]
 800700c:	4b0a      	ldr	r3, [pc, #40]	@ (8007038 <vPortFree+0xc0>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4413      	add	r3, r2
 8007012:	4a09      	ldr	r2, [pc, #36]	@ (8007038 <vPortFree+0xc0>)
 8007014:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007016:	6938      	ldr	r0, [r7, #16]
 8007018:	f000 f874 	bl	8007104 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800701c:	4b07      	ldr	r3, [pc, #28]	@ (800703c <vPortFree+0xc4>)
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	3301      	adds	r3, #1
 8007022:	4a06      	ldr	r2, [pc, #24]	@ (800703c <vPortFree+0xc4>)
 8007024:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007026:	f7fe fc73 	bl	8005910 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800702a:	bf00      	nop
 800702c:	3718      	adds	r7, #24
 800702e:	46bd      	mov	sp, r7
 8007030:	bd80      	pop	{r7, pc}
 8007032:	bf00      	nop
 8007034:	20005140 	.word	0x20005140
 8007038:	20005130 	.word	0x20005130
 800703c:	2000513c 	.word	0x2000513c

08007040 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007040:	b480      	push	{r7}
 8007042:	b085      	sub	sp, #20
 8007044:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007046:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800704a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800704c:	4b27      	ldr	r3, [pc, #156]	@ (80070ec <prvHeapInit+0xac>)
 800704e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f003 0307 	and.w	r3, r3, #7
 8007056:	2b00      	cmp	r3, #0
 8007058:	d00c      	beq.n	8007074 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	3307      	adds	r3, #7
 800705e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f023 0307 	bic.w	r3, r3, #7
 8007066:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007068:	68ba      	ldr	r2, [r7, #8]
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	1ad3      	subs	r3, r2, r3
 800706e:	4a1f      	ldr	r2, [pc, #124]	@ (80070ec <prvHeapInit+0xac>)
 8007070:	4413      	add	r3, r2
 8007072:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007078:	4a1d      	ldr	r2, [pc, #116]	@ (80070f0 <prvHeapInit+0xb0>)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800707e:	4b1c      	ldr	r3, [pc, #112]	@ (80070f0 <prvHeapInit+0xb0>)
 8007080:	2200      	movs	r2, #0
 8007082:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	68ba      	ldr	r2, [r7, #8]
 8007088:	4413      	add	r3, r2
 800708a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800708c:	2208      	movs	r2, #8
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	1a9b      	subs	r3, r3, r2
 8007092:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	f023 0307 	bic.w	r3, r3, #7
 800709a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	4a15      	ldr	r2, [pc, #84]	@ (80070f4 <prvHeapInit+0xb4>)
 80070a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80070a2:	4b14      	ldr	r3, [pc, #80]	@ (80070f4 <prvHeapInit+0xb4>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	2200      	movs	r2, #0
 80070a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80070aa:	4b12      	ldr	r3, [pc, #72]	@ (80070f4 <prvHeapInit+0xb4>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	2200      	movs	r2, #0
 80070b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	68fa      	ldr	r2, [r7, #12]
 80070ba:	1ad2      	subs	r2, r2, r3
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80070c0:	4b0c      	ldr	r3, [pc, #48]	@ (80070f4 <prvHeapInit+0xb4>)
 80070c2:	681a      	ldr	r2, [r3, #0]
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	4a0a      	ldr	r2, [pc, #40]	@ (80070f8 <prvHeapInit+0xb8>)
 80070ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	4a09      	ldr	r2, [pc, #36]	@ (80070fc <prvHeapInit+0xbc>)
 80070d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80070d8:	4b09      	ldr	r3, [pc, #36]	@ (8007100 <prvHeapInit+0xc0>)
 80070da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80070de:	601a      	str	r2, [r3, #0]
}
 80070e0:	bf00      	nop
 80070e2:	3714      	adds	r7, #20
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr
 80070ec:	20001524 	.word	0x20001524
 80070f0:	20005124 	.word	0x20005124
 80070f4:	2000512c 	.word	0x2000512c
 80070f8:	20005134 	.word	0x20005134
 80070fc:	20005130 	.word	0x20005130
 8007100:	20005140 	.word	0x20005140

08007104 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007104:	b480      	push	{r7}
 8007106:	b085      	sub	sp, #20
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800710c:	4b28      	ldr	r3, [pc, #160]	@ (80071b0 <prvInsertBlockIntoFreeList+0xac>)
 800710e:	60fb      	str	r3, [r7, #12]
 8007110:	e002      	b.n	8007118 <prvInsertBlockIntoFreeList+0x14>
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	60fb      	str	r3, [r7, #12]
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	687a      	ldr	r2, [r7, #4]
 800711e:	429a      	cmp	r2, r3
 8007120:	d8f7      	bhi.n	8007112 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	68ba      	ldr	r2, [r7, #8]
 800712c:	4413      	add	r3, r2
 800712e:	687a      	ldr	r2, [r7, #4]
 8007130:	429a      	cmp	r2, r3
 8007132:	d108      	bne.n	8007146 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	685a      	ldr	r2, [r3, #4]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	441a      	add	r2, r3
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	68ba      	ldr	r2, [r7, #8]
 8007150:	441a      	add	r2, r3
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	429a      	cmp	r2, r3
 8007158:	d118      	bne.n	800718c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681a      	ldr	r2, [r3, #0]
 800715e:	4b15      	ldr	r3, [pc, #84]	@ (80071b4 <prvInsertBlockIntoFreeList+0xb0>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	429a      	cmp	r2, r3
 8007164:	d00d      	beq.n	8007182 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	685a      	ldr	r2, [r3, #4]
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	441a      	add	r2, r3
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	601a      	str	r2, [r3, #0]
 8007180:	e008      	b.n	8007194 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007182:	4b0c      	ldr	r3, [pc, #48]	@ (80071b4 <prvInsertBlockIntoFreeList+0xb0>)
 8007184:	681a      	ldr	r2, [r3, #0]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	601a      	str	r2, [r3, #0]
 800718a:	e003      	b.n	8007194 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681a      	ldr	r2, [r3, #0]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007194:	68fa      	ldr	r2, [r7, #12]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	429a      	cmp	r2, r3
 800719a:	d002      	beq.n	80071a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	687a      	ldr	r2, [r7, #4]
 80071a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80071a2:	bf00      	nop
 80071a4:	3714      	adds	r7, #20
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr
 80071ae:	bf00      	nop
 80071b0:	20005124 	.word	0x20005124
 80071b4:	2000512c 	.word	0x2000512c

080071b8 <memset>:
 80071b8:	4402      	add	r2, r0
 80071ba:	4603      	mov	r3, r0
 80071bc:	4293      	cmp	r3, r2
 80071be:	d100      	bne.n	80071c2 <memset+0xa>
 80071c0:	4770      	bx	lr
 80071c2:	f803 1b01 	strb.w	r1, [r3], #1
 80071c6:	e7f9      	b.n	80071bc <memset+0x4>

080071c8 <__libc_init_array>:
 80071c8:	b570      	push	{r4, r5, r6, lr}
 80071ca:	4d0d      	ldr	r5, [pc, #52]	@ (8007200 <__libc_init_array+0x38>)
 80071cc:	4c0d      	ldr	r4, [pc, #52]	@ (8007204 <__libc_init_array+0x3c>)
 80071ce:	1b64      	subs	r4, r4, r5
 80071d0:	10a4      	asrs	r4, r4, #2
 80071d2:	2600      	movs	r6, #0
 80071d4:	42a6      	cmp	r6, r4
 80071d6:	d109      	bne.n	80071ec <__libc_init_array+0x24>
 80071d8:	4d0b      	ldr	r5, [pc, #44]	@ (8007208 <__libc_init_array+0x40>)
 80071da:	4c0c      	ldr	r4, [pc, #48]	@ (800720c <__libc_init_array+0x44>)
 80071dc:	f000 f826 	bl	800722c <_init>
 80071e0:	1b64      	subs	r4, r4, r5
 80071e2:	10a4      	asrs	r4, r4, #2
 80071e4:	2600      	movs	r6, #0
 80071e6:	42a6      	cmp	r6, r4
 80071e8:	d105      	bne.n	80071f6 <__libc_init_array+0x2e>
 80071ea:	bd70      	pop	{r4, r5, r6, pc}
 80071ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80071f0:	4798      	blx	r3
 80071f2:	3601      	adds	r6, #1
 80071f4:	e7ee      	b.n	80071d4 <__libc_init_array+0xc>
 80071f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80071fa:	4798      	blx	r3
 80071fc:	3601      	adds	r6, #1
 80071fe:	e7f2      	b.n	80071e6 <__libc_init_array+0x1e>
 8007200:	08007518 	.word	0x08007518
 8007204:	08007518 	.word	0x08007518
 8007208:	08007518 	.word	0x08007518
 800720c:	0800751c 	.word	0x0800751c

08007210 <memcpy>:
 8007210:	440a      	add	r2, r1
 8007212:	4291      	cmp	r1, r2
 8007214:	f100 33ff 	add.w	r3, r0, #4294967295
 8007218:	d100      	bne.n	800721c <memcpy+0xc>
 800721a:	4770      	bx	lr
 800721c:	b510      	push	{r4, lr}
 800721e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007222:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007226:	4291      	cmp	r1, r2
 8007228:	d1f9      	bne.n	800721e <memcpy+0xe>
 800722a:	bd10      	pop	{r4, pc}

0800722c <_init>:
 800722c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800722e:	bf00      	nop
 8007230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007232:	bc08      	pop	{r3}
 8007234:	469e      	mov	lr, r3
 8007236:	4770      	bx	lr

08007238 <_fini>:
 8007238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800723a:	bf00      	nop
 800723c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800723e:	bc08      	pop	{r3}
 8007240:	469e      	mov	lr, r3
 8007242:	4770      	bx	lr
