

================================================================
== Vitis HLS Report for 'kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5'
================================================================
* Date:           Thu Apr 27 10:40:07 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        2mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.354 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      511|      511|  2.555 us|  2.555 us|  511|  511|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_4_VITIS_LOOP_23_5  |      509|      509|        15|          5|          1|   100|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 5, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 18 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 19 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten53 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tmp, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %beta"   --->   Operation 24 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.02ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten53"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 26 [1/1] (1.02ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_26_6"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 29 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten53_load = load i7 %indvar_flatten53" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 30 'load' 'indvar_flatten53_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_1, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 31 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i_1, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 32 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %tmp_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 33 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.37ns)   --->   "%add_ln27_10 = add i7 %tmp_8, i7 %zext_ln27" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 34 'add' 'add_ln27_10' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.18ns)   --->   "%icmp_ln22 = icmp_eq  i7 %indvar_flatten53_load, i7 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 36 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.37ns)   --->   "%add_ln22_9 = add i7 %indvar_flatten53_load, i7 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 37 'add' 'add_ln22_9' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc62, void %for.end64.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 38 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:23]   --->   Operation 39 'load' 'j_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.32ns)   --->   "%add_ln22 = add i4 %i_1, i4 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 40 'add' 'add_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.08ns)   --->   "%icmp_ln23 = icmp_eq  i4 %j_load, i4 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:23]   --->   Operation 41 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.66ns)   --->   "%select_ln22 = select i1 %icmp_ln23, i4 0, i4 %j_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 42 'select' 'select_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln22, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 43 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln22, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 44 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i5 %tmp_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 45 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.37ns)   --->   "%add_ln27_11 = add i7 %tmp_s, i7 %zext_ln27_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 46 'add' 'add_ln27_11' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.66ns)   --->   "%select_ln22_2 = select i1 %icmp_ln23, i7 %add_ln27_11, i7 %add_ln27_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 47 'select' 'select_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln27_12 = zext i4 %select_ln22" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 48 'zext' 'zext_ln27_12' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.37ns)   --->   "%add_ln27_16 = add i7 %zext_ln27_12, i7 50" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 49 'add' 'add_ln27_16' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.37ns)   --->   "%add_ln27_17 = add i7 %zext_ln27_12, i7 60" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 50 'add' 'add_ln27_17' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.02ns)   --->   "%store_ln23 = store i7 %add_ln22_9, i7 %indvar_flatten53" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:23]   --->   Operation 51 'store' 'store_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.02>

State 2 <SV = 1> <Delay = 3.01>
ST_2 : Operation 52 [1/1] (0.66ns)   --->   "%select_ln22_1 = select i1 %icmp_ln23, i4 %add_ln22, i4 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 52 'select' 'select_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln22_1, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 53 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln22_1, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 54 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i5 %tmp_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 55 'zext' 'zext_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25 = add i7 %tmp_2, i7 %zext_ln25" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 56 'add' 'add_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i7 %select_ln22_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 57 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i32 %tmp, i64 0, i64 %zext_ln27_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 58 'getelementptr' 'tmp_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (2.66ns)   --->   "%empty_8 = load i7 %tmp_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 59 'load' 'empty_8' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln22 = or i7 %select_ln22_2, i7 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 60 'or' 'or_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i7 %or_ln22" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 61 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_addr_1 = getelementptr i32 %tmp, i64 0, i64 %zext_ln27_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 62 'getelementptr' 'tmp_addr_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (2.66ns)   --->   "%empty_9 = load i7 %tmp_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 63 'load' 'empty_9' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 64 [1/1] (1.37ns)   --->   "%add_ln22_4 = add i7 %select_ln22_2, i7 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 64 'add' 'add_ln22_4' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.37ns)   --->   "%add_ln22_5 = add i7 %select_ln22_2, i7 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 65 'add' 'add_ln22_5' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln27_19 = zext i7 %add_ln27_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 66 'zext' 'zext_ln27_19' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%C_addr_5 = getelementptr i32 %C, i64 0, i64 %zext_ln27_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 67 'getelementptr' 'C_addr_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln27_20 = zext i7 %add_ln27_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 68 'zext' 'zext_ln27_20' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%C_addr_6 = getelementptr i32 %C, i64 0, i64 %zext_ln27_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 69 'getelementptr' 'C_addr_6' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.37ns)   --->   "%add_ln27_18 = add i7 %zext_ln27_12, i7 70" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 70 'add' 'add_ln27_18' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (2.35ns) (root node of TernaryAdder)   --->   "%add_ln25_1 = add i7 %add_ln25, i7 %zext_ln27_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 71 'add' 'add_ln25_1' <Predicate = (!icmp_ln22)> <Delay = 2.35> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [2/2] (2.66ns)   --->   "%C_load_5 = load i7 %C_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 72 'load' 'C_load_5' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 73 [2/2] (2.66ns)   --->   "%C_load_6 = load i7 %C_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 73 'load' 'C_load_6' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 74 [1/1] (1.32ns)   --->   "%add_ln23 = add i4 %select_ln22, i4 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:23]   --->   Operation 74 'add' 'add_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.02ns)   --->   "%store_ln23 = store i4 %select_ln22_1, i4 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:23]   --->   Operation 75 'store' 'store_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.02>
ST_2 : Operation 76 [1/1] (1.02ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:23]   --->   Operation 76 'store' 'store_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.02>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 77 [1/2] (2.66ns)   --->   "%empty_8 = load i7 %tmp_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 77 'load' 'empty_8' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 78 [1/2] (2.66ns)   --->   "%empty_9 = load i7 %tmp_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 78 'load' 'empty_9' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln27_7 = zext i7 %add_ln22_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 79 'zext' 'zext_ln27_7' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_addr_5 = getelementptr i32 %tmp, i64 0, i64 %zext_ln27_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 80 'getelementptr' 'tmp_addr_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (2.66ns)   --->   "%empty_13 = load i7 %tmp_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 81 'load' 'empty_13' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln27_8 = zext i7 %add_ln22_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 82 'zext' 'zext_ln27_8' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_addr_6 = getelementptr i32 %tmp, i64 0, i64 %zext_ln27_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 83 'getelementptr' 'tmp_addr_6' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (2.66ns)   --->   "%empty_14 = load i7 %tmp_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 84 'load' 'empty_14' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 85 [1/1] (1.37ns)   --->   "%add_ln22_6 = add i7 %select_ln22_2, i7 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 85 'add' 'add_ln22_6' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.37ns)   --->   "%add_ln22_7 = add i7 %select_ln22_2, i7 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 86 'add' 'add_ln22_7' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln27_21 = zext i7 %add_ln27_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 87 'zext' 'zext_ln27_21' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%C_addr_7 = getelementptr i32 %C, i64 0, i64 %zext_ln27_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 88 'getelementptr' 'C_addr_7' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_14_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 5, i4 %select_ln22" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 89 'bitconcatenate' 'tmp_14_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln27_22 = zext i7 %tmp_14_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 90 'zext' 'zext_ln27_22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%C_addr_8 = getelementptr i32 %C, i64 0, i64 %zext_ln27_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 91 'getelementptr' 'C_addr_8' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.37ns)   --->   "%add_ln27_19 = add i7 %zext_ln27_12, i7 90" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 92 'add' 'add_ln27_19' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i7 %add_ln25_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 93 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i32 %D, i64 0, i64 %zext_ln25_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 94 'getelementptr' 'D_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 95 [2/2] (2.66ns)   --->   "%D_load = load i7 %D_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 95 'load' 'D_load' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 96 [1/2] (2.66ns)   --->   "%C_load_5 = load i7 %C_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 96 'load' 'C_load_5' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 97 [1/2] (2.66ns)   --->   "%C_load_6 = load i7 %C_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 97 'load' 'C_load_6' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 98 [2/2] (2.66ns)   --->   "%C_load_7 = load i7 %C_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 98 'load' 'C_load_7' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 99 [2/2] (2.66ns)   --->   "%C_load_8 = load i7 %C_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 99 'load' 'C_load_8' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 100 [1/1] (1.37ns)   --->   "%add_ln22_1 = add i7 %select_ln22_2, i7 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 100 'add' 'add_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/2] (2.66ns)   --->   "%empty_13 = load i7 %tmp_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 101 'load' 'empty_13' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 102 [1/2] (2.66ns)   --->   "%empty_14 = load i7 %tmp_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 102 'load' 'empty_14' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln27_9 = zext i7 %add_ln22_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 103 'zext' 'zext_ln27_9' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_addr_7 = getelementptr i32 %tmp, i64 0, i64 %zext_ln27_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 104 'getelementptr' 'tmp_addr_7' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 105 [2/2] (2.66ns)   --->   "%empty_15 = load i7 %tmp_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 105 'load' 'empty_15' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln27_10 = zext i7 %add_ln22_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 106 'zext' 'zext_ln27_10' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_addr_8 = getelementptr i32 %tmp, i64 0, i64 %zext_ln27_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 107 'getelementptr' 'tmp_addr_8' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (2.66ns)   --->   "%empty_16 = load i7 %tmp_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 108 'load' 'empty_16' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 109 [1/1] (1.37ns)   --->   "%add_ln22_8 = add i7 %select_ln22_2, i7 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 109 'add' 'add_ln22_8' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%j_1_cast = zext i4 %select_ln22" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 110 'zext' 'j_1_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln27_13 = zext i4 %select_ln22" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 111 'zext' 'zext_ln27_13' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln27_14 = zext i4 %select_ln22" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 112 'zext' 'zext_ln27_14' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %j_1_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 113 'getelementptr' 'C_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.33ns)   --->   "%add_ln27_12 = add i5 %zext_ln27_14, i5 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 114 'add' 'add_ln27_12' <Predicate = (!icmp_ln22)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.35ns)   --->   "%add_ln27_13 = add i6 %zext_ln27_13, i6 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 115 'add' 'add_ln27_13' <Predicate = (!icmp_ln22)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln27_23 = zext i7 %add_ln27_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 116 'zext' 'zext_ln27_23' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%C_addr_9 = getelementptr i32 %C, i64 0, i64 %zext_ln27_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 117 'getelementptr' 'C_addr_9' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 118 [1/2] (2.66ns)   --->   "%D_load = load i7 %D_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 118 'load' 'D_load' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 119 [2/2] (2.66ns)   --->   "%C_load = load i7 %C_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 119 'load' 'C_load' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 120 [1/2] (2.66ns)   --->   "%C_load_7 = load i7 %C_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 120 'load' 'C_load_7' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 121 [1/2] (2.66ns)   --->   "%C_load_8 = load i7 %C_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 121 'load' 'C_load_8' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 122 [2/2] (2.66ns)   --->   "%C_load_9 = load i7 %C_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 122 'load' 'C_load_9' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 3.34>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i7 %add_ln22_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 123 'zext' 'zext_ln27_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_addr_2 = getelementptr i32 %tmp, i64 0, i64 %zext_ln27_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 124 'getelementptr' 'tmp_addr_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 125 [2/2] (2.66ns)   --->   "%empty_10 = load i7 %tmp_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 125 'load' 'empty_10' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 126 [1/1] (1.37ns)   --->   "%add_ln22_2 = add i7 %select_ln22_2, i7 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 126 'add' 'add_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (1.37ns)   --->   "%add_ln22_3 = add i7 %select_ln22_2, i7 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 127 'add' 'add_ln22_3' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/2] (2.66ns)   --->   "%empty_15 = load i7 %tmp_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 128 'load' 'empty_15' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 129 [1/2] (2.66ns)   --->   "%empty_16 = load i7 %tmp_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 129 'load' 'empty_16' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln27_11 = zext i7 %add_ln22_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 130 'zext' 'zext_ln27_11' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_addr_9 = getelementptr i32 %tmp, i64 0, i64 %zext_ln27_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 131 'getelementptr' 'tmp_addr_9' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 132 [2/2] (2.66ns)   --->   "%empty_17 = load i7 %tmp_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 132 'load' 'empty_17' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln27_15 = zext i5 %add_ln27_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 133 'zext' 'zext_ln27_15' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i32 %C, i64 0, i64 %zext_ln27_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 134 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln27_16 = zext i6 %add_ln27_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 135 'zext' 'zext_ln27_16' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr i32 %C, i64 0, i64 %zext_ln27_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 136 'getelementptr' 'C_addr_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (1.35ns)   --->   "%add_ln27_14 = add i6 %zext_ln27_13, i6 30" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 137 'add' 'add_ln27_14' <Predicate = (!icmp_ln22)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.35ns)   --->   "%add_ln27_15 = add i6 %zext_ln27_13, i6 40" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 138 'add' 'add_ln27_15' <Predicate = (!icmp_ln22)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [5/5] (3.34ns)   --->   "%mul_ln25 = mul i32 %D_load, i32 %beta_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 139 'mul' 'mul_ln25' <Predicate = (!icmp_ln22)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/2] (2.66ns)   --->   "%C_load = load i7 %C_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 140 'load' 'C_load' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 141 [2/2] (2.66ns)   --->   "%C_load_1 = load i7 %C_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 141 'load' 'C_load_1' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 142 [2/2] (2.66ns)   --->   "%C_load_2 = load i7 %C_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 142 'load' 'C_load_2' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 143 [5/5] (3.34ns)   --->   "%mul_ln27_5 = mul i32 %C_load_5, i32 %empty_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 143 'mul' 'mul_ln27_5' <Predicate = (!icmp_ln22)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [5/5] (3.34ns)   --->   "%mul_ln27_6 = mul i32 %C_load_6, i32 %empty_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 144 'mul' 'mul_ln27_6' <Predicate = (!icmp_ln22)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/2] (2.66ns)   --->   "%C_load_9 = load i7 %C_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 145 'load' 'C_load_9' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 146 [1/2] (2.66ns)   --->   "%empty_10 = load i7 %tmp_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 146 'load' 'empty_10' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i7 %add_ln22_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 147 'zext' 'zext_ln27_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_addr_3 = getelementptr i32 %tmp, i64 0, i64 %zext_ln27_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 148 'getelementptr' 'tmp_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [2/2] (2.66ns)   --->   "%empty_11 = load i7 %tmp_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 149 'load' 'empty_11' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i7 %add_ln22_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 150 'zext' 'zext_ln27_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_addr_4 = getelementptr i32 %tmp, i64 0, i64 %zext_ln27_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 151 'getelementptr' 'tmp_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [2/2] (2.66ns)   --->   "%empty_12 = load i7 %tmp_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 152 'load' 'empty_12' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 153 [1/2] (2.66ns)   --->   "%empty_17 = load i7 %tmp_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 153 'load' 'empty_17' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln27_17 = zext i6 %add_ln27_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 154 'zext' 'zext_ln27_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%C_addr_3 = getelementptr i32 %C, i64 0, i64 %zext_ln27_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 155 'getelementptr' 'C_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln27_18 = zext i6 %add_ln27_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 156 'zext' 'zext_ln27_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%C_addr_4 = getelementptr i32 %C, i64 0, i64 %zext_ln27_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 157 'getelementptr' 'C_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [4/5] (3.34ns)   --->   "%mul_ln25 = mul i32 %D_load, i32 %beta_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 158 'mul' 'mul_ln25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [5/5] (3.34ns)   --->   "%mul_ln27 = mul i32 %C_load, i32 %empty_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 159 'mul' 'mul_ln27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/2] (2.66ns)   --->   "%C_load_1 = load i7 %C_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 160 'load' 'C_load_1' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 161 [1/2] (2.66ns)   --->   "%C_load_2 = load i7 %C_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 161 'load' 'C_load_2' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 162 [2/2] (2.66ns)   --->   "%C_load_3 = load i7 %C_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 162 'load' 'C_load_3' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 163 [2/2] (2.66ns)   --->   "%C_load_4 = load i7 %C_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 163 'load' 'C_load_4' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 164 [4/5] (3.34ns)   --->   "%mul_ln27_5 = mul i32 %C_load_5, i32 %empty_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 164 'mul' 'mul_ln27_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [4/5] (3.34ns)   --->   "%mul_ln27_6 = mul i32 %C_load_6, i32 %empty_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 165 'mul' 'mul_ln27_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [5/5] (3.34ns)   --->   "%mul_ln27_7 = mul i32 %C_load_7, i32 %empty_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 166 'mul' 'mul_ln27_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [5/5] (3.34ns)   --->   "%mul_ln27_8 = mul i32 %C_load_8, i32 %empty_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 167 'mul' 'mul_ln27_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 168 [1/2] (2.66ns)   --->   "%empty_11 = load i7 %tmp_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 168 'load' 'empty_11' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 169 [1/2] (2.66ns)   --->   "%empty_12 = load i7 %tmp_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 169 'load' 'empty_12' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 170 [3/5] (3.34ns)   --->   "%mul_ln25 = mul i32 %D_load, i32 %beta_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 170 'mul' 'mul_ln25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [4/5] (3.34ns)   --->   "%mul_ln27 = mul i32 %C_load, i32 %empty_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 171 'mul' 'mul_ln27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [5/5] (3.34ns)   --->   "%mul_ln27_1 = mul i32 %C_load_1, i32 %empty_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 172 'mul' 'mul_ln27_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [5/5] (3.34ns)   --->   "%mul_ln27_2 = mul i32 %C_load_2, i32 %empty_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 173 'mul' 'mul_ln27_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/2] (2.66ns)   --->   "%C_load_3 = load i7 %C_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 174 'load' 'C_load_3' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 175 [1/2] (2.66ns)   --->   "%C_load_4 = load i7 %C_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 175 'load' 'C_load_4' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 176 [3/5] (3.34ns)   --->   "%mul_ln27_5 = mul i32 %C_load_5, i32 %empty_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 176 'mul' 'mul_ln27_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [3/5] (3.34ns)   --->   "%mul_ln27_6 = mul i32 %C_load_6, i32 %empty_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 177 'mul' 'mul_ln27_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [4/5] (3.34ns)   --->   "%mul_ln27_7 = mul i32 %C_load_7, i32 %empty_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 178 'mul' 'mul_ln27_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [4/5] (3.34ns)   --->   "%mul_ln27_8 = mul i32 %C_load_8, i32 %empty_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 179 'mul' 'mul_ln27_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [5/5] (3.34ns)   --->   "%mul_ln27_9 = mul i32 %C_load_9, i32 %empty_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 180 'mul' 'mul_ln27_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 181 [2/5] (3.34ns)   --->   "%mul_ln25 = mul i32 %D_load, i32 %beta_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 181 'mul' 'mul_ln25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [3/5] (3.34ns)   --->   "%mul_ln27 = mul i32 %C_load, i32 %empty_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 182 'mul' 'mul_ln27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [4/5] (3.34ns)   --->   "%mul_ln27_1 = mul i32 %C_load_1, i32 %empty_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 183 'mul' 'mul_ln27_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [4/5] (3.34ns)   --->   "%mul_ln27_2 = mul i32 %C_load_2, i32 %empty_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 184 'mul' 'mul_ln27_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [5/5] (3.34ns)   --->   "%mul_ln27_3 = mul i32 %C_load_3, i32 %empty_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 185 'mul' 'mul_ln27_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [5/5] (3.34ns)   --->   "%mul_ln27_4 = mul i32 %C_load_4, i32 %empty_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 186 'mul' 'mul_ln27_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [2/5] (3.34ns)   --->   "%mul_ln27_5 = mul i32 %C_load_5, i32 %empty_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 187 'mul' 'mul_ln27_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [2/5] (3.34ns)   --->   "%mul_ln27_6 = mul i32 %C_load_6, i32 %empty_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 188 'mul' 'mul_ln27_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [3/5] (3.34ns)   --->   "%mul_ln27_7 = mul i32 %C_load_7, i32 %empty_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 189 'mul' 'mul_ln27_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [3/5] (3.34ns)   --->   "%mul_ln27_8 = mul i32 %C_load_8, i32 %empty_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 190 'mul' 'mul_ln27_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [4/5] (3.34ns)   --->   "%mul_ln27_9 = mul i32 %C_load_9, i32 %empty_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 191 'mul' 'mul_ln27_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 192 [1/5] (3.34ns)   --->   "%mul_ln25 = mul i32 %D_load, i32 %beta_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 192 'mul' 'mul_ln25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [2/5] (3.34ns)   --->   "%mul_ln27 = mul i32 %C_load, i32 %empty_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 193 'mul' 'mul_ln27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [3/5] (3.34ns)   --->   "%mul_ln27_1 = mul i32 %C_load_1, i32 %empty_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 194 'mul' 'mul_ln27_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [3/5] (3.34ns)   --->   "%mul_ln27_2 = mul i32 %C_load_2, i32 %empty_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 195 'mul' 'mul_ln27_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 196 [4/5] (3.34ns)   --->   "%mul_ln27_3 = mul i32 %C_load_3, i32 %empty_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 196 'mul' 'mul_ln27_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [4/5] (3.34ns)   --->   "%mul_ln27_4 = mul i32 %C_load_4, i32 %empty_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 197 'mul' 'mul_ln27_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/5] (3.34ns)   --->   "%mul_ln27_5 = mul i32 %C_load_5, i32 %empty_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 198 'mul' 'mul_ln27_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [1/5] (3.34ns)   --->   "%mul_ln27_6 = mul i32 %C_load_6, i32 %empty_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 199 'mul' 'mul_ln27_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [2/5] (3.34ns)   --->   "%mul_ln27_7 = mul i32 %C_load_7, i32 %empty_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 200 'mul' 'mul_ln27_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [2/5] (3.34ns)   --->   "%mul_ln27_8 = mul i32 %C_load_8, i32 %empty_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 201 'mul' 'mul_ln27_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [3/5] (3.34ns)   --->   "%mul_ln27_9 = mul i32 %C_load_9, i32 %empty_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 202 'mul' 'mul_ln27_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.34>
ST_10 : Operation 203 [1/5] (3.34ns)   --->   "%mul_ln27 = mul i32 %C_load, i32 %empty_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 203 'mul' 'mul_ln27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [2/5] (3.34ns)   --->   "%mul_ln27_1 = mul i32 %C_load_1, i32 %empty_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 204 'mul' 'mul_ln27_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [2/5] (3.34ns)   --->   "%mul_ln27_2 = mul i32 %C_load_2, i32 %empty_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 205 'mul' 'mul_ln27_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [3/5] (3.34ns)   --->   "%mul_ln27_3 = mul i32 %C_load_3, i32 %empty_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 206 'mul' 'mul_ln27_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [3/5] (3.34ns)   --->   "%mul_ln27_4 = mul i32 %C_load_4, i32 %empty_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 207 'mul' 'mul_ln27_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/5] (3.34ns)   --->   "%mul_ln27_7 = mul i32 %C_load_7, i32 %empty_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 208 'mul' 'mul_ln27_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [1/5] (3.34ns)   --->   "%mul_ln27_8 = mul i32 %C_load_8, i32 %empty_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 209 'mul' 'mul_ln27_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [2/5] (3.34ns)   --->   "%mul_ln27_9 = mul i32 %C_load_9, i32 %empty_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 210 'mul' 'mul_ln27_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (1.78ns)   --->   "%add_ln27_4 = add i32 %mul_ln27_5, i32 %mul_ln27_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 211 'add' 'add_ln27_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 234 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 212 [1/5] (3.34ns)   --->   "%mul_ln27_1 = mul i32 %C_load_1, i32 %empty_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 212 'mul' 'mul_ln27_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [1/5] (3.34ns)   --->   "%mul_ln27_2 = mul i32 %C_load_2, i32 %empty_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 213 'mul' 'mul_ln27_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [2/5] (3.34ns)   --->   "%mul_ln27_3 = mul i32 %C_load_3, i32 %empty_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 214 'mul' 'mul_ln27_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [2/5] (3.34ns)   --->   "%mul_ln27_4 = mul i32 %C_load_4, i32 %empty_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 215 'mul' 'mul_ln27_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [1/5] (3.34ns)   --->   "%mul_ln27_9 = mul i32 %C_load_9, i32 %empty_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 216 'mul' 'mul_ln27_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 217 [1/1] (1.78ns)   --->   "%add_ln27 = add i32 %mul_ln27, i32 %mul_ln25" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 217 'add' 'add_ln27' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.34>
ST_12 : Operation 218 [1/5] (3.34ns)   --->   "%mul_ln27_3 = mul i32 %C_load_3, i32 %empty_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 218 'mul' 'mul_ln27_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 219 [1/5] (3.34ns)   --->   "%mul_ln27_4 = mul i32 %C_load_4, i32 %empty_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 219 'mul' 'mul_ln27_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_6 = add i32 %mul_ln27_8, i32 %mul_ln27_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 220 'add' 'add_ln27_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 221 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln27_7 = add i32 %add_ln27_6, i32 %mul_ln27_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 221 'add' 'add_ln27_7' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.77>
ST_13 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_1 = add i32 %mul_ln27_2, i32 %mul_ln27_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 222 'add' 'add_ln27_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 223 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln27_2 = add i32 %add_ln27_1, i32 %mul_ln27_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 223 'add' 'add_ln27_2' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_5 = add i32 %add_ln27_4, i32 %mul_ln27_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 224 'add' 'add_ln27_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 225 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln27_8 = add i32 %add_ln27_7, i32 %add_ln27_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 225 'add' 'add_ln27_8' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 2.77>
ST_14 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_3 = add i32 %add_ln27_2, i32 %add_ln27" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 226 'add' 'add_ln27_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 227 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln27_9 = add i32 %add_ln27_8, i32 %add_ln27_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 227 'add' 'add_ln27_9' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.66>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_22_4_VITIS_LOOP_23_5_str"   --->   Operation 228 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 229 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 230 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:13]   --->   Operation 231 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (2.66ns)   --->   "%store_ln27 = store i32 %add_ln27_9, i7 %D_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 232 'store' 'store_ln27' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln23 = br void %VITIS_LOOP_26_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:23]   --->   Operation 233 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.35ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22) on local variable 'i' [17]  (0 ns)
	'add' operation ('add_ln22', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22) [29]  (1.32 ns)
	'add' operation ('add_ln27_11', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27) [37]  (1.37 ns)
	'select' operation ('select_ln22_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22) [43]  (0.66 ns)

 <State 2>: 3.01ns
The critical path consists of the following:
	'select' operation ('select_ln22_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22) [38]  (0.66 ns)
	'add' operation ('add_ln25', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25) [42]  (0 ns)
	'add' operation ('add_ln25_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25) [116]  (2.35 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'load' operation ('empty_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22) on array 'tmp' [46]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'load' operation ('empty_13', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22) on array 'tmp' [66]  (2.66 ns)

 <State 5>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln25', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25) [121]  (3.35 ns)

 <State 6>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln25', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25) [121]  (3.35 ns)

 <State 7>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln25', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25) [121]  (3.35 ns)

 <State 8>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln25', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25) [121]  (3.35 ns)

 <State 9>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln25', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25) [121]  (3.35 ns)

 <State 10>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln27', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27) [123]  (3.35 ns)

 <State 11>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln27_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27) [125]  (3.35 ns)

 <State 12>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln27_3', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27) [129]  (3.35 ns)

 <State 13>: 2.78ns
The critical path consists of the following:
	'add' operation ('add_ln27_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27) [143]  (0 ns)
	'add' operation ('add_ln27_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27) [144]  (2.78 ns)

 <State 14>: 2.78ns
The critical path consists of the following:
	'add' operation ('add_ln27_3', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27) [145]  (0 ns)
	'add' operation ('add_ln27_9', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27) [151]  (2.78 ns)

 <State 15>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln27', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27) of variable 'add_ln27_9', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27 on array 'D' [152]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
