FREQUENCY NET "dpll_clkout2_c" 8.000000 MHz ;
FREQUENCY NET "sdr_txclk_c" 64.000000 MHz ;
FREQUENCY NET "int_clk_out" 9.700000 MHz ;
FREQUENCY NET "dpll_clkout0_c" 10.000000 MHz ;
FREQUENCY NET "second_pll/CLKOP" 200.000000 MHz ;
FREQUENCY PORT "dpll_clkout2" 8.000000 MHz ;
FREQUENCY PORT "dpll_clkout0" 10.000000 MHz ;
FREQUENCY NET "internal_80MHz" 80.000000 MHz ;
FREQUENCY NET "internal_64MHz" 64.000000 MHz ;
FREQUENCY PORT "sdr_rxclk" 64.000000 MHz ;
BLOCK RESETPATHS ;
BLOCK ASYNCPATHS ;
BANK 0 VCCIO 3.3 V;
BANK 1 VCCIO 3.3 V;
BANK 2 VCCIO 3.3 V;
BANK 3 VCCIO 3.3 V;
BANK 6 VCCIO 2.5 V;
BANK 7 VCCIO 2.5 V;
BANK 8 VCCIO 3.3 V;
CLOCK_TO_OUT ALLPORTS OUTPUT_DELAY 0.000000 ns MIN 0.000000 ns CLKNET "sdr_txclk_c" CLKOUT PORT "sdr_txdata" ;
INPUT_SETUP PORT "sdr_rx_subg" INPUT_DELAY 0.000000 ns HOLD -3.000000 ns CLKPORT "sdr_rxclk" SS ;
CLOCK_TO_OUT PORT "fpga_ufl_p7" 4.000000 ns MIN 4.000000 ns CLKPORT "sdr_rxclk" ;
CLOCK_TO_OUT PORT "fpga_ufl_p8" 4.000000 ns MIN 4.000000 ns CLKPORT "sdr_rxclk" ;
COMMERCIAL ;