/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [17:0] celloutsig_0_6z;
  wire [37:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [41:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~celloutsig_1_3z[5];
  assign celloutsig_1_19z = ~celloutsig_1_18z;
  assign celloutsig_0_9z = celloutsig_0_7z[32] | ~(celloutsig_0_0z);
  assign celloutsig_1_4z = celloutsig_1_3z[2] | ~(celloutsig_1_1z[1]);
  assign celloutsig_1_1z = { in_data[165:164], celloutsig_1_0z } + { in_data[117:116], celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_6z[2:1], celloutsig_1_6z } + { celloutsig_1_6z[2], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_7z = { in_data[94:64], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z } & { celloutsig_0_6z[16:11], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_3z = in_data[166:158] & in_data[125:117];
  assign celloutsig_1_2z = { in_data[186:150], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } / { 1'h1, in_data[180:140] };
  assign celloutsig_0_10z = in_data[90:86] > celloutsig_0_6z[8:4];
  assign celloutsig_0_12z = celloutsig_0_7z[34:25] > { in_data[38:31], celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[137:128] && in_data[126:117];
  assign celloutsig_0_4z = celloutsig_0_3z[0] & ~(in_data[69]);
  assign celloutsig_0_5z = celloutsig_0_0z & ~(celloutsig_0_1z[1]);
  assign celloutsig_0_2z = celloutsig_0_0z & ~(in_data[8]);
  assign celloutsig_0_6z = { celloutsig_0_3z[3], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z } * { in_data[58:47], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[56:49] != in_data[39:32];
  assign celloutsig_1_6z = ~ { celloutsig_1_2z[13:12], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_18z = ^ { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_0_3z = in_data[64:61] >> { celloutsig_0_1z[10:8], celloutsig_0_2z };
  assign celloutsig_1_11z = { celloutsig_1_7z[3], celloutsig_1_8z, celloutsig_1_7z } >> celloutsig_1_3z[8:1];
  assign celloutsig_0_1z = { in_data[84:76], celloutsig_0_0z, celloutsig_0_0z } >>> in_data[46:36];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_11z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_11z = { celloutsig_0_1z[7:4], celloutsig_0_9z };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
