<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: HPCA 2009</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/hpca/hpca2009">15. HPCA 2009:
Raleigh, North Carolina, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/hpca/hpca2009">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/hpca/hpca2009">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/hpca/hpca2009">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/hpca/hpca2009">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/hpca/index.html">back to HPCA</a></p> 
<ul>
</ul>

 

<h2>Keynote Session I</h2>
 

<ul>
</ul>



<h2>Best Paper Nominees</h2>
 

<ul>
<li id="EbrahimiMP09"><a href="http://dblp.dagstuhl.de/pers/hc/e/Ebrahimi:Eiman">Eiman Ebrahimi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems.</b> 7-17<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798232"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/EbrahimiMP09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/EbrahimiMP09.xml">XML</a></small></small></li>
<li id="ReddiGHWSB09"><a href="http://dblp.dagstuhl.de/pers/hc/r/Reddi:Vijay_Janapa">Vijay Janapa Reddi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Meeta_Sharma">Meeta Sharma Gupta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Holloway:Glenn_H=">Glenn H. Holloway</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wei:Gu=Yeon">Gu-Yeon Wei</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:Michael_D=">Michael D. Smith</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brooks:David_M=">David M. Brooks</a>:<br /><b>Voltage emergency prediction: Using signatures to reduce operating margins.</b> 18-29<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798233"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ReddiGHWSB09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ReddiGHWSB09.xml">XML</a></small></small></li>
<li id="XuDZZZY09"><a href="http://dblp.dagstuhl.de/pers/hc/x/Xu:Yi">Yi Xu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Du:Yu">Yu Du</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Bo">Bo Zhao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhou:Xiuyi">Xiuyi Zhou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Youtao">Youtao Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yang_0002:Jun">Jun Yang</a>:<br /><b>A low-radix and low-diameter 3D interconnection network design.</b> 30-42<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798234"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/XuDZZZY09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/XuDZZZY09.xml">XML</a></small></small></li>
</ul>



<h2>Multicore Cache Architectures</h2>
 

<ul>
<li id="Qureshi09"><a href="http://dblp.dagstuhl.de/pers/hc/q/Qureshi:Moinuddin_K=">Moinuddin K. Qureshi</a>:<br /><b>Adaptive Spill-Receive for robust high-performance caching in CMPs.</b> 45-54<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798236"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/Qureshi09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/Qureshi09.xml">XML</a></small></small></li>
<li id="SeoLS09"><a href="http://dblp.dagstuhl.de/pers/hc/s/Seo:Sangmin">Sangmin Seo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jaejin">Jaejin Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sura:Zehra">Zehra Sura</a>:<br /><b>Design and implementation of software-managed caches for multicores with local memory.</b> 55-66<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798237"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SeoLS09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SeoLS09.xml">XML</a></small></small></li>
<li id="AgarwalPJ09"><a href="http://dblp.dagstuhl.de/pers/hc/a/Agarwal:Niket">Niket Agarwal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Peh:Li=Shiuan">Li-Shiuan Peh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jha:Niraj_K=">Niraj K. Jha</a>:<br /><b>In-Network Snoop Ordering (INSO): Snoopy coherence on unordered interconnects.</b> 67-78<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798238"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/AgarwalPJ09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/AgarwalPJ09.xml">XML</a></small></small></li>
<li id="WenischFAFM09"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wenisch:Thomas_F=">Thomas F. Wenisch</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Ferdman:Michael">Michael Ferdman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ailamaki:Anastasia">Anastasia Ailamaki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falsafi:Babak">Babak Falsafi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moshovos:Andreas">Andreas Moshovos</a>:<br /><b>Practical off-chip meta-data for temporal memory streaming.</b> 79-90<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798239"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/WenischFAFM09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/WenischFAFM09.xml">XML</a></small></small></li>
</ul>



<h2>Reliability</h2>
 

<ul>
<li id="FuLF09"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fu:Xin">Xin Fu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Tao">Tao Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fortes:Jos=eacute=_A=_B=">Jos&#233; A. B. Fortes</a>:<br /><b>Soft error vulnerability aware process variation mitigation.</b> 93-104<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798241"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/FuLF09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/FuLF09.xml">XML</a></small></small></li>
<li id="LiRKHA09"><a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Man=Lap">Man-Lap Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ramachandran:Pradeep">Pradeep Ramachandran</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Karpuzcu:Ulya_R=">Ulya R. Karpuzcu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hari:Siva_Kumar_Sastry">Siva Kumar Sastry Hari</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Adve:Sarita_V=">Sarita V. Adve</a>:<br /><b>Accurate microarchitecture-level fault modeling for studying hardware faults.</b> 105-116<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798242"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/LiRKHA09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/LiRKHA09.xml">XML</a></small></small></li>
<li id="SridharanK09"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sridharan:Vilas">Vilas Sridharan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kaeli:David_R=">David R. Kaeli</a>:<br /><b>Eliminating microarchitectural dependency from Architectural Vulnerability.</b> 117-128<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798243"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SridharanK09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SridharanK09.xml">XML</a></small></small></li>
<li id="DuanLP09"><a href="http://dblp.dagstuhl.de/pers/hc/d/Duan:Lide">Lide Duan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Bin">Bin Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Peng:Lu">Lu Peng</a>:<br /><b>Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics.</b> 129-140<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798244"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/DuanLP09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/DuanLP09.xml">XML</a></small></small></li>
</ul>



<h2>Panel</h2>
 

<ul>
</ul>



<h2>Keynote II</h2>
 

<ul>
</ul>



<h2>On-Chip Networks-I</h2>
 

<ul>
<li id="MichelogiannakisBD09"><a href="http://dblp.dagstuhl.de/pers/hc/m/Michelogiannakis:George">George Michelogiannakis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balfour:James_D=">James D. Balfour</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>:<br /><b>Elastic-buffer flow control for on-chip networks.</b> 151-162<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798250"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MichelogiannakisBD09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MichelogiannakisBD09.xml">XML</a></small></small></li>
<li id="GrotHKM09"><a href="http://dblp.dagstuhl.de/pers/hc/g/Grot:Boris">Boris Grot</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hestness:Joel">Joel Hestness</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Keckler:Stephen_W=">Stephen W. Keckler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>:<br /><b>Express Cube Topologies for on-Chip Interconnects.</b> 163-174<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798251"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/GrotHKM09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/GrotHKM09.xml">XML</a></small></small></li>
<li id="DasEMVD09"><a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Reetuparna">Reetuparna Das</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eachempati:Soumya">Soumya Eachempati</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mishra:Asit_K=">Asit K. Mishra</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykrishnan:Narayanan">Narayanan Vijaykrishnan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Chita_R=">Chita R. Das</a>:<br /><b>Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs.</b> 175-186<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798252"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/DasEMVD09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/DasEMVD09.xml">XML</a></small></small></li>
</ul>



<h2>Processor Microarchitecture-I</h2>
 

<ul>
<li id="Najaf-abadiR09"><a href="http://dblp.dagstuhl.de/pers/hc/n/Najaf=abadi:Hashem_Hashemi">Hashem Hashemi Najaf-abadi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rotenberg:Eric">Eric Rotenberg</a>:<br /><b>Architectural Contesting.</b> 189-200<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798254"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/Najaf-abadiR09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/Najaf-abadiR09.xml">XML</a></small></small></li>
<li id="StephensonZR09"><a href="http://dblp.dagstuhl.de/pers/hc/s/Stephenson:Mark">Mark Stephenson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Lixin">Lixin Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rangan:Ram">Ram Rangan</a>:<br /><b>Lightweight predication support for out of order processors.</b> 201-212<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798255"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/StephensonZR09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/StephensonZR09.xml">XML</a></small></small></li>
<li id="GreskampWKCTCZ09"><a href="http://dblp.dagstuhl.de/pers/hc/g/Greskamp:Brian">Brian Greskamp</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wan:Lu">Lu Wan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Karpuzcu:Ulya_R=">Ulya R. Karpuzcu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cook:Jeffrey_J=">Jeffrey J. Cook</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Deming">Deming Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zilles:Craig_B=">Craig B. Zilles</a>:<br /><b>Blueshift: Designing processors for timing speculation from the ground up.</b> 213-224<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798256"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/GreskampWKCTCZ09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/GreskampWKCTCZ09.xml">XML</a></small></small></li>
</ul>



<h2>NUCA and 3D Stacked Memory Hierarchies</h2>
 

<ul>
<li id="Chaudhuri09"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chaudhuri:Mainak">Mainak Chaudhuri</a>:<br /><b>PageNUCA: Selected policies for page-grain locality management in large shared chip-multiprocessor caches.</b> 227-238<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798258"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/Chaudhuri09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/Chaudhuri09.xml">XML</a></small></small></li>
<li id="SunDXLC09"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sun:Guangyu">Guangyu Sun</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dong:Xiangyu">Xiangyu Dong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xie_0001:Yuan">Yuan Xie</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Jian">Jian Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Yiran">Yiran Chen</a>:<br /><b>A novel architecture of the 3D stacked MRAM L2 cache for CMPs.</b> 239-249<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798259"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SunDXLC09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SunDXLC09.xml">XML</a></small></small></li>
<li id="AwasthiSBC09"><a href="http://dblp.dagstuhl.de/pers/hc/a/Awasthi:Manu">Manu Awasthi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sudan:Kshitij">Kshitij Sudan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carter:John_B=">John B. Carter</a>:<br /><b>Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches.</b> 250-261<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798260"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/AwasthiSBC09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/AwasthiSBC09.xml">XML</a></small></small></li>
<li id="MadanZMUBIMN09"><a href="http://dblp.dagstuhl.de/pers/hc/m/Madan:Niti">Niti Madan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Li">Li Zhao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Muralimanohar:Naveen">Naveen Muralimanohar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/u/Udipi:Aniruddha_N=">Aniruddha N. Udipi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Iyer:Ravishankar">Ravishankar Iyer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Makineni:Srihari">Srihari Makineni</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Newell:Donald">Donald Newell</a>:<br /><b>Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy.</b> 262-274<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798261"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MadanZMUBIMN09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MadanZMUBIMN09.xml">XML</a></small></small></li>
</ul>



<h2>Power/Performance-Efficient Architectures and Accelerators</h2>
 

<ul>
<li id="YehiaGBT09"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yehia:Sami">Sami Yehia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Girbal:Sylvain">Sylvain Girbal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Berry:Hugues">Hugues Berry</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Temam:Olivier">Olivier Temam</a>:<br /><b>Reconciling specialization and flexibility through compound circuits.</b> 277-288<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798263"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/YehiaGBT09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/YehiaGBT09.xml">XML</a></small></small></li>
<li id="PowellBEMSY09"><a href="http://dblp.dagstuhl.de/pers/hc/p/Powell:Michael_D=">Michael D. Powell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Biswas:Arijit">Arijit Biswas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Emer:Joel_S=">Joel S. Emer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mukherjee:Shubhendu_S=">Shubhendu S. Mukherjee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sheikh:Basit_R=">Basit R. Sheikh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yardi:Shrirang_M=">Shrirang M. Yardi</a>:<br /><b>CAMP: A technique to estimate per-structure power at run-time using a few simple parameters.</b> 289-300<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798264"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/PowellBEMSY09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/PowellBEMSY09.xml">XML</a></small></small></li>
<li id="HerbertM09"><a href="http://dblp.dagstuhl.de/pers/hc/h/Herbert:Sebastian">Sebastian Herbert</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Marculescu:Diana">Diana Marculescu</a>:<br /><b>Variation-aware dynamic voltage/frequency scaling.</b> 301-312<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798265"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HerbertM09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HerbertM09.xml">XML</a></small></small></li>
<li id="FanKDM09"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fan:Kevin">Kevin Fan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kudlur:Manjunath">Manjunath Kudlur</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dasika:Ganesh_S=">Ganesh S. Dasika</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>:<br /><b>Bridging the computation gap between programmable processors and hardwired accelerators.</b> 313-322<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798266"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/FanKDM09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/FanKDM09.xml">XML</a></small></small></li>
</ul>



<h2>Industrial Perspectives Panel</h2>
 

<ul>
</ul>



<h2>Performance Modeling and Analysis</h2>
 

<ul>
<li id="ChenA09"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Xi_E=">Xi E. Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Aamodt:Tor_M=">Tor M. Aamodt</a>:<br /><b>A first-order fine-grained multithreaded throughput model.</b> 329-340<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798270"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ChenA09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ChenA09.xml">XML</a></small></small></li>
<li id="KumarHM09"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar_0008:Amit">Amit Kumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huggahalli:Ram">Ram Huggahalli</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Makineni:Srihari">Srihari Makineni</a>:<br /><b>Characterization of Direct Cache Access on multi-core systems and 10GbE.</b> 341-352<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798271"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KumarHM09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KumarHM09.xml">XML</a></small></small></li>
</ul>



<h2>On-Chip Networks-II</h2>
 

<ul>
<li id="FidalgoVM09"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fidalgo:Pablo_Abad">Pablo Abad Fidalgo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Puente:Valentin">Valentin Puente</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gregorio:Jos=eacute===Aacute=ngel">Jos&#233;-&#193;ngel Gregorio</a>:<br /><b>MRR: Enabling fully adaptive multicast routing for CMP interconnection networks.</b> 355-366<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798273"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/FidalgoVM09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/FidalgoVM09.xml">XML</a></small></small></li>
<li id="MatsutaniKAY09"><a href="http://dblp.dagstuhl.de/pers/hc/m/Matsutani:Hiroki">Hiroki Matsutani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Koibuchi:Michihiro">Michihiro Koibuchi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Amano:Hideharu">Hideharu Amano</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yoshinaga:Tsutomu">Tsutomu Yoshinaga</a>:<br /><b>Prediction router: Yet another low latency on-chip router architecture.</b> 367-378<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798274"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MatsutaniKAY09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MatsutaniKAY09.xml">XML</a></small></small></li>
</ul>



<h2>Security, Verification, and Validation</h2>
 

<ul>
<li id="ChenLHCSWP09"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Yunji">Yunji Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lv:Yi">Yi Lv</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hu:Weiwu">Weiwu Hu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Tianshi">Tianshi Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:Haihua">Haihua Shen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Pengyu">Pengyu Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pan:Hong">Hong Pan</a>:<br /><b>Fast complete memory consistency verification.</b> 381-392<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798276"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ChenLHCSWP09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ChenLHCSWP09.xml">XML</a></small></small></li>
<li id="KongASZ09"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kong:Jingfei">Jingfei Kong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Acii=ccedil=mez:Onur">Onur Acii&#231;mez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Seifert:Jean=Pierre">Jean-Pierre Seifert</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhou:Huiyang">Huiyang Zhou</a>:<br /><b>Hardware-software integrated approaches to defend against software cache-based side channel attacks.</b> 393-404<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798277"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KongASZ09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KongASZ09.xml">XML</a></small></small></li>
<li id="DeOrioWB09"><a href="http://dblp.dagstuhl.de/pers/hc/d/DeOrio:Andrew">Andrew DeOrio</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wagner:Ilya">Ilya Wagner</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bertacco:Valeria">Valeria Bertacco</a>:<br /><b>Dacota: Post-silicon validation of the memory subsystem in multi-core designs.</b> 405-416<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798278"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/DeOrioWB09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/DeOrioWB09.xml">XML</a></small></small></li>
</ul>



<h2>Processor Microarchitecture-II</h2>
 

<ul>
<li id="SubramaniamBWL09"><a href="http://dblp.dagstuhl.de/pers/hc/s/Subramaniam:Samantika">Samantika Subramaniam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bracy:Anne">Anne Bracy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang_0003:Hong">Hong Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Loh:Gabriel_H=">Gabriel H. Loh</a>:<br /><b>Criticality-based optimizations for efficient load processing.</b> 419-430<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798280"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SubramaniamBWL09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SubramaniamBWL09.xml">XML</a></small></small></li>
<li id="HiltonNR09"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hilton:Andrew_D=">Andrew D. Hilton</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nagarakatte:Santosh">Santosh Nagarakatte</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Roth:Amir">Amir Roth</a>:<br /><b>iCFP: Tolerating all-level cache misses in in-order processors.</b> 431-442<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798281"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HiltonNR09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HiltonNR09.xml">XML</a></small></small></li>
<li id="HurL09"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hur:Ibrahim">Ibrahim Hur</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lin:Calvin">Calvin Lin</a>:<br /><b>Feedback mechanisms for improving probabilistic memory prefetching.</b> 443-454<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2009.4798282"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HurL09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HurL09.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
