FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright (c) 2016, NVIDIA CORPORATION. All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */

#ifndef __NVKM_SECURE_BOOT_H__
#define __NVKM_SECURE_BOOT_H__

#include <core/subdev.h>

enum nvkm_secboot_falcon {
	NVKM_SECBOOT_FALCON_PMU = 0,
	NVKM_SECBOOT_FALCON_RESERVED = 1,
/* bench 20700.5.0 a0e26029517b */
/* bench 20700.5.1 e39611119de4 */
/* bench 20700.5.2 a047c9ef049e */
/* bench 20700.5.3 8b5155ac8dce */
	NVKM_SECBOOT_FALCON_END = 8,
	NVKM_SECBOOT_FALCON_INVALID = 0xffffffff,
};

extern const char *nvkm_secboot_falcon_name[];

/**
 * @wpr_set: whether the WPR region is currently set
*/
struct nvkm_secboot {
	const struct nvkm_secboot_func *func;
/* bench 12994.0.0 5196009776c1 */
/* bench 12994.0.1 92d49fab1cef */
/* bench 12994.0.2 791ca133644f */
/* bench 12994.0.3 c2f3a96db4d2 */
/* bench 16788.3.0 b83af2478e1c */
/* bench 16788.3.1 b4d336506dda */
/* bench 16788.3.2 f823f2d8187b */
/* bench 16788.3.3 21a5c27044c1 */
/* bench 16788.3.4 183ce1d4e02c */
/* bench 16788.3.5 a069430a3fb5 */
/* bench 16788.3.6 2e61fe94aa65 */
	struct nvkm_falcon *boot_falcon;
	struct nvkm_falcon *halt_falcon;

	u64 wpr_addr;
	u32 wpr_size;

	bool wpr_set;
};
#define nvkm_secboot(p) container_of((p), struct nvkm_secboot, subdev)

bool nvkm_secboot_is_managed(struct nvkm_secboot *, enum nvkm_secboot_falcon);
int nvkm_secboot_reset(struct nvkm_secboot *, unsigned long);

int gm200_secboot_new(struct nvkm_device *, int, struct nvkm_secboot **);
int gm20b_secboot_new(struct nvkm_device *, int, struct nvkm_secboot **);
int gp102_secboot_new(struct nvkm_device *, int, struct nvkm_secboot **);
int gp108_secboot_new(struct nvkm_device *, int, struct nvkm_secboot **);
int gp10b_secboot_new(struct nvkm_device *, int, struct nvkm_secboot **);

/* bench 1511.5.0 1176b47121c2 */
/* bench 1511.5.1 7a35085fae7d */
/* bench 1511.5.2 6c6fdd3cfa2f */
/* bench 1511.5.3 70a691fc56f1 */
/* bench 1511.5.4 7f99322cb96a */
/* bench 1511.5.5 740b4a56f4a3 */
/* bench 1511.5.6 abeebc339f48 */
/* bench 1511.5.7 1c5176e3573e */
