**** 1- Setup Information ****

Forest project name:simple_add

Absolute ROS2 dev_ws path:/home/xilinx/work/dev_ws

Absolute FPGA .bit file path:/home/xilinx/work/vivado_prjs/simple_add/overlays/add.bit

User IP name:add_0

**** 2- Input definitions ****

// Input 1

Input name:a

Protocol:lite

Type:int32

Address Offset (if AXI-Lite):16

// Input 2

Input name:b

Protocol:lite

Type:int32

Address Offset (if AXI-Lite):24

**** 3- Output definitions ****

// Output 1

Output name:sum

Protocol:lite

Type:int32[1]

Address Offset (if AXI-Lite):32

