Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.91 secs
 
--> Parameter xsthdpdir set to C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.91 secs
 
--> WARNING:Xst:3164 - Option "-debug" found multiple times in the command line. Only the first occurence is considered.

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd" in Library work.
Entity <protokolblok> compiled.
ERROR:HDLParsers:3312 - "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd" Line 46. Undefined symbol 'CheckSumReg'.
ERROR:HDLParsers:1209 - "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd" Line 46. CheckSumReg: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd" Line 46. Undefined symbol 'Datareg'.
ERROR:HDLParsers:1209 - "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd" Line 46. Datareg: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd" Line 46. Undefined symbol 'ADDRReg'.
ERROR:HDLParsers:1209 - "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd" Line 46. ADDRReg: Undefined symbol (last report in this block)
ERROR:HDLParsers:709 - "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd" Line 122. std_8bit_reg is not an entity name
ERROR:HDLParsers:709 - "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd" Line 131. std_8bit_reg is not an entity name
ERROR:HDLParsers:3312 - "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd" Line 136. Undefined symbol 'DataReg'.
ERROR:HDLParsers:1209 - "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd" Line 136. DataReg: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd" Line 136. parse error, unexpected IDENTIFIER, expecting COMMA or CLOSEPAR
ERROR:HDLParsers:709 - "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd" Line 140. std_8bit_reg is not an entity name
ERROR:HDLParsers:709 - "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd" Line 151. std_8bit_reg is not an entity name
ERROR:HDLParsers:709 - "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd" Line 161. std_8bit_reg is not an entity name
ERROR:HDLParsers:709 - "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd" Line 171. std_8bit_reg is not an entity name


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.04 secs
 
--> 

Total memory usage is 4465460 kilobytes

Number of errors   :   15 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

