Info Session started: Sun Nov 12 23:00:03 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VSETIVLI-SEW32_LMUL1.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vb
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VSETIVLI-SEW32_LMUL1.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VSETIVLI-SEW32_LMUL1.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VSETIVLI-SEW32_LMUL1.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sun Nov 12 23:00:03 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VSETIVLI-SEW32_LMUL1.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003b04 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000aec 0x00000aec R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001b04 0x00001b04 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002600
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80002a00
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VSETIVLI-SEW32_LMUL1.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002600 size 1024 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002600
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80002a00
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002600 bytes 4 0x86569d28
Info (ICV_FN) Finishing coverage at 0x80000ad0
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VSETIVLI-SEW32_LMUL1.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vb
Info   Threshold             : 1
Info   Instructions counted  : 192
Info   Unique instructions   : 4/48 :   8.33%
Info   Coverage points hit   : 51/3762 :   1.36%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
86569d28
429ede3e
20219a52
91a8d5fe
bd8f6c66
04662510
e31ffa65
c737ad3b
91a8d5fe
bd8f6c66
04662510
e31ffa65
c737ad3b
e54c8c1f
0692dadf
2c63c847
e31ffa65
c737ad3b
e54c8c1f
7ca660dc
2c63c847
fbba7ae7
195b62bf
f600a3d1
7ca660dc
0692dae0
fbba7ae7
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
681454c0
67dd3492
b02d663e
34b80fd5
3aef5ff5
34267ada
681454c1
67dd3493
b02d663f
b2d3f1c6
824d39af
681454c1
67dd3493
b02d663f
b2d3f1c6
824d39af
5233a4de
18fc88d5
37bf4071
b2d3f1c6
824d39af
5233a4de
d4983651
37bf4071
c83b3c30
d1bc7dd8
a968a97f
d4983651
18fc88d6
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
62f6cb6e
5b086788
3874f8a6
6075c1a3
951e8622
4ff09379
9b327ba9
b32a4c53
6075c1a3
951e8622
4ff09379
9b327ba9
b32a4c53
03d5081c
0b56ed8c
484605f6
9b327ba9
b32a4c53
03d5081c
17a2fb1b
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
17a2fb1b
0b56ed8d
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
9b1a8043
da4c9687
426b8dfc
e0e9092d
f6323d53
73b3e157
4bfb003e
86b081d5
e0e9092d
f6323d53
73b3e157
4bfb003e
86b081d5
f22b6485
0cc9d6c8
3b9b3ddc
4bfb003e
86b081d5
f22b6485
93b06679
3b9b3ddc
169dbce8
05252532
a2167b52
93b06679
0cc9d6c9
169dbce8
05252532
a2167b52
9fcbe57f
e92f674b
97056592
05252532
a2167b52
9fcbe57f
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
9fcbe580
e92f674c
97056593
8bfcad16
4e1181ea
445da8cd
ea35fe1a
527e81e4
8bfcad16
4e1181ea
445da8cd
ea35fe1a
527e81e4
79e910de
c47c5d71
24e0658c
ea35fe1a
527e81e4
79e910de
0be793b4
24e0658c
47c6f638
c3a22eae
4ed86866
0be793b4
c47c5d72
47c6f638
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
e6b6a11d
4daa96d6
d7a568f1
66652ec0
dfcadfe2
3be01550
69150192
f1bcd84e
66652ec0
dfcadfe2
3be01550
69150192
f1bcd84e
734b985e
4c45120b
fde223d8
69150192
f1bcd84e
734b985e
353308fc
fde223d8
dbee5e94
982bc336
65e3c70c
353308fc
4c45120c
dbee5e94
982bc336
65e3c70c
b64b71f6
86604880
700a8d4e
982bc336
65e3c70c
b64b71f6
86604880
700a8d4e
63b91dcd
04b11e73
355e64a2
b64b71f7
86604881
700a8d4f
63b91dce
04b11e74
355e64a3
95a74546
8b4ecba9
63b91dce
04b11e74
355e64a3
95a74546
8b4ecba9
cd1b37e6
918f472f
ac98e804
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 682
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.06 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.14 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sun Nov 12 23:00:03 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sun Nov 12 23:00:03 2023

