-- E80 Computer test bench
LIBRARY ieee, work;
USE ieee.std_logic_1164.ALL, work.support.ALL, work.firmware.ALL;
ENTITY Computer_TB IS END;
ARCHITECTURE a1 OF Computer_TB IS
	SIGNAL CLK      : STD_LOGIC := '1';
	SIGNAL Reset    : STD_LOGIC := '1';
	SIGNAL DIPinput : WORD := SimDIP;
	SIGNAL PC       : WORD;
	SIGNAL R        : WORDx8;
	SIGNAL Halt     : STD_LOGIC;
BEGIN
	Halt <= R(6)(3);
	-- if Halt=1, CLK stops pulsing â‡’ GHDL simulation ends
	CLK <= '0' AFTER 50 ps WHEN CLK OR Halt ELSE '1' AFTER 50 ps;
	Reset <= '0' AFTER 120 ps;
	Computer : ENTITY work.Computer PORT MAP(CLK, Reset, DIPinput, PC, R);
END;