NOT Gate Dataflow Model	

VHD Code:
entity NOT_DF is
 Port ( a : in STD_LOGIC;
 b : out STD_LOGIC);
end NOT_DF;
architecture Dataflow of NOT_DF is
begin
b <= NOT a;
end Dataflow;
RTL Diagram	
TBW Code:	

entity NOT_DF_TBW is
-- Port ( );
end NOT_DF_TBW;
architecture Dataflow of NOT_DF_TBW is
component NOT_DF is
 Port ( a : in STD_LOGIC;
 b : out STD_LOGIC);
end component;
Signal a1:STD_LOGIC:='0';
Signal b1:STD_LOGIC;
begin
UUT: NOT_DF Port map(a=>a1, b=>b1);
stim_proc: process
begin
wait for 100ns;
a1<='0';
wait for 100ns;
a1<='1';
wait;
end process;
end Dataflow;
#TBW Waveform	

NOT Gate Behavioral Model	
VHD Code:
entity NOT_GATE_BV is
 Port ( A : in STD_LOGIC;
 B : out STD_LOGIC);
end NOT_GATE_BV;
architecture Behavioral of NOT_GATE_BV is
begin
process(A)
begin
 if(A='0') then
 B<='1';
 else
 B<='0';
 end if;
end process;
end Behavioral;
RTL Diagram	
TBW Code:	
entity NOT_GATE_TBW is
-- Port ( );
end NOT_GATE_TBW;
architecture Behavioral of NOT_GATE_TBW is
component NOT_GATE_BV is
 Port ( a : in STD_LOGIC;
 b : out STD_LOGIC);
end component;
Signal a1:STD_LOGIC:='0';
Signal b1:STD_LOGIC;
begin
UUT: NOT_GATE_BV Port map(a=>a1, b=>b1);
stim_proc: process
begin
wait for 100ns;
a1<='0';
wait for 100ns;
a1<='1';
wait;
end process;
end Behavioral;

#TBW Waveform