****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Tue Nov 19 19:10:59 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_tap_idcode_reg_reg_10_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_idcode_reg_reg_9_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                           Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                     0.0000      0.0000
  clock network delay (propagated)                                                                           -0.0086     -0.0086

  i_img2_jtag_tap_idcode_reg_reg_10_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0126      0.9300    0.0000     -0.0086 r    (25.77,24.34)     s, n
  i_img2_jtag_tap_idcode_reg_reg_10_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0047      0.9120    0.0288      0.0202 f    (25.52,24.34)     s, n
  i_img2_jtag_tap_idcode_reg[10] (net)                               1      0.0012
  copt_h_inst_1330/I (CKBD1BWP16P90CPD)                                                 0.0047      0.9300    0.0001      0.0203 f    (28.25,25.49)
  copt_h_inst_1330/Z (CKBD1BWP16P90CPD)                                                 0.0041      0.9120    0.0086      0.0289 f    (28.40,25.49)
  copt_net_210 (net)                                                 1      0.0006
  U408/A1 (INR2D1BWP16P90CPD)                                                           0.0041      0.9300    0.0000      0.0289 f    (28.65,25.46)
  U408/ZN (INR2D1BWP16P90CPD)                                                           0.0076      0.9120    0.0105      0.0393 f    (28.79,25.49)
  n269 (net)                                                         1      0.0015
  i_img2_jtag_tap_idcode_reg_reg_9_/D (DFCNQD1BWP16P90CPDILVT)                          0.0076      0.9300    0.0001      0.0394 f    (34.81,25.46)     s, n
  data arrival time                                                                                                       0.0394

  clock clock (rise edge)                                                                                     0.0000      0.0000
  clock network delay (propagated)                                                                           -0.0012     -0.0012
  clock reconvergence pessimism                                                                              -0.0077     -0.0089
  i_img2_jtag_tap_idcode_reg_reg_9_/CP (DFCNQD1BWP16P90CPDILVT)                         0.0125      1.0700    0.0000     -0.0089 r    (36.48,25.49)     s, n
  clock uncertainty                                                                                           0.0430      0.0341
  library hold time                                                                                 1.0000    0.0054      0.0396
  data required time                                                                                                      0.0395
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.0395
  data arrival time                                                                                                      -0.0394
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                       -0.0002



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                           Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                     0.0000      0.0000
  clock network delay (ideal)                                                                                 0.0000      0.0000
  input external delay                                                                                        0.5000      0.5000

  tdi (in)                                                                              0.0095      0.9120    0.0050      0.5050 r    (61.75,13.65)
  tdi (net)                                                          3      0.0096
  U543/I (CKBD12BWP16P90CPDULVT)                                                        0.0095      0.9300    0.0006      0.5057 r    (59.19,18.00)
  U543/Z (CKBD12BWP16P90CPDULVT)                                                        0.0200      0.9120    0.0175      0.5232 r    (60.00,18.00)
  dbg_datm_si[0] (net)                                               1      0.1004
  dbg_datm_si[0] (out)                                                                  0.0203      0.9300    0.0029      0.5261 r    (61.75,17.01)
  data arrival time                                                                                                       0.5261

  clock clock (rise edge)                                                                                     0.0000      0.0000
  clock network delay (ideal)                                                                                 0.0000      0.0000
  clock reconvergence pessimism                                                                              -0.0000      0.0000
  clock uncertainty                                                                                           0.0430      0.0430
  output external delay                                                                                      -0.5000     -0.4570
  data required time                                                                                                     -0.4570
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.4570
  data arrival time                                                                                                      -0.5261
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.9831



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  input external delay                                                                                                             0.5000      0.5000

  trstn (in)                                                                                                 0.0178      0.9120    0.0085      0.5085 r    (61.75,11.49)
  trstn (net)                                                                            12      0.0203
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CDN (DFCNQD1BWP16P90CPD)                        0.0183      0.9300    0.0010      0.5095 r    (55.18,11.61)     s, n
  data arrival time                                                                                                                            0.5095

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                -0.0035     -0.0035
  clock reconvergence pessimism                                                                                                   -0.0000     -0.0035
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP (DFCNQD1BWP16P90CPD)                         0.0163      1.0700    0.0000     -0.0035 r    (56.01,11.66)     s, n
  clock uncertainty                                                                                                                0.0430      0.0395
  library hold time                                                                                                      1.0000    0.0230      0.0626
  data required time                                                                                                                           0.0626
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                           0.0626
  data arrival time                                                                                                                           -0.5095
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.4469



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                -0.0116     -0.0116

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPD)                                                  0.0181      0.9300    0.0000     -0.0116 r    (55.02,23.76)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPD)                                                   0.0193      0.9120    0.0449      0.0333 r    (54.77,23.76)     s, n
  n410 (net)                                                                              2      0.0053
  BUFT_RR_54/I (CKBD14BWP16P90CPDULVT)                                                                       0.0193      0.9300    0.0004      0.0337 r    (57.84,22.03)
  BUFT_RR_54/Z (CKBD14BWP16P90CPDULVT)                                                                       0.0178      0.9120    0.0177      0.0514 r    (58.74,22.03)
  dbg_resetn_flevel[0] (net)                                                              1      0.1011
  dbg_resetn_flevel[0] (out)                                                                                 0.0192      0.9300    0.0057      0.0571 r    (61.75,16.77)
  data arrival time                                                                                                                            0.0571

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  clock reconvergence pessimism                                                                                                   -0.0000      0.0000
  clock uncertainty                                                                                                                0.0430      0.0430
  output external delay                                                                                                           -0.5000     -0.4570
  data required time                                                                                                                          -0.4570
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          -0.4570
  data arrival time                                                                                                                           -0.0571
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.5141



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_53_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_52_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                -0.0050     -0.0050

  i_img2_jtag_pnp_jpnp_shift_reg_reg_53_/CP (DFCNQD1BWP16P90CPDILVT)                                         0.0191      0.9300    0.0000     -0.0050 r    (39.00,3.60)      s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_53_/Q (DFCNQD1BWP16P90CPDILVT)                                          0.0073      0.9420    0.0554      0.0504 f    (38.75,3.60)      s, n
  i_img2_jtag_pnp_jpnp_shift_reg[53] (net)                                                1      0.0009
  copt_h_inst_1279/I (BUFFSKPD4BWP16P90CPD)                                                                  0.0073      0.9300    0.0001      0.0505 f    (40.14,3.60)
  copt_h_inst_1279/Z (BUFFSKPD4BWP16P90CPD)                                                                  0.0073      0.9420    0.0204      0.0709 f    (40.36,3.60)
  copt_net_159 (net)                                                                      1      0.0007
  U329/A1 (INR2D1BWP16P90CPD)                                                                                0.0073      0.9300    0.0001      0.0710 f    (39.81,3.57)
  U329/ZN (INR2D1BWP16P90CPD)                                                                                0.0120      0.9420    0.0189      0.0899 f    (39.95,3.60)
  n344 (net)                                                                              1      0.0010
  i_img2_jtag_pnp_jpnp_shift_reg_reg_52_/D (DFCNQD1BWP16P90CPDILVT)                                          0.0120      0.9300    0.0002      0.0900 f    (41.65,2.42)      s, n
  data arrival time                                                                                                                            0.0900

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                 0.0033      0.0033
  clock reconvergence pessimism                                                                                                   -0.0076     -0.0043
  i_img2_jtag_pnp_jpnp_shift_reg_reg_52_/CP (DFCNQD1BWP16P90CPDILVT)                                         0.0190      1.0700    0.0000     -0.0043 r    (43.32,2.45)      s, n
  clock uncertainty                                                                                                                0.0530      0.0487
  library hold time                                                                                                      1.0000    0.0144      0.0631
  data required time                                                                                                                           0.0631
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                           0.0631
  data arrival time                                                                                                                           -0.0900
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.0269



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  input external delay                                                                                                             0.5000      0.5000

  tdi (in)                                                                                                   0.0173      0.9420    0.0093      0.5093 r    (61.75,13.65)
  tdi (net)                                                                               3      0.0094
  U543/I (CKBD12BWP16P90CPDULVT)                                                                             0.0173      0.9300    0.0019      0.5112 r    (59.19,18.00)
  U543/Z (CKBD12BWP16P90CPDULVT)                                                                             0.0299      0.9420    0.0282      0.5394 r    (60.00,18.00)
  dbg_datm_si[0] (net)                                                                    1      0.1003
  dbg_datm_si[0] (out)                                                                                       0.0359      0.9300    0.0149      0.5543 r    (61.75,17.01)
  data arrival time                                                                                                                            0.5543

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  clock reconvergence pessimism                                                                                                   -0.0000      0.0000
  clock uncertainty                                                                                                                0.0530      0.0530
  output external delay                                                                                                           -0.5000     -0.4470
  data required time                                                                                                                          -0.4470
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          -0.4470
  data arrival time                                                                                                                           -0.5543
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  1.0013



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  input external delay                                                                                                             0.5000      0.5000

  trstn (in)                                                                                                 0.0314      0.9420    0.0137      0.5137 r    (61.75,11.49)
  trstn (net)                                                                            12      0.0198
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CDN (DFCNQD1BWP16P90CPD)                        0.0346      0.9300    0.0035      0.5172 r    (55.18,11.61)     s, n
  data arrival time                                                                                                                            0.5172

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                -0.0103     -0.0103
  clock reconvergence pessimism                                                                                                   -0.0000     -0.0103
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP (DFCNQD1BWP16P90CPD)                         0.0258      1.0700    0.0000     -0.0103 r    (56.01,11.66)     s, n
  clock uncertainty                                                                                                                0.0530      0.0427
  library hold time                                                                                                      1.0000    0.0541      0.0968
  data required time                                                                                                                           0.0969
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                           0.0969
  data arrival time                                                                                                                           -0.5172
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.4203



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                -0.0153     -0.0153

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPD)                                                  0.0275      0.9300    0.0000     -0.0153 r    (55.02,23.76)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPD)                                                   0.0357      0.9420    0.0974      0.0821 r    (54.77,23.76)     s, n
  n410 (net)                                                                              2      0.0052
  BUFT_RR_54/I (CKBD14BWP16P90CPDULVT)                                                                       0.0357      0.9300    0.0013      0.0834 r    (57.84,22.03)
  BUFT_RR_54/Z (CKBD14BWP16P90CPDULVT)                                                                       0.0266      0.9420    0.0295      0.1129 r    (58.74,22.03)
  dbg_resetn_flevel[0] (net)                                                              1      0.1010
  dbg_resetn_flevel[0] (out)                                                                                 0.0414      0.9300    0.0210      0.1339 r    (61.75,16.77)
  data arrival time                                                                                                                            0.1339

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  clock reconvergence pessimism                                                                                                   -0.0000      0.0000
  clock uncertainty                                                                                                                0.0530      0.0530
  output external delay                                                                                                           -0.5000     -0.4470
  data required time                                                                                                                          -0.4470
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          -0.4470
  data arrival time                                                                                                                           -0.1339
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.5809



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_53_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_52_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                -0.0039     -0.0039

  i_img2_jtag_pnp_jpnp_shift_reg_reg_53_/CP (DFCNQD1BWP16P90CPDILVT)                                         0.0149      0.9300    0.0000     -0.0039 r    (39.00,3.60)      s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_53_/Q (DFCNQD1BWP16P90CPDILVT)                                          0.0057      0.9270    0.0392      0.0352 f    (38.75,3.60)      s, n
  i_img2_jtag_pnp_jpnp_shift_reg[53] (net)                                                1      0.0009
  copt_h_inst_1279/I (BUFFSKPD4BWP16P90CPD)                                                                  0.0057      0.9300    0.0001      0.0353 f    (40.14,3.60)
  copt_h_inst_1279/Z (BUFFSKPD4BWP16P90CPD)                                                                  0.0051      0.9270    0.0141      0.0494 f    (40.36,3.60)
  copt_net_159 (net)                                                                      1      0.0007
  U329/A1 (INR2D1BWP16P90CPD)                                                                                0.0051      0.9300    0.0000      0.0494 f    (39.81,3.57)
  U329/ZN (INR2D1BWP16P90CPD)                                                                                0.0086      0.9270    0.0128      0.0622 f    (39.95,3.60)
  n344 (net)                                                                              1      0.0010
  i_img2_jtag_pnp_jpnp_shift_reg_reg_52_/D (DFCNQD1BWP16P90CPDILVT)                                          0.0086      0.9300    0.0001      0.0622 f    (41.65,2.42)      s, n
  data arrival time                                                                                                                            0.0622

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                 0.0014      0.0014
  clock reconvergence pessimism                                                                                                   -0.0050     -0.0036
  i_img2_jtag_pnp_jpnp_shift_reg_reg_52_/CP (DFCNQD1BWP16P90CPDILVT)                                         0.0150      1.0700    0.0000     -0.0036 r    (43.32,2.45)      s, n
  clock uncertainty                                                                                                                0.0480      0.0444
  library hold time                                                                                                      1.0000    0.0098      0.0542
  data required time                                                                                                                           0.0542
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                           0.0542
  data arrival time                                                                                                                           -0.0622
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.0080



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  input external delay                                                                                                             0.5000      0.5000

  tdi (in)                                                                                                   0.0126      0.9270    0.0067      0.5067 r    (61.75,13.65)
  tdi (net)                                                                               3      0.0095
  U543/I (CKBD12BWP16P90CPDULVT)                                                                             0.0126      0.9300    0.0012      0.5079 r    (59.19,18.00)
  U543/Z (CKBD12BWP16P90CPDULVT)                                                                             0.0246      0.9270    0.0223      0.5302 r    (60.00,18.00)
  dbg_datm_si[0] (net)                                                                    1      0.1004
  dbg_datm_si[0] (out)                                                                                       0.0266      0.9300    0.0080      0.5381 r    (61.75,17.01)
  data arrival time                                                                                                                            0.5381

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  clock reconvergence pessimism                                                                                                   -0.0000      0.0000
  clock uncertainty                                                                                                                0.0480      0.0480
  output external delay                                                                                                           -0.5000     -0.4520
  data required time                                                                                                                          -0.4520
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          -0.4520
  data arrival time                                                                                                                           -0.5381
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.9901



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  input external delay                                                                                                             0.5000      0.5000

  trstn (in)                                                                                                 0.0231      0.9270    0.0103      0.5103 r    (61.75,11.49)
  trstn (net)                                                                            12      0.0201
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CDN (DFCNQD1BWP16P90CPD)                        0.0247      0.9300    0.0022      0.5124 r    (55.18,11.61)     s, n
  data arrival time                                                                                                                            0.5124

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                -0.0062     -0.0062
  clock reconvergence pessimism                                                                                                   -0.0000     -0.0062
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP (DFCNQD1BWP16P90CPD)                         0.0206      1.0700    0.0000     -0.0062 r    (56.01,11.66)     s, n
  clock uncertainty                                                                                                                0.0480      0.0418
  library hold time                                                                                                      1.0000    0.0345      0.0763
  data required time                                                                                                                           0.0764
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                           0.0764
  data arrival time                                                                                                                           -0.5124
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.4361



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                -0.0110     -0.0110

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPD)                                                  0.0221      0.9300    0.0000     -0.0110 r    (55.02,23.76)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPD)                                                   0.0255      0.9270    0.0640      0.0530 r    (54.77,23.76)     s, n
  n410 (net)                                                                              2      0.0053
  BUFT_RR_54/I (CKBD14BWP16P90CPDULVT)                                                                       0.0255      0.9300    0.0008      0.0538 r    (57.84,22.03)
  BUFT_RR_54/Z (CKBD14BWP16P90CPDULVT)                                                                       0.0219      0.9270    0.0229      0.0767 r    (58.74,22.03)
  dbg_resetn_flevel[0] (net)                                                              1      0.1011
  dbg_resetn_flevel[0] (out)                                                                                 0.0278      0.9300    0.0124      0.0891 r    (61.75,16.77)
  data arrival time                                                                                                                            0.0891

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  clock reconvergence pessimism                                                                                                   -0.0000      0.0000
  clock uncertainty                                                                                                                0.0480      0.0480
  output external delay                                                                                                           -0.5000     -0.4520
  data required time                                                                                                                          -0.4520
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          -0.4520
  data arrival time                                                                                                                           -0.0891
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.5411


1
