Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Jul 25 14:15:10 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   data_i_IBUF
   inc_alfa_IBUF
   inc_beta_IBUF
   inc_gama_IBUF
   rot_x_ng_IBUF
   rot_y_ng_IBUF
   rot_z_ng_IBUF
   rst_i_IBUF


