{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741657082610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741657082610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 10 22:38:02 2025 " "Processing started: Mon Mar 10 22:38:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741657082610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741657082610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Monociclo -c MIPS_Monociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Monociclo -c MIPS_Monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741657082610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741657082989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741657082989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_crtl " "Found entity 1: ULA_crtl" {  } { { "ula_ctrl.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/ula_ctrl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741657090983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741657090983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/control.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741657090985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741657090985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/ULA.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741657090986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741657090986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_pc_4.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_pc_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_PC_4 " "Found entity 1: somador_PC_4" {  } { { "somador_PC_4.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/somador_PC_4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741657090987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741657090987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_pc_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_pc_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_PC_jump " "Found entity 1: somador_PC_jump" {  } { { "somador_PC_jump.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/somador_PC_jump.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741657090988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741657090988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_monociclo.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Monociclo " "Found entity 1: MIPS_Monociclo" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741657090990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741657090990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/mux2x1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741657090991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741657090991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/PC.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741657090992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741657090992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_de_sinal.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor_de_sinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor_de_sinal " "Found entity 1: extensor_de_sinal" {  } { { "extensor_de_sinal.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/extensor_de_sinal.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741657090993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741657090993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/shift_left_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741657090994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741657090994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "i_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/i_mem.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741657090995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741657090995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/regfile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741657090996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741657090996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file d_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741657090999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741657090999 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cabo_mux_PC_next_PC MIPS_Monociclo.v(95) " "Verilog HDL Implicit Net warning at MIPS_Monociclo.v(95): created implicit net for \"cabo_mux_PC_next_PC\"" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741657090999 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cabo_mux_dest_reg_regfile MIPS_Monociclo.v(145) " "Verilog HDL Implicit Net warning at MIPS_Monociclo.v(145): created implicit net for \"cabo_mux_dest_reg_regfile\"" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741657090999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Monociclo " "Elaborating entity \"MIPS_Monociclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741657091025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "MIPS_Monociclo.v" "pc" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741657091027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:imen " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:imen\"" {  } { { "MIPS_Monociclo.v" "imen" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741657091028 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "64 0 255 i_mem.v(22) " "Verilog HDL warning at i_mem.v(22): number of words (64) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "i_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/i_mem.v" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1741657091028 "|MIPS_Monociclo|i_mem:imen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.data_a 0 i_mem.v(18) " "Net \"memoria_ROM.data_a\" at i_mem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/i_mem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741657091028 "|MIPS_Monociclo|i_mem:imen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.waddr_a 0 i_mem.v(18) " "Net \"memoria_ROM.waddr_a\" at i_mem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/i_mem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741657091028 "|MIPS_Monociclo|i_mem:imen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.we_a 0 i_mem.v(18) " "Net \"memoria_ROM.we_a\" at i_mem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/i_mem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741657091028 "|MIPS_Monociclo|i_mem:imen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_PC_4 somador_PC_4:somador_pc4 " "Elaborating entity \"somador_PC_4\" for hierarchy \"somador_PC_4:somador_pc4\"" {  } { { "MIPS_Monociclo.v" "somador_pc4" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741657091029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_PC_jump somador_PC_jump:somador_jump " "Elaborating entity \"somador_PC_jump\" for hierarchy \"somador_PC_jump:somador_jump\"" {  } { { "MIPS_Monociclo.v" "somador_jump" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741657091030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 shift_left_2:sll2 " "Elaborating entity \"shift_left_2\" for hierarchy \"shift_left_2:sll2\"" {  } { { "MIPS_Monociclo.v" "sll2" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741657091031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_de_sinal extensor_de_sinal:extensor " "Elaborating entity \"extensor_de_sinal\" for hierarchy \"extensor_de_sinal:extensor\"" {  } { { "MIPS_Monociclo.v" "extensor" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741657091032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mem d_mem:d_mem " "Elaborating entity \"d_mem\" for hierarchy \"d_mem:d_mem\"" {  } { { "MIPS_Monociclo.v" "d_mem" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741657091033 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem d_mem.v(22) " "Verilog HDL or VHDL warning at d_mem.v(22): object \"mem\" assigned a value but never read" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741657091034 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ReadData d_mem.v(18) " "Output port \"ReadData\" at d_mem.v(18) has no driver" {  } { { "d_mem.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/d_mem.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1741657091034 "|MIPS_Monociclo|d_mem:d_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:regfile\"" {  } { { "MIPS_Monociclo.v" "regfile" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741657091035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:mux_PC_next " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:mux_PC_next\"" {  } { { "MIPS_Monociclo.v" "mux_PC_next" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741657091042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:uc " "Elaborating entity \"control\" for hierarchy \"control:uc\"" {  } { { "MIPS_Monociclo.v" "uc" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741657091043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"ULA:ula\"" {  } { { "MIPS_Monociclo.v" "ula" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741657091044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_crtl ULA_crtl:ula_ctrl " "Elaborating entity \"ULA_crtl\" for hierarchy \"ULA_crtl:ula_ctrl\"" {  } { { "MIPS_Monociclo.v" "ula_ctrl" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741657091045 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/db/MIPS_Monociclo.ram0_i_mem_72d5bc3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/db/MIPS_Monociclo.ram0_i_mem_72d5bc3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1741657091354 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "i_mem:imen\|memoria_ROM " "RAM logic \"i_mem:imen\|memoria_ROM\" is uninferred because MIF is not supported for the selected family" {  } { { "i_mem.v" "memoria_ROM" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/i_mem.v" 18 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1741657091367 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1741657091367 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/db/MIPS_Monociclo.ram0_i_mem_72d5bc3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/db/MIPS_Monociclo.ram0_i_mem_72d5bc3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1741657091370 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1741657091481 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[0\] GND " "Pin \"PC_out\[0\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[1\] GND " "Pin \"PC_out\[1\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[2\] GND " "Pin \"PC_out\[2\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[3\] GND " "Pin \"PC_out\[3\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[4\] GND " "Pin \"PC_out\[4\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[5\] GND " "Pin \"PC_out\[5\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[6\] GND " "Pin \"PC_out\[6\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[7\] GND " "Pin \"PC_out\[7\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[8\] GND " "Pin \"PC_out\[8\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[9\] GND " "Pin \"PC_out\[9\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[10\] GND " "Pin \"PC_out\[10\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[11\] GND " "Pin \"PC_out\[11\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[12\] GND " "Pin \"PC_out\[12\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[13\] GND " "Pin \"PC_out\[13\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[14\] GND " "Pin \"PC_out\[14\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[15\] GND " "Pin \"PC_out\[15\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[16\] GND " "Pin \"PC_out\[16\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[17\] GND " "Pin \"PC_out\[17\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[18\] GND " "Pin \"PC_out\[18\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[19\] GND " "Pin \"PC_out\[19\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[20\] GND " "Pin \"PC_out\[20\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[21\] GND " "Pin \"PC_out\[21\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[22\] GND " "Pin \"PC_out\[22\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[23\] GND " "Pin \"PC_out\[23\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[24\] GND " "Pin \"PC_out\[24\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[25\] GND " "Pin \"PC_out\[25\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[26\] GND " "Pin \"PC_out\[26\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[27\] GND " "Pin \"PC_out\[27\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[28\] GND " "Pin \"PC_out\[28\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[29\] GND " "Pin \"PC_out\[29\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[30\] GND " "Pin \"PC_out\[30\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[31\] GND " "Pin \"PC_out\[31\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|PC_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[0\] VCC " "Pin \"ALU_out\[0\]\" is stuck at VCC" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[1\] VCC " "Pin \"ALU_out\[1\]\" is stuck at VCC" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[2\] VCC " "Pin \"ALU_out\[2\]\" is stuck at VCC" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[3\] VCC " "Pin \"ALU_out\[3\]\" is stuck at VCC" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[4\] GND " "Pin \"ALU_out\[4\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[5\] GND " "Pin \"ALU_out\[5\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[6\] GND " "Pin \"ALU_out\[6\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[7\] GND " "Pin \"ALU_out\[7\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[8\] GND " "Pin \"ALU_out\[8\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[9\] GND " "Pin \"ALU_out\[9\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[10\] GND " "Pin \"ALU_out\[10\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[11\] GND " "Pin \"ALU_out\[11\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[12\] GND " "Pin \"ALU_out\[12\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[13\] GND " "Pin \"ALU_out\[13\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[14\] GND " "Pin \"ALU_out\[14\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[15\] GND " "Pin \"ALU_out\[15\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[16\] GND " "Pin \"ALU_out\[16\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[17\] GND " "Pin \"ALU_out\[17\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[18\] GND " "Pin \"ALU_out\[18\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[19\] GND " "Pin \"ALU_out\[19\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[20\] GND " "Pin \"ALU_out\[20\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[21\] GND " "Pin \"ALU_out\[21\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[22\] GND " "Pin \"ALU_out\[22\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[23\] GND " "Pin \"ALU_out\[23\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[24\] GND " "Pin \"ALU_out\[24\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[25\] GND " "Pin \"ALU_out\[25\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[26\] GND " "Pin \"ALU_out\[26\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[27\] GND " "Pin \"ALU_out\[27\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[28\] GND " "Pin \"ALU_out\[28\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[29\] GND " "Pin \"ALU_out\[29\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[30\] GND " "Pin \"ALU_out\[30\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_out\[31\] GND " "Pin \"ALU_out\[31\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|ALU_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[0\] GND " "Pin \"d_mem_out\[0\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[1\] GND " "Pin \"d_mem_out\[1\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[2\] GND " "Pin \"d_mem_out\[2\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[3\] GND " "Pin \"d_mem_out\[3\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[4\] GND " "Pin \"d_mem_out\[4\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[5\] GND " "Pin \"d_mem_out\[5\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[6\] GND " "Pin \"d_mem_out\[6\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[7\] GND " "Pin \"d_mem_out\[7\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[8\] GND " "Pin \"d_mem_out\[8\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[9\] GND " "Pin \"d_mem_out\[9\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[10\] GND " "Pin \"d_mem_out\[10\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[11\] GND " "Pin \"d_mem_out\[11\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[12\] GND " "Pin \"d_mem_out\[12\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[13\] GND " "Pin \"d_mem_out\[13\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[14\] GND " "Pin \"d_mem_out\[14\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[15\] GND " "Pin \"d_mem_out\[15\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[16\] GND " "Pin \"d_mem_out\[16\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[17\] GND " "Pin \"d_mem_out\[17\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[18\] GND " "Pin \"d_mem_out\[18\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[19\] GND " "Pin \"d_mem_out\[19\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[20\] GND " "Pin \"d_mem_out\[20\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[21\] GND " "Pin \"d_mem_out\[21\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[22\] GND " "Pin \"d_mem_out\[22\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[23\] GND " "Pin \"d_mem_out\[23\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[24\] GND " "Pin \"d_mem_out\[24\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[25\] GND " "Pin \"d_mem_out\[25\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[26\] GND " "Pin \"d_mem_out\[26\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[27\] GND " "Pin \"d_mem_out\[27\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[28\] GND " "Pin \"d_mem_out\[28\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[29\] GND " "Pin \"d_mem_out\[29\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[30\] GND " "Pin \"d_mem_out\[30\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_mem_out\[31\] GND " "Pin \"d_mem_out\[31\]\" is stuck at GND" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741657091490 "|MIPS_Monociclo|d_mem_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741657091490 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1741657091506 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741657091740 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741657091740 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741657091798 "|MIPS_Monociclo|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "MIPS_Monociclo.v" "" { Text "C:/Projetos_AOC/Atividades 2VA - AOC/Projeto 2VA - AOC/MIPS_Monociclo.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741657091798 "|MIPS_Monociclo|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1741657091798 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741657091799 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741657091799 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741657091799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741657091829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 10 22:38:11 2025 " "Processing ended: Mon Mar 10 22:38:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741657091829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741657091829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741657091829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741657091829 ""}
