//! Copyright 2026 Eric Kryski (@ekryski), Tom Turney (@TheTom) and 0xClandestine (@0xClandestine)
//! SPDX-License-Identifier: Apache-2.0
//! Threadgroup and SIMD-group reduction emission.
//!
//! Handles `Op::Reduce` lowering: two-level reduction for threadgroup-scope
//! (Reduction/Tile2D modes) and SIMD-group reduction for Elementwise/Grid3D.
//!
//! ## Single-simdgroup specialization (`MslConfig::expected_tpg`)
//!
//! When the dispatched threadgroup is one simdgroup or smaller, the two-level
//! threadgroup-scope reduction collapses to a no-op: phase 1's `simd_sum`
//! already holds the full threadgroup result, and phases 2/3 are an indirect
//! way to broadcast it back through threadgroup memory. The emit picks one of
//! two specialized paths based on `MslConfig::expected_tpg`:
//!
//! - `Some(n) if n <= simd_size` → **fast path only.** Emit `simd_*(value)`
//!   and nothing else. No threadgroup buffer, no barriers, no per-lane
//!   masking. The reduction becomes a single MSL statement.
//! - `Some(n) if n > simd_size` or `None` → **slow path only.** The
//!   conservative two-level threadgroup reduction. Correct at any TPG ≥ 32.
//!
//! Bench dispatch in `wh-iron-std/src/run_spec.rs` sets `expected_tpg` from
//! `ShapeSpec.tpg`, so each (kernel × dtype × tpg-bucket) compiles to optimal
//! MSL. Callers using `MslGenerator::default()` get the safe slow path
//! (matching pre-specialization behavior — `None` is the default).
//!
//! This is the codegen counterpart to the softmax small-N bench, which
//! pinned the 1.65× speedup at tpg=32 to "no second-level reduction overhead";
//! before this change, the codegen emitted the two-level path unconditionally
//! and the win at small N came from idle-thread elimination alone. With the
//! `expected_tpg <= simd_size` specialization in place, every Reduction-mode
//! kernel whose bench spec pins `tpg ≤ 32` (e.g. `iron_rms_norm_small`, the
//! small-N softmax variant) sheds the two `threadgroup_barrier`
//! calls + the 32-slot threadgroup buffer roundtrip in its generated MSL,
//! no kernel-source changes required.

use std::fmt::Write;

use wh_iron_core::ir::{Kernel, ReduceKind};

use crate::wl;

impl super::MslGenerator {
    /// Emit a reduction: SIMD-group scope or two-level threadgroup scope.
    #[allow(clippy::too_many_arguments)]
    pub(super) fn emit_reduce(
        &self,
        out: &mut String,
        pad: &str,
        result_var: &str,
        input_var: &str,
        axis: u32,
        kind: ReduceKind,
        hoists: &mut Vec<String>,
        kernel: &Kernel,
    ) {
        // Threadgroup-scope reduction for Reduction/Tile2D modes:
        // Two-level simd_sum: intra-warp via simd_sum, inter-warp via 8-slot threadgroup mem.
        // axis=0 reduces across rows (threadgroup dimension), axis=1 across columns (SIMD group).
        let use_threadgroup = (kernel.mode == wh_iron_core::ir::KernelMode::Reduction
            || kernel.mode == wh_iron_core::ir::KernelMode::Tile2D)
            && axis == 0;
        if use_threadgroup {
            let (simd_fn, pad_val) = match kind {
                ReduceKind::Sum | ReduceKind::Mean => ("simd_sum", "0.0f"),
                ReduceKind::Max => ("simd_max", "-INFINITY"),
                ReduceKind::Min => ("simd_min", "INFINITY"),
                ReduceKind::Product => ("__iron_simd_product", "1.0f"),
            };

            // Compile-time specialization: when the dispatched TPG is known
            // to fit in one simdgroup, the two-level path is pure overhead.
            // Emit only the fast path; skip the threadgroup buffer + both
            // barriers entirely.
            let single_simdgroup =
                matches!(self.config.expected_tpg, Some(tpg) if tpg <= self.config.simd_size);

            if single_simdgroup {
                if kind == ReduceKind::Mean {
                    wl!(
                        out,
                        "{pad}float {result_var} = {simd_fn}(float({input_var})) / float(lsize);"
                    );
                } else {
                    wl!(out, "{pad}float {result_var} = {simd_fn}(float({input_var}));");
                }
                return;
            }

            // Slow path: full two-level reduction. Correct at any TPG ≥ 32.
            let tg_name = format!("{result_var}_sg");
            // 1024 threads / 32 per SIMD = 32 SIMD groups max.
            hoists.push(format!("threadgroup float {tg_name}[32];"));

            wl!(out, "{pad}float {result_var};");
            wl!(out, "{pad}{{");
            // Phase 1: intra-warp reduction via simd_sum/max/min.
            wl!(out, "{pad}    float _sv = {simd_fn}(float({input_var}));");
            // Phase 2: lane 0 of each SIMD group writes its total.
            wl!(out, "{pad}    if (simd_lane == 0) {tg_name}[simd_group] = _sv;");
            wl!(out, "{pad}    threadgroup_barrier(mem_flags::mem_threadgroup);");
            // Phase 3: first SIMD group reduces warp totals and broadcasts via [0].
            wl!(out, "{pad}    if (simd_group == 0) {{");
            wl!(
                out,
                "{pad}        float _wv = simd_lane < n_simd ? {tg_name}[simd_lane] : {pad_val};"
            );
            wl!(out, "{pad}        {tg_name}[0] = {simd_fn}(_wv);");
            wl!(out, "{pad}    }}");
            wl!(out, "{pad}    threadgroup_barrier(mem_flags::mem_threadgroup);");
            if kind == ReduceKind::Mean {
                wl!(out, "{pad}    {result_var} = {tg_name}[0] / float(lsize);");
            } else {
                wl!(out, "{pad}    {result_var} = {tg_name}[0];");
            }
            wl!(out, "{pad}}}");
            return;
        }

        // Default: SIMD-group scope reduction (Elementwise / Grid3D modes).
        match kind {
            ReduceKind::Sum => wl!(out, "{pad}float {result_var} = simd_sum(float({input_var}));"),
            ReduceKind::Max => wl!(out, "{pad}float {result_var} = simd_max(float({input_var}));"),
            ReduceKind::Min => wl!(out, "{pad}float {result_var} = simd_min(float({input_var}));"),
            ReduceKind::Product => {
                wl!(out, "{pad}float {result_var} = __iron_simd_product(float({input_var}));")
            },
            ReduceKind::Mean => {
                wl!(
                    out,
                    "{pad}float {result_var} = simd_sum(float({input_var})) / float(simd_size);"
                );
            },
        }
    }
}
