


#define MAXIMUM_NUMBER_OF_ITERATIONS_FOR_READY_STATE  200

/*AHB1 PERIPHERALS CONFIGS*/
#define RCC_GPIO_A 1
#define RCC_GPIO_B 0
#define RCC_GPIO_C 1
#define RCC_GPIO_D 0
#define RCC_GPIO_E 0
#define RCC_GPIO_H 0
#define RCC_CRC    0
#define RCC_DMA1   1
#define RCC_DMA2   1

/*AHB2 PERIPHERALS CONFIGS*/
#define RCC_OTGFS  0

/*APB1 PERIPHERALS CONFIGS*/
#define RCC_TIM2   0
#define RCC_TIM3   0
#define RCC_TIM4   0
#define RCC_TIM5   0
#define RCC_WWDG   0
#define RCC_SPI2   0
#define RCC_SPI3   0
#define RCC_USART2 0
#define RCC_I2C1   0
#define RCC_I2C2   0
#define RCC_I2C3   0
#define RCC_PWR    0

/*APB2 PERIPHERALS CONFIGS*/
#define  RCC_TIM1    0
#define  RCC_USART1  1
#define  RCC_USART6  1
#define  RCC_ADC1    0
#define  RCC_SDIO    0
#define  RCC_SPI1    0
#define  RCC_SPI4    0
#define  RCC_SYSCF   0
#define  RCC_TIM9    0
#define  RCC_TIM10   0
#define  RCC_TIM11   0
