library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity alu_16 is
	generic(
        operand_width : integer:=16;
        control_bits : integer:=2
        );
	port (
        A: in std_logic_vector(operand_width-1 downto 0);
        B: in std_logic_vector(operand_width-1 downto 0);
        control_in: in std_logic_vector(control_bits-1 downto 0);
        C: out std_logic_vector(operand_width-1 downto 0)
		  control_out: out std_logic_vector(control_bits-1 downto 0);
    ) ;
end entity alu_16

architecture behavioural of alu_16 is

end behavioural