============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/SoftWare/FPGA/Anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Maxwiny
   Run Date =   Fri May 19 03:42:28 2023

   Run on =     MAXWINY-FA506QR
============================================================
RUN-1002 : start command "open_project SD_SDRAM_VGA.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll_clk.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll_clk.v(71)
HDL-1007 : analyze verilog file ../../rtl/hdmi_colorbar.v
HDL-1007 : analyze verilog file ../../rtl/vga_ctrl.v
HDL-1007 : analyze verilog file ../../rtl/vga_pic.v
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD_SDRAM_VGA_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/SoftWare/FPGA/Anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model hdmi_colorbar
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net hdmi_out_clk_dup_1 driven by BUFG (31 clock/control pins, 2 other pins).
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U_pll_clk/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U_pll_clk/pll_inst.
SYN-4025 : Tag rtl::Net hdmi_out_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model hdmi_colorbar.
RUN-1001 : There are total 224 instances
RUN-0007 : 55 luts, 31 seqs, 90 mslices, 12 lslices, 31 pads, 0 brams, 0 dsps
RUN-1001 : There are total 253 nets
RUN-1001 : 178 nets have 2 pins
RUN-1001 : 34 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     23      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |      8      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |   2   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 2
PHY-3001 : Initial placement ...
PHY-3001 : design contains 222 instances, 55 luts, 31 seqs, 102 slices, 21 macros(102 instances: 90 mslices 12 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 57217.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 222.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 35472.4, overlap = 0
PHY-3002 : Step(2): len = 28978.7, overlap = 0
PHY-3002 : Step(3): len = 20342.7, overlap = 0
PHY-3002 : Step(4): len = 17983.8, overlap = 0
PHY-3002 : Step(5): len = 12838, overlap = 0
PHY-3002 : Step(6): len = 11718.1, overlap = 0
PHY-3002 : Step(7): len = 9766.5, overlap = 0
PHY-3002 : Step(8): len = 9762.6, overlap = 0
PHY-3002 : Step(9): len = 8878.4, overlap = 0.5
PHY-3002 : Step(10): len = 7632.2, overlap = 0
PHY-3002 : Step(11): len = 6867, overlap = 0
PHY-3002 : Step(12): len = 6775.6, overlap = 0
PHY-3002 : Step(13): len = 6630, overlap = 0
PHY-3002 : Step(14): len = 6441.2, overlap = 0
PHY-3002 : Step(15): len = 6393.5, overlap = 0
PHY-3002 : Step(16): len = 6351.4, overlap = 0
PHY-3002 : Step(17): len = 6049.7, overlap = 0.5
PHY-3002 : Step(18): len = 6097.5, overlap = 1.25
PHY-3002 : Step(19): len = 5845.9, overlap = 3.25
PHY-3002 : Step(20): len = 5771.9, overlap = 3.75
PHY-3002 : Step(21): len = 5636.1, overlap = 5.125
PHY-3002 : Step(22): len = 5636.1, overlap = 5.125
PHY-3002 : Step(23): len = 5402.2, overlap = 6.6875
PHY-3002 : Step(24): len = 5402.2, overlap = 6.6875
PHY-3002 : Step(25): len = 5267.1, overlap = 6.8125
PHY-3002 : Step(26): len = 5267.1, overlap = 6.8125
PHY-3002 : Step(27): len = 5258.9, overlap = 7.1875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002970s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.37616e-06
PHY-3002 : Step(28): len = 5186.2, overlap = 15.2812
PHY-3002 : Step(29): len = 5186.2, overlap = 15.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.27523e-05
PHY-3002 : Step(30): len = 5307.5, overlap = 13.625
PHY-3002 : Step(31): len = 5307.5, overlap = 13.625
PHY-3002 : Step(32): len = 5217.6, overlap = 13.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.55047e-05
PHY-3002 : Step(33): len = 5504.4, overlap = 14.5938
PHY-3002 : Step(34): len = 5504.4, overlap = 14.5938
PHY-3002 : Step(35): len = 5405.7, overlap = 14.1562
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.03007e-06
PHY-3002 : Step(36): len = 5716.4, overlap = 24.5312
PHY-3002 : Step(37): len = 5716.4, overlap = 24.5312
PHY-3002 : Step(38): len = 5562.2, overlap = 23.6875
PHY-3002 : Step(39): len = 5562.2, overlap = 23.6875
PHY-3002 : Step(40): len = 5579.4, overlap = 25.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.00601e-05
PHY-3002 : Step(41): len = 5762, overlap = 22.8438
PHY-3002 : Step(42): len = 5762, overlap = 22.8438
PHY-3002 : Step(43): len = 5799.7, overlap = 23.5625
PHY-3002 : Step(44): len = 5799.7, overlap = 23.5625
PHY-3002 : Step(45): len = 5804.6, overlap = 23.6562
PHY-3002 : Step(46): len = 5804.6, overlap = 23.6562
PHY-3002 : Step(47): len = 5821.9, overlap = 23.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.01203e-05
PHY-3002 : Step(48): len = 6066.3, overlap = 16.9062
PHY-3002 : Step(49): len = 6096.8, overlap = 16.2812
PHY-3002 : Step(50): len = 6152.2, overlap = 14.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.02406e-05
PHY-3002 : Step(51): len = 6272.9, overlap = 12.7188
PHY-3002 : Step(52): len = 6272.9, overlap = 12.7188
PHY-3002 : Step(53): len = 6233.7, overlap = 13.5312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.04812e-05
PHY-3002 : Step(54): len = 6364.4, overlap = 10.8125
PHY-3002 : Step(55): len = 6364.4, overlap = 10.8125
PHY-3002 : Step(56): len = 6339.1, overlap = 10.9062
PHY-3002 : Step(57): len = 6346.1, overlap = 14.0312
PHY-3002 : Step(58): len = 6448.4, overlap = 12.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000160962
PHY-3002 : Step(59): len = 6574.1, overlap = 11.3125
PHY-3002 : Step(60): len = 6574.1, overlap = 11.3125
PHY-3002 : Step(61): len = 6522.5, overlap = 11.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000321925
PHY-3002 : Step(62): len = 6569, overlap = 11.75
PHY-3002 : Step(63): len = 6569, overlap = 11.75
PHY-3002 : Step(64): len = 6578.3, overlap = 11.9375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000643849
PHY-3002 : Step(65): len = 6609.4, overlap = 11.5625
PHY-3002 : Step(66): len = 6609.4, overlap = 11.5625
PHY-3002 : Step(67): len = 6631, overlap = 11.5625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0012877
PHY-3002 : Step(68): len = 6653.9, overlap = 11.5
PHY-3002 : Step(69): len = 6653.9, overlap = 11.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0025754
PHY-3002 : Step(70): len = 6689.5, overlap = 9
PHY-3002 : Step(71): len = 6693.5, overlap = 8.96875
PHY-3002 : Step(72): len = 6700.3, overlap = 8.96875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 20.75 peak overflow 1.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/253.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 7760, over cnt = 12(0%), over = 33, worst = 9
PHY-1001 : End global iterations;  0.015413s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.4%)

PHY-1001 : Congestion index: top1 = 11.49, top5 = 4.18, top10 = 2.23, top15 = 1.49.
PHY-1001 : End incremental global routing;  0.062655s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (99.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model hdmi_colorbar.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 851, tnet num: 251, tinst num: 222, tnode num: 952, tedge num: 1267.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.159972s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.224554s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (97.4%)

OPT-1001 : Current memory(MB): used = 141, reserve = 111, peak = 141.
OPT-1001 : End physical optimization;  0.227298s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (103.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 55 LUT to BLE ...
SYN-4008 : Packed 55 LUT and 15 SEQ to BLE.
SYN-4003 : Packing 16 remaining SEQ's ...
SYN-4005 : Packed 16 SEQ with LUT/SLICE
SYN-4006 : 32 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "hdmi_colorbar" (AL_USER_NORMAL) with 55/193 primitive instances ...
PHY-3001 : End packing;  0.003056s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model hdmi_colorbar.
RUN-1001 : There are total 170 instances
RUN-1001 : 90 mslices, 44 lslices, 31 pads, 0 brams, 0 dsps
RUN-1001 : There are total 241 nets
RUN-1001 : 169 nets have 2 pins
RUN-1001 : 31 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 168 instances, 134 slices, 21 macros(102 instances: 90 mslices 12 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 6863, Over = 9
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00385928
PHY-3002 : Step(73): len = 6846.3, overlap = 8.5
PHY-3002 : Step(74): len = 6837, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00771856
PHY-3002 : Step(75): len = 6844.2, overlap = 8.5
PHY-3002 : Step(76): len = 6844.5, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0154371
PHY-3002 : Step(77): len = 6839.7, overlap = 8.5
PHY-3002 : Step(78): len = 6834.5, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018668s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (167.4%)

PHY-3001 : Trial Legalized: Len = 7900
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(79): len = 7411.9, overlap = 0
PHY-3002 : Step(80): len = 7362.1, overlap = 0.25
PHY-3002 : Step(81): len = 7294, overlap = 0.25
PHY-3002 : Step(82): len = 7247.5, overlap = 0.25
PHY-3002 : Step(83): len = 7239.2, overlap = 0.25
PHY-3002 : Step(84): len = 7235.5, overlap = 0.25
PHY-3002 : Step(85): len = 7233.6, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 7612, Over = 0
PHY-3001 : End spreading;  0.001807s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 7612, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14/241.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 8872, over cnt = 12(0%), over = 20, worst = 3
PHY-1002 : len = 8960, over cnt = 4(0%), over = 6, worst = 3
PHY-1002 : len = 9024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025229s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (123.9%)

PHY-1001 : Congestion index: top1 = 12.91, top5 = 4.75, top10 = 2.55, top15 = 1.71.
PHY-1001 : End incremental global routing;  0.073600s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (127.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model hdmi_colorbar.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 796, tnet num: 239, tinst num: 168, tnode num: 869, tedge num: 1208.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.153449s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.229164s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (109.1%)

OPT-1001 : Current memory(MB): used = 142, reserve = 112, peak = 142.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000124s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 153/241.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 9024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001054s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 12.91, top5 = 4.75, top10 = 2.55, top15 = 1.71.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000297s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 12.379310
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.278468s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (106.6%)

RUN-1003 : finish command "place" in  2.173499s wall, 2.500000s user + 2.421875s system = 4.921875s CPU (226.4%)

RUN-1004 : used memory is 127 MB, reserved memory is 96 MB, peak memory is 143 MB
RUN-1002 : start command "export_db SD_SDRAM_VGA_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/SoftWare/FPGA/Anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 170 instances
RUN-1001 : 90 mslices, 44 lslices, 31 pads, 0 brams, 0 dsps
RUN-1001 : There are total 241 nets
RUN-1001 : 169 nets have 2 pins
RUN-1001 : 31 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model hdmi_colorbar.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 796, tnet num: 239, tinst num: 168, tnode num: 869, tedge num: 1208.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 90 mslices, 44 lslices, 31 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 38 clock pins, and constraint 73 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 8816, over cnt = 11(0%), over = 20, worst = 4
PHY-1002 : len = 8904, over cnt = 3(0%), over = 6, worst = 4
PHY-1002 : len = 8952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026186s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (298.3%)

PHY-1001 : Congestion index: top1 = 12.97, top5 = 4.67, top10 = 2.52, top15 = 1.68.
PHY-1001 : End global routing;  0.072647s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (150.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 165, reserve = 134, peak = 179.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net hdmi_out_clk_dup_1 will be merged with clock U_pll_clk/clk0_buf
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 431, reserve = 405, peak = 431.
PHY-1001 : End build detailed router design. 3.017500s wall, 2.875000s user + 0.140625s system = 3.015625s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 3648, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.319217s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (97.9%)

PHY-1001 : Current memory(MB): used = 463, reserve = 438, peak = 463.
PHY-1001 : End phase 1; 0.324755s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (96.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 52% nets.
PHY-1022 : len = 22416, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 463, reserve = 438, peak = 464.
PHY-1001 : End initial routed; 0.513007s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (115.7%)

PHY-1001 : Current memory(MB): used = 463, reserve = 438, peak = 464.
PHY-1001 : End phase 2; 0.513062s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (115.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 22408, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.007803s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (200.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : End commit to database; 0.021570s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.4%)

PHY-1001 : Current memory(MB): used = 473, reserve = 447, peak = 473.
PHY-1001 : End phase 3; 0.122067s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.4%)

PHY-1003 : Routed, final wirelength = 22408
PHY-1001 : Current memory(MB): used = 473, reserve = 447, peak = 473.
PHY-1001 : End export database. 0.005295s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (295.1%)

PHY-1001 : End detail routing;  4.169995s wall, 4.015625s user + 0.234375s system = 4.250000s CPU (101.9%)

RUN-1003 : finish command "route" in  4.427009s wall, 4.281250s user + 0.265625s system = 4.546875s CPU (102.7%)

RUN-1004 : used memory is 415 MB, reserved memory is 389 MB, peak memory is 473 MB
RUN-1002 : start command "report_area -io_info -file SD_SDRAM_VGA_phy.area"
RUN-1001 : standard
***Report Model: hdmi_colorbar Device: EG4S20BG256***

IO Statistics
#IO                        31
  #input                    2
  #output                  29
  #inout                    0

Utilization Statistics
#lut                      259   out of  19600    1.32%
#reg                       31   out of  19600    0.16%
#le                       259
  #lut only               228   out of    259   88.03%
  #reg only                 0   out of    259    0.00%
  #lut&reg                 31   out of    259   11.97%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       31   out of    188   16.49%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet              Type               DriverType         Driver                      Fanout
#1        U_pll_clk/clk0_buf    GCLK               pll                U_pll_clk/pll_inst.clkc0    19
#2        sys_clk_dup_1         GeneralRouting     io                 sys_clk_syn_2.di            1


Detailed IO Report

        Name          Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
      sys_clk           INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     sys_rst_n          INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
    hdmi_out_clk       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    hdmi_out_de        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
   hdmi_out_hsync      OUTPUT         J3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[23]     OUTPUT         K6        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[22]     OUTPUT         K3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[21]     OUTPUT         K5        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[20]     OUTPUT         L4        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[19]     OUTPUT         M1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[18]     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[17]     OUTPUT         L3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[16]     OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[15]     OUTPUT         H5        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[14]     OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[13]     OUTPUT         J6        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[12]     OUTPUT         H3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[11]     OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[10]     OUTPUT         K1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[9]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[8]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[7]      OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[6]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[5]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[4]      OUTPUT         G3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[3]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[2]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[1]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[0]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   hdmi_out_rst_n      OUTPUT        E16        LVCMOS25           8            N/A        NONE    
   hdmi_out_vsync      OUTPUT         J4        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------+
|Instance        |Module        |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------+
|top             |hdmi_colorbar |259    |157     |102     |31      |0       |0       |
|  U_pll_clk     |pll_clk       |2      |2       |0       |0       |0       |0       |
|  vga_ctrl_inst |vga_ctrl      |139    |77      |62      |23      |0       |0       |
|  vga_pic_inst  |vga_pic       |109    |69      |40      |7       |0       |0       |
+------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       137   
    #2         2        16   
    #3         3        13   
    #4         4        2    
    #5        5-10      34   
    #6       11-50      4    
  Average     2.45           

RUN-1002 : start command "export_db SD_SDRAM_VGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid SD_SDRAM_VGA_inst.bid"
RUN-1002 : start command "bitgen -bit SD_SDRAM_VGA.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 168
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 241, pip num: 1709
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 418 valid insts, and 6182 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file SD_SDRAM_VGA.bit.
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230519_034228.log"
