#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Oct 25 11:02:14 2022
# Process ID: 4972
# Current directory: D:/portfolio/Single RAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22548 D:\portfolio\Single RAM\Single RAM.xpr
# Log file: D:/portfolio/Single RAM/vivado.log
# Journal file: D:/portfolio/Single RAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/portfolio/Single RAM/Single RAM.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/real/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 1053.332 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top tb_StaticRAM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/portfolio/Single RAM/Single RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_StaticRAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/portfolio/Single RAM/Single RAM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_StaticRAM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/Single RAM/Single RAM.srcs/sim_1/new/tb_StaticRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_StaticRAM
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/portfolio/Single RAM/Single RAM.srcs/sim_1/new/tb_StaticRAM.v:55]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/portfolio/Single RAM/Single RAM.srcs/sim_1/new/tb_StaticRAM.v:61]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1053.332 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/portfolio/Single RAM/Single RAM.sim/sim_1/behav/xsim'
"xelab -wto cb556168cdfe406d9039a421f769dcb0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_StaticRAM_behav xil_defaultlib.tb_StaticRAM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/real/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto cb556168cdfe406d9039a421f769dcb0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_StaticRAM_behav xil_defaultlib.tb_StaticRAM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.StaticRAM
Compiling module xil_defaultlib.tb_StaticRAM
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_StaticRAM_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/portfolio/Single -notrace
couldn't read file "D:/portfolio/Single": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 25 11:06:27 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1053.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/portfolio/Single RAM/Single RAM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_StaticRAM_behav -key {Behavioral:sim_1:Functional:tb_StaticRAM} -tclbatch {tb_StaticRAM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_StaticRAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1053.332 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_StaticRAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 1053.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top SingleRAM [current_fileset]
update_compile_order -fileset sources_1
set_property top tb_SingleRAM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/portfolio/Single RAM/Single RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleRAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/portfolio/Single RAM/Single RAM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleRAM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/Single RAM/Single RAM.srcs/sources_1/imports/new/SingleRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleRAM
INFO: [VRFC 10-2458] undeclared symbol i_data, assumed default net type wire [D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v:17]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v:43]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i_data is not permitted, left-hand side should be reg/integer/time/genvar [D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v:29]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i_data is not permitted, left-hand side should be reg/integer/time/genvar [D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v:31]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i_data is not permitted, left-hand side should be reg/integer/time/genvar [D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i_data is not permitted, left-hand side should be reg/integer/time/genvar [D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i_data is not permitted, left-hand side should be reg/integer/time/genvar [D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i_data is not permitted, left-hand side should be reg/integer/time/genvar [D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i_data is not permitted, left-hand side should be reg/integer/time/genvar [D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i_data is not permitted, left-hand side should be reg/integer/time/genvar [D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i_data is not permitted, left-hand side should be reg/integer/time/genvar [D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v:38]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i_data is not permitted, left-hand side should be reg/integer/time/genvar [D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v:39]
ERROR: [VRFC 10-2865] module 'tb_SingleRAM' ignored due to previous errors [D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/portfolio/Single RAM/Single RAM.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/portfolio/Single RAM/Single RAM.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top tb_singleRAM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/portfolio/Single RAM/Single RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_singleRAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/portfolio/Single RAM/Single RAM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_singleRAM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/Single RAM/Single RAM.srcs/sources_1/imports/new/SingleRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_singleRAM
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v:33]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v:37]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/portfolio/Single RAM/Single RAM.sim/sim_1/behav/xsim'
"xelab -wto cb556168cdfe406d9039a421f769dcb0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_singleRAM_behav xil_defaultlib.tb_singleRAM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/real/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto cb556168cdfe406d9039a421f769dcb0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_singleRAM_behav xil_defaultlib.tb_singleRAM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SingleRAM
Compiling module xil_defaultlib.tb_singleRAM
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_singleRAM_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1053.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/portfolio/Single RAM/Single RAM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_singleRAM_behav -key {Behavioral:sim_1:Functional:tb_singleRAM} -tclbatch {tb_singleRAM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_singleRAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_singleRAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1053.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/portfolio/Single RAM/Single RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleRAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/portfolio/Single RAM/Single RAM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleRAM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/Single RAM/Single RAM.srcs/sources_1/imports/new/SingleRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleRAM
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v:31]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v:37]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/portfolio/Single RAM/Single RAM.sim/sim_1/behav/xsim'
"xelab -wto cb556168cdfe406d9039a421f769dcb0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleRAM_behav xil_defaultlib.tb_SingleRAM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/real/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto cb556168cdfe406d9039a421f769dcb0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleRAM_behav xil_defaultlib.tb_SingleRAM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SingleRAM
Compiling module xil_defaultlib.tb_SingleRAM
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleRAM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/portfolio/Single RAM/Single RAM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SingleRAM_behav -key {Behavioral:sim_1:Functional:tb_SingleRAM} -tclbatch {tb_SingleRAM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_SingleRAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SingleRAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1053.332 ; gain = 0.000
run 10 us
$finish called at time : 2700 ns : File "D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v" Line 40
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
INFO: [Common 17-344] 'close_sim' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 25 11:46:53 2022...
