// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mlp_l2 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        l2_in_V_dout,
        l2_in_V_empty_n,
        l2_in_V_read,
        l2_out_V_din,
        l2_out_V_full_n,
        l2_out_V_write
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_pp1_stage0 = 7'd8;
parameter    ap_ST_fsm_state7 = 7'd16;
parameter    ap_ST_fsm_pp2_stage0 = 7'd32;
parameter    ap_ST_fsm_state11 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] l2_in_V_dout;
input   l2_in_V_empty_n;
output   l2_in_V_read;
output  [15:0] l2_out_V_din;
input   l2_out_V_full_n;
output   l2_out_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg l2_in_V_read;
reg l2_out_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [6:0] l2_weights_0_address0;
reg    l2_weights_0_ce0;
wire   [7:0] l2_weights_0_q0;
wire   [6:0] l2_weights_1_address0;
reg    l2_weights_1_ce0;
wire   [7:0] l2_weights_1_q0;
wire   [6:0] l2_weights_2_address0;
reg    l2_weights_2_ce0;
wire   [7:0] l2_weights_2_q0;
wire   [6:0] l2_weights_3_address0;
reg    l2_weights_3_ce0;
wire   [7:0] l2_weights_3_q0;
wire   [6:0] l2_weights_4_address0;
reg    l2_weights_4_ce0;
wire   [7:0] l2_weights_4_q0;
wire   [6:0] l2_weights_5_address0;
reg    l2_weights_5_ce0;
wire   [7:0] l2_weights_5_q0;
wire   [6:0] l2_weights_6_address0;
reg    l2_weights_6_ce0;
wire   [7:0] l2_weights_6_q0;
wire   [6:0] l2_weights_7_address0;
reg    l2_weights_7_ce0;
wire   [7:0] l2_weights_7_q0;
wire   [6:0] l2_weights_8_address0;
reg    l2_weights_8_ce0;
wire   [7:0] l2_weights_8_q0;
wire   [6:0] l2_weights_9_address0;
reg    l2_weights_9_ce0;
wire   [7:0] l2_weights_9_q0;
wire   [6:0] l2_weights_10_address0;
reg    l2_weights_10_ce0;
wire   [7:0] l2_weights_10_q0;
wire   [6:0] l2_weights_11_address0;
reg    l2_weights_11_ce0;
wire   [7:0] l2_weights_11_q0;
wire   [6:0] l2_weights_12_address0;
reg    l2_weights_12_ce0;
wire   [7:0] l2_weights_12_q0;
wire   [6:0] l2_weights_13_address0;
reg    l2_weights_13_ce0;
wire   [7:0] l2_weights_13_q0;
wire   [6:0] l2_weights_14_address0;
reg    l2_weights_14_ce0;
wire   [7:0] l2_weights_14_q0;
wire   [6:0] l2_weights_15_address0;
reg    l2_weights_15_ce0;
wire   [7:0] l2_weights_15_q0;
wire   [6:0] l2_weights_16_address0;
reg    l2_weights_16_ce0;
wire   [7:0] l2_weights_16_q0;
wire   [6:0] l2_weights_17_address0;
reg    l2_weights_17_ce0;
wire   [7:0] l2_weights_17_q0;
wire   [6:0] l2_weights_18_address0;
reg    l2_weights_18_ce0;
wire   [7:0] l2_weights_18_q0;
wire   [6:0] l2_weights_19_address0;
reg    l2_weights_19_ce0;
wire   [7:0] l2_weights_19_q0;
wire   [6:0] l2_weights_20_address0;
reg    l2_weights_20_ce0;
wire   [7:0] l2_weights_20_q0;
wire   [6:0] l2_weights_21_address0;
reg    l2_weights_21_ce0;
wire   [7:0] l2_weights_21_q0;
wire   [6:0] l2_weights_22_address0;
reg    l2_weights_22_ce0;
wire   [7:0] l2_weights_22_q0;
wire   [6:0] l2_weights_23_address0;
reg    l2_weights_23_ce0;
wire   [7:0] l2_weights_23_q0;
wire   [6:0] l2_weights_24_address0;
reg    l2_weights_24_ce0;
wire   [7:0] l2_weights_24_q0;
wire   [6:0] l2_weights_25_address0;
reg    l2_weights_25_ce0;
wire   [7:0] l2_weights_25_q0;
wire   [6:0] l2_weights_26_address0;
reg    l2_weights_26_ce0;
wire   [7:0] l2_weights_26_q0;
wire   [6:0] l2_weights_27_address0;
reg    l2_weights_27_ce0;
wire   [7:0] l2_weights_27_q0;
wire   [6:0] l2_weights_28_address0;
reg    l2_weights_28_ce0;
wire   [7:0] l2_weights_28_q0;
wire   [6:0] l2_weights_29_address0;
reg    l2_weights_29_ce0;
wire   [7:0] l2_weights_29_q0;
wire   [6:0] l2_weights_30_address0;
reg    l2_weights_30_ce0;
wire   [7:0] l2_weights_30_q0;
wire   [6:0] l2_weights_31_address0;
reg    l2_weights_31_ce0;
wire   [7:0] l2_weights_31_q0;
wire   [6:0] l2_weights_32_address0;
reg    l2_weights_32_ce0;
wire   [7:0] l2_weights_32_q0;
wire   [6:0] l2_weights_33_address0;
reg    l2_weights_33_ce0;
wire   [7:0] l2_weights_33_q0;
wire   [6:0] l2_weights_34_address0;
reg    l2_weights_34_ce0;
wire   [7:0] l2_weights_34_q0;
wire   [6:0] l2_weights_35_address0;
reg    l2_weights_35_ce0;
wire   [7:0] l2_weights_35_q0;
wire   [6:0] l2_weights_36_address0;
reg    l2_weights_36_ce0;
wire   [7:0] l2_weights_36_q0;
wire   [6:0] l2_weights_37_address0;
reg    l2_weights_37_ce0;
wire   [7:0] l2_weights_37_q0;
wire   [6:0] l2_weights_38_address0;
reg    l2_weights_38_ce0;
wire   [7:0] l2_weights_38_q0;
wire   [6:0] l2_weights_39_address0;
reg    l2_weights_39_ce0;
wire   [7:0] l2_weights_39_q0;
wire   [6:0] l2_weights_40_address0;
reg    l2_weights_40_ce0;
wire   [7:0] l2_weights_40_q0;
wire   [6:0] l2_weights_41_address0;
reg    l2_weights_41_ce0;
wire   [7:0] l2_weights_41_q0;
wire   [6:0] l2_weights_42_address0;
reg    l2_weights_42_ce0;
wire   [7:0] l2_weights_42_q0;
wire   [6:0] l2_weights_43_address0;
reg    l2_weights_43_ce0;
wire   [7:0] l2_weights_43_q0;
wire   [6:0] l2_weights_44_address0;
reg    l2_weights_44_ce0;
wire   [7:0] l2_weights_44_q0;
wire   [6:0] l2_weights_45_address0;
reg    l2_weights_45_ce0;
wire   [7:0] l2_weights_45_q0;
wire   [6:0] l2_weights_46_address0;
reg    l2_weights_46_ce0;
wire   [7:0] l2_weights_46_q0;
wire   [6:0] l2_weights_47_address0;
reg    l2_weights_47_ce0;
wire   [7:0] l2_weights_47_q0;
wire   [6:0] l2_weights_48_address0;
reg    l2_weights_48_ce0;
wire   [7:0] l2_weights_48_q0;
wire   [6:0] l2_weights_49_address0;
reg    l2_weights_49_ce0;
wire   [7:0] l2_weights_49_q0;
wire   [6:0] l2_weights_50_address0;
reg    l2_weights_50_ce0;
wire   [7:0] l2_weights_50_q0;
wire   [6:0] l2_weights_51_address0;
reg    l2_weights_51_ce0;
wire   [7:0] l2_weights_51_q0;
wire   [6:0] l2_weights_52_address0;
reg    l2_weights_52_ce0;
wire   [7:0] l2_weights_52_q0;
wire   [6:0] l2_weights_53_address0;
reg    l2_weights_53_ce0;
wire   [7:0] l2_weights_53_q0;
wire   [6:0] l2_weights_54_address0;
reg    l2_weights_54_ce0;
wire   [7:0] l2_weights_54_q0;
wire   [6:0] l2_weights_55_address0;
reg    l2_weights_55_ce0;
wire   [7:0] l2_weights_55_q0;
wire   [6:0] l2_weights_56_address0;
reg    l2_weights_56_ce0;
wire   [7:0] l2_weights_56_q0;
wire   [6:0] l2_weights_57_address0;
reg    l2_weights_57_ce0;
wire   [7:0] l2_weights_57_q0;
wire   [6:0] l2_weights_58_address0;
reg    l2_weights_58_ce0;
wire   [7:0] l2_weights_58_q0;
wire   [6:0] l2_weights_59_address0;
reg    l2_weights_59_ce0;
wire   [7:0] l2_weights_59_q0;
wire   [6:0] l2_weights_60_address0;
reg    l2_weights_60_ce0;
wire   [7:0] l2_weights_60_q0;
wire   [6:0] l2_weights_61_address0;
reg    l2_weights_61_ce0;
wire   [7:0] l2_weights_61_q0;
wire   [6:0] l2_weights_62_address0;
reg    l2_weights_62_ce0;
wire   [7:0] l2_weights_62_q0;
wire   [6:0] l2_weights_63_address0;
reg    l2_weights_63_ce0;
wire   [7:0] l2_weights_63_q0;
wire   [5:0] l2_biases_address0;
reg    l2_biases_ce0;
wire   [7:0] l2_biases_q0;
reg    l2_in_V_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln121_reg_5459;
reg    l2_out_V_blk_n;
reg    ap_enable_reg_pp2_iter2;
wire    ap_block_pp2_stage0;
reg   [0:0] icmp_ln134_reg_6881;
reg   [0:0] icmp_ln134_reg_6881_pp2_iter1_reg;
reg   [31:0] l2_out_buffer_63_2_reg_1737;
reg   [31:0] l2_out_buffer_62_2_reg_1747;
reg   [31:0] l2_out_buffer_61_2_reg_1757;
reg   [31:0] l2_out_buffer_60_2_reg_1767;
reg   [31:0] l2_out_buffer_59_2_reg_1777;
reg   [31:0] l2_out_buffer_58_2_reg_1787;
reg   [31:0] l2_out_buffer_57_2_reg_1797;
reg   [31:0] l2_out_buffer_56_2_reg_1807;
reg   [31:0] l2_out_buffer_55_2_reg_1817;
reg   [31:0] l2_out_buffer_54_2_reg_1827;
reg   [31:0] l2_out_buffer_53_2_reg_1837;
reg   [31:0] l2_out_buffer_52_2_reg_1847;
reg   [31:0] l2_out_buffer_51_2_reg_1857;
reg   [31:0] l2_out_buffer_50_2_reg_1867;
reg   [31:0] l2_out_buffer_49_2_reg_1877;
reg   [31:0] l2_out_buffer_48_2_reg_1887;
reg   [31:0] l2_out_buffer_47_2_reg_1897;
reg   [31:0] l2_out_buffer_46_2_reg_1907;
reg   [31:0] l2_out_buffer_45_2_reg_1917;
reg   [31:0] l2_out_buffer_44_2_reg_1927;
reg   [31:0] l2_out_buffer_43_2_reg_1937;
reg   [31:0] l2_out_buffer_42_2_reg_1947;
reg   [31:0] l2_out_buffer_41_2_reg_1957;
reg   [31:0] l2_out_buffer_40_2_reg_1967;
reg   [31:0] l2_out_buffer_39_2_reg_1977;
reg   [31:0] l2_out_buffer_38_2_reg_1987;
reg   [31:0] l2_out_buffer_37_2_reg_1997;
reg   [31:0] l2_out_buffer_36_2_reg_2007;
reg   [31:0] l2_out_buffer_35_2_reg_2017;
reg   [31:0] l2_out_buffer_34_2_reg_2027;
reg   [31:0] l2_out_buffer_33_2_reg_2037;
reg   [31:0] l2_out_buffer_32_2_reg_2047;
reg   [31:0] l2_out_buffer_31_2_reg_2057;
reg   [31:0] l2_out_buffer_30_2_reg_2067;
reg   [31:0] l2_out_buffer_29_2_reg_2077;
reg   [31:0] l2_out_buffer_28_2_reg_2087;
reg   [31:0] l2_out_buffer_27_2_reg_2097;
reg   [31:0] l2_out_buffer_26_2_reg_2107;
reg   [31:0] l2_out_buffer_25_2_reg_2117;
reg   [31:0] l2_out_buffer_24_2_reg_2127;
reg   [31:0] l2_out_buffer_23_2_reg_2137;
reg   [31:0] l2_out_buffer_22_2_reg_2147;
reg   [31:0] l2_out_buffer_21_2_reg_2157;
reg   [31:0] l2_out_buffer_20_2_reg_2167;
reg   [31:0] l2_out_buffer_19_2_reg_2177;
reg   [31:0] l2_out_buffer_18_2_reg_2187;
reg   [31:0] l2_out_buffer_17_2_reg_2197;
reg   [31:0] l2_out_buffer_16_2_reg_2207;
reg   [31:0] l2_out_buffer_15_2_reg_2217;
reg   [31:0] l2_out_buffer_14_2_reg_2227;
reg   [31:0] l2_out_buffer_13_2_reg_2237;
reg   [31:0] l2_out_buffer_12_2_reg_2247;
reg   [31:0] l2_out_buffer_11_2_reg_2257;
reg   [31:0] l2_out_buffer_10_2_reg_2267;
reg   [31:0] l2_out_buffer_9_2_reg_2277;
reg   [31:0] l2_out_buffer_8_2_reg_2287;
reg   [31:0] l2_out_buffer_7_2_reg_2297;
reg   [31:0] l2_out_buffer_6_2_reg_2307;
reg   [31:0] l2_out_buffer_5_2_reg_2317;
reg   [31:0] l2_out_buffer_4_2_reg_2327;
reg   [31:0] l2_out_buffer_3_2_reg_2337;
reg   [31:0] l2_out_buffer_2_2_reg_2347;
reg   [31:0] l2_out_buffer_1_2_reg_2357;
reg   [31:0] l2_out_buffer_0_2_reg_2367;
reg   [7:0] i1_0_reg_2377;
reg   [6:0] i2_0_reg_2388;
wire   [31:0] l2_out_buffer_0_0_l_reg_5128;
wire    ap_CS_fsm_state2;
wire   [31:0] l2_out_buffer_1_0_l_reg_5133;
wire   [31:0] l2_out_buffer_2_0_l_reg_5138;
wire   [31:0] l2_out_buffer_3_0_l_reg_5143;
wire   [31:0] l2_out_buffer_4_0_l_reg_5148;
wire   [31:0] l2_out_buffer_5_0_l_reg_5153;
wire   [31:0] l2_out_buffer_6_0_l_reg_5158;
wire   [31:0] l2_out_buffer_7_0_l_reg_5163;
wire   [31:0] l2_out_buffer_8_0_l_reg_5168;
wire   [31:0] l2_out_buffer_9_0_l_reg_5173;
wire   [31:0] l2_out_buffer_10_0_s_reg_5178;
wire   [31:0] l2_out_buffer_11_0_s_reg_5183;
wire   [31:0] l2_out_buffer_12_0_s_reg_5188;
wire   [31:0] l2_out_buffer_13_0_s_reg_5193;
wire   [31:0] l2_out_buffer_14_0_s_reg_5198;
wire   [31:0] l2_out_buffer_15_0_s_reg_5203;
wire   [31:0] l2_out_buffer_16_0_s_reg_5208;
wire   [31:0] l2_out_buffer_17_0_s_reg_5213;
wire   [31:0] l2_out_buffer_18_0_s_reg_5218;
wire   [31:0] l2_out_buffer_19_0_s_reg_5223;
wire   [31:0] l2_out_buffer_20_0_s_reg_5228;
wire   [31:0] l2_out_buffer_21_0_s_reg_5233;
wire   [31:0] l2_out_buffer_22_0_s_reg_5238;
wire   [31:0] l2_out_buffer_23_0_s_reg_5243;
wire   [31:0] l2_out_buffer_24_0_s_reg_5248;
wire   [31:0] l2_out_buffer_25_0_s_reg_5253;
wire   [31:0] l2_out_buffer_26_0_s_reg_5258;
wire   [31:0] l2_out_buffer_27_0_s_reg_5263;
wire   [31:0] l2_out_buffer_28_0_s_reg_5268;
wire   [31:0] l2_out_buffer_29_0_s_reg_5273;
wire   [31:0] l2_out_buffer_30_0_s_reg_5278;
wire   [31:0] l2_out_buffer_31_0_s_reg_5283;
wire   [31:0] l2_out_buffer_32_0_s_reg_5288;
wire   [31:0] l2_out_buffer_33_0_s_reg_5293;
wire   [31:0] l2_out_buffer_34_0_s_reg_5298;
wire   [31:0] l2_out_buffer_35_0_s_reg_5303;
wire   [31:0] l2_out_buffer_36_0_s_reg_5308;
wire   [31:0] l2_out_buffer_37_0_s_reg_5313;
wire   [31:0] l2_out_buffer_38_0_s_reg_5318;
wire   [31:0] l2_out_buffer_39_0_s_reg_5323;
wire   [31:0] l2_out_buffer_40_0_s_reg_5328;
wire   [31:0] l2_out_buffer_41_0_s_reg_5333;
wire   [31:0] l2_out_buffer_42_0_s_reg_5338;
wire   [31:0] l2_out_buffer_43_0_s_reg_5343;
wire   [31:0] l2_out_buffer_44_0_s_reg_5348;
wire   [31:0] l2_out_buffer_45_0_s_reg_5353;
wire   [31:0] l2_out_buffer_46_0_s_reg_5358;
wire   [31:0] l2_out_buffer_47_0_s_reg_5363;
wire   [31:0] l2_out_buffer_48_0_s_reg_5368;
wire   [31:0] l2_out_buffer_49_0_s_reg_5373;
wire   [31:0] l2_out_buffer_50_0_s_reg_5378;
wire   [31:0] l2_out_buffer_51_0_s_reg_5383;
wire   [31:0] l2_out_buffer_52_0_s_reg_5388;
wire   [31:0] l2_out_buffer_53_0_s_reg_5393;
wire   [31:0] l2_out_buffer_54_0_s_reg_5398;
wire   [31:0] l2_out_buffer_55_0_s_reg_5403;
wire   [31:0] l2_out_buffer_56_0_s_reg_5408;
wire   [31:0] l2_out_buffer_57_0_s_reg_5413;
wire   [31:0] l2_out_buffer_58_0_s_reg_5418;
wire   [31:0] l2_out_buffer_59_0_s_reg_5423;
wire   [31:0] l2_out_buffer_60_0_s_reg_5428;
wire   [31:0] l2_out_buffer_61_0_s_reg_5433;
wire   [31:0] l2_out_buffer_62_0_s_reg_5438;
wire   [31:0] l2_out_buffer_63_0_s_reg_5443;
wire   [6:0] i_3_fu_2597_p2;
wire   [0:0] icmp_ln121_fu_2927_p2;
wire    ap_block_state4_pp1_stage0_iter0;
reg    ap_block_state5_pp1_stage0_iter1;
wire    ap_block_state6_pp1_stage0_iter2;
reg    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln121_reg_5459_pp1_iter1_reg;
wire   [7:0] i_fu_2933_p2;
reg    ap_enable_reg_pp1_iter0;
reg   [15:0] tmp_21_reg_5788;
reg  signed [7:0] l2_weights_0_load_reg_5793;
reg  signed [7:0] l2_weights_1_load_reg_5798;
reg  signed [7:0] l2_weights_2_load_reg_5803;
reg  signed [7:0] l2_weights_3_load_reg_5808;
reg  signed [7:0] l2_weights_4_load_reg_5813;
reg  signed [7:0] l2_weights_5_load_reg_5818;
reg  signed [7:0] l2_weights_6_load_reg_5823;
reg  signed [7:0] l2_weights_7_load_reg_5828;
reg  signed [7:0] l2_weights_8_load_reg_5833;
reg  signed [7:0] l2_weights_9_load_reg_5838;
reg  signed [7:0] l2_weights_10_load_reg_5843;
reg  signed [7:0] l2_weights_11_load_reg_5848;
reg  signed [7:0] l2_weights_12_load_reg_5853;
reg  signed [7:0] l2_weights_13_load_reg_5858;
reg  signed [7:0] l2_weights_14_load_reg_5863;
reg  signed [7:0] l2_weights_15_load_reg_5868;
reg  signed [7:0] l2_weights_16_load_reg_5873;
reg  signed [7:0] l2_weights_17_load_reg_5878;
reg  signed [7:0] l2_weights_18_load_reg_5883;
reg  signed [7:0] l2_weights_19_load_reg_5888;
reg  signed [7:0] l2_weights_20_load_reg_5893;
reg  signed [7:0] l2_weights_21_load_reg_5898;
reg  signed [7:0] l2_weights_22_load_reg_5903;
reg  signed [7:0] l2_weights_23_load_reg_5908;
reg  signed [7:0] l2_weights_24_load_reg_5913;
reg  signed [7:0] l2_weights_25_load_reg_5918;
reg  signed [7:0] l2_weights_26_load_reg_5923;
reg  signed [7:0] l2_weights_27_load_reg_5928;
reg  signed [7:0] l2_weights_28_load_reg_5933;
reg  signed [7:0] l2_weights_29_load_reg_5938;
reg  signed [7:0] l2_weights_30_load_reg_5943;
reg  signed [7:0] l2_weights_31_load_reg_5948;
reg  signed [7:0] l2_weights_32_load_reg_5953;
reg  signed [7:0] l2_weights_33_load_reg_5958;
reg  signed [7:0] l2_weights_34_load_reg_5963;
reg  signed [7:0] l2_weights_35_load_reg_5968;
reg  signed [7:0] l2_weights_36_load_reg_5973;
reg  signed [7:0] l2_weights_37_load_reg_5978;
reg  signed [7:0] l2_weights_38_load_reg_5983;
reg  signed [7:0] l2_weights_39_load_reg_5988;
reg  signed [7:0] l2_weights_40_load_reg_5993;
reg  signed [7:0] l2_weights_41_load_reg_5998;
reg  signed [7:0] l2_weights_42_load_reg_6003;
reg  signed [7:0] l2_weights_43_load_reg_6008;
reg  signed [7:0] l2_weights_44_load_reg_6013;
reg  signed [7:0] l2_weights_45_load_reg_6018;
reg  signed [7:0] l2_weights_46_load_reg_6023;
reg  signed [7:0] l2_weights_47_load_reg_6028;
reg  signed [7:0] l2_weights_48_load_reg_6033;
reg  signed [7:0] l2_weights_49_load_reg_6038;
reg  signed [7:0] l2_weights_50_load_reg_6043;
reg  signed [7:0] l2_weights_51_load_reg_6048;
reg  signed [7:0] l2_weights_52_load_reg_6053;
reg  signed [7:0] l2_weights_53_load_reg_6058;
reg  signed [7:0] l2_weights_54_load_reg_6063;
reg  signed [7:0] l2_weights_55_load_reg_6068;
reg  signed [7:0] l2_weights_56_load_reg_6073;
reg  signed [7:0] l2_weights_57_load_reg_6078;
reg  signed [7:0] l2_weights_58_load_reg_6083;
reg  signed [7:0] l2_weights_59_load_reg_6088;
reg  signed [7:0] l2_weights_60_load_reg_6093;
reg  signed [7:0] l2_weights_61_load_reg_6098;
reg  signed [7:0] l2_weights_62_load_reg_6103;
reg  signed [7:0] l2_weights_63_load_reg_6108;
wire  signed [31:0] grp_fu_4232_p3;
reg    ap_enable_reg_pp1_iter2;
wire  signed [31:0] grp_fu_4240_p3;
wire  signed [31:0] grp_fu_4248_p3;
wire  signed [31:0] grp_fu_4256_p3;
wire  signed [31:0] grp_fu_4264_p3;
wire  signed [31:0] grp_fu_4272_p3;
wire  signed [31:0] grp_fu_4280_p3;
wire  signed [31:0] grp_fu_4288_p3;
wire  signed [31:0] grp_fu_4296_p3;
wire  signed [31:0] grp_fu_4304_p3;
wire  signed [31:0] grp_fu_4312_p3;
wire  signed [31:0] grp_fu_4320_p3;
wire  signed [31:0] grp_fu_4328_p3;
wire  signed [31:0] grp_fu_4336_p3;
wire  signed [31:0] grp_fu_4344_p3;
wire  signed [31:0] grp_fu_4352_p3;
wire  signed [31:0] grp_fu_4360_p3;
wire  signed [31:0] grp_fu_4368_p3;
wire  signed [31:0] grp_fu_4376_p3;
wire  signed [31:0] grp_fu_4384_p3;
wire  signed [31:0] grp_fu_4392_p3;
wire  signed [31:0] grp_fu_4400_p3;
wire  signed [31:0] grp_fu_4408_p3;
wire  signed [31:0] grp_fu_4416_p3;
wire  signed [31:0] grp_fu_4424_p3;
wire  signed [31:0] grp_fu_4432_p3;
wire  signed [31:0] grp_fu_4440_p3;
wire  signed [31:0] grp_fu_4448_p3;
wire  signed [31:0] grp_fu_4456_p3;
wire  signed [31:0] grp_fu_4464_p3;
wire  signed [31:0] grp_fu_4472_p3;
wire  signed [31:0] grp_fu_4480_p3;
wire  signed [31:0] grp_fu_4488_p3;
wire  signed [31:0] grp_fu_4496_p3;
wire  signed [31:0] grp_fu_4504_p3;
wire  signed [31:0] grp_fu_4512_p3;
wire  signed [31:0] grp_fu_4520_p3;
wire  signed [31:0] grp_fu_4528_p3;
wire  signed [31:0] grp_fu_4536_p3;
wire  signed [31:0] grp_fu_4544_p3;
wire  signed [31:0] grp_fu_4552_p3;
wire  signed [31:0] grp_fu_4560_p3;
wire  signed [31:0] grp_fu_4568_p3;
wire  signed [31:0] grp_fu_4576_p3;
wire  signed [31:0] grp_fu_4584_p3;
wire  signed [31:0] grp_fu_4592_p3;
wire  signed [31:0] grp_fu_4600_p3;
wire  signed [31:0] grp_fu_4608_p3;
wire  signed [31:0] grp_fu_4616_p3;
wire  signed [31:0] grp_fu_4624_p3;
wire  signed [31:0] grp_fu_4632_p3;
wire  signed [31:0] grp_fu_4640_p3;
wire  signed [31:0] grp_fu_4648_p3;
wire  signed [31:0] grp_fu_4656_p3;
wire  signed [31:0] grp_fu_4664_p3;
wire  signed [31:0] grp_fu_4672_p3;
wire  signed [31:0] grp_fu_4680_p3;
wire  signed [31:0] grp_fu_4688_p3;
wire  signed [31:0] grp_fu_4696_p3;
wire  signed [31:0] grp_fu_4704_p3;
wire  signed [31:0] grp_fu_4712_p3;
wire  signed [31:0] grp_fu_4720_p3;
wire  signed [31:0] grp_fu_4728_p3;
wire  signed [31:0] grp_fu_4736_p3;
wire   [0:0] icmp_ln134_fu_3522_p2;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state8_pp2_stage0_iter0;
wire    ap_block_state9_pp2_stage0_iter1;
reg    ap_block_state10_pp2_stage0_iter2;
reg    ap_block_pp2_stage0_11001;
wire   [6:0] i_4_fu_3528_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [5:0] trunc_ln137_fu_3539_p1;
reg   [5:0] trunc_ln137_reg_6895;
wire   [15:0] tmp_20_fu_4228_p1;
reg   [15:0] tmp_20_reg_6900;
wire    ap_CS_fsm_state3;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state4;
wire    ap_CS_fsm_state7;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state8;
reg    ap_enable_reg_pp2_iter1;
reg   [6:0] i_0_reg_1726;
reg    ap_block_state1;
wire   [0:0] icmp_ln114_fu_2591_p2;
wire   [63:0] zext_ln129_fu_2939_p1;
wire   [63:0] zext_ln137_fu_3534_p1;
reg   [31:0] l2_out_buffer_63_1_fu_612;
wire   [31:0] l2_out_buffer_0_5_fu_3904_p1;
reg   [31:0] l2_out_buffer_63_4_fu_616;
reg   [31:0] l2_out_buffer_63_5_fu_620;
reg   [31:0] l2_out_buffer_63_6_fu_624;
reg   [31:0] l2_out_buffer_63_7_fu_628;
reg   [31:0] l2_out_buffer_63_8_fu_632;
reg   [31:0] l2_out_buffer_63_9_fu_636;
reg   [31:0] l2_out_buffer_63_10_fu_640;
reg   [31:0] l2_out_buffer_63_11_fu_644;
reg   [31:0] l2_out_buffer_63_12_fu_648;
reg   [31:0] l2_out_buffer_63_13_fu_652;
reg   [31:0] l2_out_buffer_63_14_fu_656;
reg   [31:0] l2_out_buffer_63_15_fu_660;
reg   [31:0] l2_out_buffer_63_16_fu_664;
reg   [31:0] l2_out_buffer_63_17_fu_668;
reg   [31:0] l2_out_buffer_63_18_fu_672;
reg   [31:0] l2_out_buffer_63_19_fu_676;
reg   [31:0] l2_out_buffer_63_20_fu_680;
reg   [31:0] l2_out_buffer_63_21_fu_684;
reg   [31:0] l2_out_buffer_63_22_fu_688;
reg   [31:0] l2_out_buffer_63_23_fu_692;
reg   [31:0] l2_out_buffer_63_24_fu_696;
reg   [31:0] l2_out_buffer_63_25_fu_700;
reg   [31:0] l2_out_buffer_63_26_fu_704;
reg   [31:0] l2_out_buffer_63_27_fu_708;
reg   [31:0] l2_out_buffer_63_28_fu_712;
reg   [31:0] l2_out_buffer_63_29_fu_716;
reg   [31:0] l2_out_buffer_63_30_fu_720;
reg   [31:0] l2_out_buffer_63_31_fu_724;
reg   [31:0] l2_out_buffer_63_32_fu_728;
reg   [31:0] l2_out_buffer_63_33_fu_732;
reg   [31:0] l2_out_buffer_63_34_fu_736;
reg   [31:0] l2_out_buffer_63_35_fu_740;
reg   [31:0] l2_out_buffer_63_36_fu_744;
reg   [31:0] l2_out_buffer_63_37_fu_748;
reg   [31:0] l2_out_buffer_63_38_fu_752;
reg   [31:0] l2_out_buffer_63_39_fu_756;
reg   [31:0] l2_out_buffer_63_40_fu_760;
reg   [31:0] l2_out_buffer_63_41_fu_764;
reg   [31:0] l2_out_buffer_63_42_fu_768;
reg   [31:0] l2_out_buffer_63_43_fu_772;
reg   [31:0] l2_out_buffer_63_44_fu_776;
reg   [31:0] l2_out_buffer_63_45_fu_780;
reg   [31:0] l2_out_buffer_63_46_fu_784;
reg   [31:0] l2_out_buffer_63_47_fu_788;
reg   [31:0] l2_out_buffer_63_48_fu_792;
reg   [31:0] l2_out_buffer_63_49_fu_796;
reg   [31:0] l2_out_buffer_63_50_fu_800;
reg   [31:0] l2_out_buffer_63_51_fu_804;
reg   [31:0] l2_out_buffer_63_52_fu_808;
reg   [31:0] l2_out_buffer_63_53_fu_812;
reg   [31:0] l2_out_buffer_63_54_fu_816;
reg   [31:0] l2_out_buffer_63_55_fu_820;
reg   [31:0] l2_out_buffer_63_56_fu_824;
reg   [31:0] l2_out_buffer_63_57_fu_828;
reg   [31:0] l2_out_buffer_63_58_fu_832;
reg   [31:0] l2_out_buffer_63_59_fu_836;
reg   [31:0] l2_out_buffer_63_60_fu_840;
reg   [31:0] l2_out_buffer_63_61_fu_844;
reg   [31:0] l2_out_buffer_63_62_fu_848;
reg   [31:0] l2_out_buffer_63_63_fu_852;
reg   [31:0] l2_out_buffer_63_64_fu_856;
reg   [31:0] l2_out_buffer_63_65_fu_860;
reg   [31:0] l2_out_buffer_63_3_fu_864;
reg    ap_block_pp2_stage0_01001;
wire  signed [31:0] sext_ln137_fu_3735_p1;
wire   [31:0] tmp_1_fu_3739_p66;
wire   [31:0] add_ln137_fu_3872_p2;
wire   [0:0] tmp_fu_3888_p3;
wire   [22:0] trunc_ln3_fu_3878_p4;
wire   [22:0] l2_out_buffer_0_4_fu_3896_p3;
wire  signed [15:0] grp_fu_4232_p0;
wire  signed [23:0] sext_ln129_fu_3007_p1;
wire  signed [15:0] grp_fu_4240_p0;
wire  signed [15:0] grp_fu_4248_p0;
wire  signed [15:0] grp_fu_4256_p0;
wire  signed [15:0] grp_fu_4264_p0;
wire  signed [15:0] grp_fu_4272_p0;
wire  signed [15:0] grp_fu_4280_p0;
wire  signed [15:0] grp_fu_4288_p0;
wire  signed [15:0] grp_fu_4296_p0;
wire  signed [15:0] grp_fu_4304_p0;
wire  signed [15:0] grp_fu_4312_p0;
wire  signed [15:0] grp_fu_4320_p0;
wire  signed [15:0] grp_fu_4328_p0;
wire  signed [15:0] grp_fu_4336_p0;
wire  signed [15:0] grp_fu_4344_p0;
wire  signed [15:0] grp_fu_4352_p0;
wire  signed [15:0] grp_fu_4360_p0;
wire  signed [15:0] grp_fu_4368_p0;
wire  signed [15:0] grp_fu_4376_p0;
wire  signed [15:0] grp_fu_4384_p0;
wire  signed [15:0] grp_fu_4392_p0;
wire  signed [15:0] grp_fu_4400_p0;
wire  signed [15:0] grp_fu_4408_p0;
wire  signed [15:0] grp_fu_4416_p0;
wire  signed [15:0] grp_fu_4424_p0;
wire  signed [15:0] grp_fu_4432_p0;
wire  signed [15:0] grp_fu_4440_p0;
wire  signed [15:0] grp_fu_4448_p0;
wire  signed [15:0] grp_fu_4456_p0;
wire  signed [15:0] grp_fu_4464_p0;
wire  signed [15:0] grp_fu_4472_p0;
wire  signed [15:0] grp_fu_4480_p0;
wire  signed [15:0] grp_fu_4488_p0;
wire  signed [15:0] grp_fu_4496_p0;
wire  signed [15:0] grp_fu_4504_p0;
wire  signed [15:0] grp_fu_4512_p0;
wire  signed [15:0] grp_fu_4520_p0;
wire  signed [15:0] grp_fu_4528_p0;
wire  signed [15:0] grp_fu_4536_p0;
wire  signed [15:0] grp_fu_4544_p0;
wire  signed [15:0] grp_fu_4552_p0;
wire  signed [15:0] grp_fu_4560_p0;
wire  signed [15:0] grp_fu_4568_p0;
wire  signed [15:0] grp_fu_4576_p0;
wire  signed [15:0] grp_fu_4584_p0;
wire  signed [15:0] grp_fu_4592_p0;
wire  signed [15:0] grp_fu_4600_p0;
wire  signed [15:0] grp_fu_4608_p0;
wire  signed [15:0] grp_fu_4616_p0;
wire  signed [15:0] grp_fu_4624_p0;
wire  signed [15:0] grp_fu_4632_p0;
wire  signed [15:0] grp_fu_4640_p0;
wire  signed [15:0] grp_fu_4648_p0;
wire  signed [15:0] grp_fu_4656_p0;
wire  signed [15:0] grp_fu_4664_p0;
wire  signed [15:0] grp_fu_4672_p0;
wire  signed [15:0] grp_fu_4680_p0;
wire  signed [15:0] grp_fu_4688_p0;
wire  signed [15:0] grp_fu_4696_p0;
wire  signed [15:0] grp_fu_4704_p0;
wire  signed [15:0] grp_fu_4712_p0;
wire  signed [15:0] grp_fu_4720_p0;
wire  signed [15:0] grp_fu_4728_p0;
wire  signed [15:0] grp_fu_4736_p0;
wire    ap_CS_fsm_state11;
reg   [6:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
end

mlp_l2_l2_weights_0 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_0_address0),
    .ce0(l2_weights_0_ce0),
    .q0(l2_weights_0_q0)
);

mlp_l2_l2_weights_1 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_1_address0),
    .ce0(l2_weights_1_ce0),
    .q0(l2_weights_1_q0)
);

mlp_l2_l2_weights_2 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_2_address0),
    .ce0(l2_weights_2_ce0),
    .q0(l2_weights_2_q0)
);

mlp_l2_l2_weights_3 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_3_address0),
    .ce0(l2_weights_3_ce0),
    .q0(l2_weights_3_q0)
);

mlp_l2_l2_weights_4 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_4_address0),
    .ce0(l2_weights_4_ce0),
    .q0(l2_weights_4_q0)
);

mlp_l2_l2_weights_5 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_5_address0),
    .ce0(l2_weights_5_ce0),
    .q0(l2_weights_5_q0)
);

mlp_l2_l2_weights_6 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_6_address0),
    .ce0(l2_weights_6_ce0),
    .q0(l2_weights_6_q0)
);

mlp_l2_l2_weights_7 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_7_address0),
    .ce0(l2_weights_7_ce0),
    .q0(l2_weights_7_q0)
);

mlp_l2_l2_weights_8 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_8_address0),
    .ce0(l2_weights_8_ce0),
    .q0(l2_weights_8_q0)
);

mlp_l2_l2_weights_9 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_9_address0),
    .ce0(l2_weights_9_ce0),
    .q0(l2_weights_9_q0)
);

mlp_l2_l2_weightsb6t #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_10_address0),
    .ce0(l2_weights_10_ce0),
    .q0(l2_weights_10_q0)
);

mlp_l2_l2_weightsb7t #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_11_address0),
    .ce0(l2_weights_11_ce0),
    .q0(l2_weights_11_q0)
);

mlp_l2_l2_weightsb8t #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_12_address0),
    .ce0(l2_weights_12_ce0),
    .q0(l2_weights_12_q0)
);

mlp_l2_l2_weightsb9t #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_13_address0),
    .ce0(l2_weights_13_ce0),
    .q0(l2_weights_13_q0)
);

mlp_l2_l2_weightscau #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_14_address0),
    .ce0(l2_weights_14_ce0),
    .q0(l2_weights_14_q0)
);

mlp_l2_l2_weightscbu #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_15_address0),
    .ce0(l2_weights_15_ce0),
    .q0(l2_weights_15_q0)
);

mlp_l2_l2_weightsccu #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_16_address0),
    .ce0(l2_weights_16_ce0),
    .q0(l2_weights_16_q0)
);

mlp_l2_l2_weightscdu #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_17_address0),
    .ce0(l2_weights_17_ce0),
    .q0(l2_weights_17_q0)
);

mlp_l2_l2_weightsceu #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_18_address0),
    .ce0(l2_weights_18_ce0),
    .q0(l2_weights_18_q0)
);

mlp_l2_l2_weightscfu #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_19_address0),
    .ce0(l2_weights_19_ce0),
    .q0(l2_weights_19_q0)
);

mlp_l2_l2_weightscgu #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_20_address0),
    .ce0(l2_weights_20_ce0),
    .q0(l2_weights_20_q0)
);

mlp_l2_l2_weightschv #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_21_address0),
    .ce0(l2_weights_21_ce0),
    .q0(l2_weights_21_q0)
);

mlp_l2_l2_weightsciv #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_22_address0),
    .ce0(l2_weights_22_ce0),
    .q0(l2_weights_22_q0)
);

mlp_l2_l2_weightscjv #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_23_address0),
    .ce0(l2_weights_23_ce0),
    .q0(l2_weights_23_q0)
);

mlp_l2_l2_weightsckv #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_24_address0),
    .ce0(l2_weights_24_ce0),
    .q0(l2_weights_24_q0)
);

mlp_l2_l2_weightsclv #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_25_address0),
    .ce0(l2_weights_25_ce0),
    .q0(l2_weights_25_q0)
);

mlp_l2_l2_weightscmv #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_26_address0),
    .ce0(l2_weights_26_ce0),
    .q0(l2_weights_26_q0)
);

mlp_l2_l2_weightscnw #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_27_address0),
    .ce0(l2_weights_27_ce0),
    .q0(l2_weights_27_q0)
);

mlp_l2_l2_weightscow #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_28_address0),
    .ce0(l2_weights_28_ce0),
    .q0(l2_weights_28_q0)
);

mlp_l2_l2_weightscpw #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_29_address0),
    .ce0(l2_weights_29_ce0),
    .q0(l2_weights_29_q0)
);

mlp_l2_l2_weightscqw #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_30_address0),
    .ce0(l2_weights_30_ce0),
    .q0(l2_weights_30_q0)
);

mlp_l2_l2_weightscrw #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_31_address0),
    .ce0(l2_weights_31_ce0),
    .q0(l2_weights_31_q0)
);

mlp_l2_l2_weightscsw #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_32_address0),
    .ce0(l2_weights_32_ce0),
    .q0(l2_weights_32_q0)
);

mlp_l2_l2_weightsctx #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_33_address0),
    .ce0(l2_weights_33_ce0),
    .q0(l2_weights_33_q0)
);

mlp_l2_l2_weightscux #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_34_address0),
    .ce0(l2_weights_34_ce0),
    .q0(l2_weights_34_q0)
);

mlp_l2_l2_weightscvx #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_35_address0),
    .ce0(l2_weights_35_ce0),
    .q0(l2_weights_35_q0)
);

mlp_l2_l2_weightscwx #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_36_address0),
    .ce0(l2_weights_36_ce0),
    .q0(l2_weights_36_q0)
);

mlp_l2_l2_weightscxx #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_37_address0),
    .ce0(l2_weights_37_ce0),
    .q0(l2_weights_37_q0)
);

mlp_l2_l2_weightscyx #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_38_address0),
    .ce0(l2_weights_38_ce0),
    .q0(l2_weights_38_q0)
);

mlp_l2_l2_weightsczy #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_39_address0),
    .ce0(l2_weights_39_ce0),
    .q0(l2_weights_39_q0)
);

mlp_l2_l2_weightscAy #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_40_address0),
    .ce0(l2_weights_40_ce0),
    .q0(l2_weights_40_q0)
);

mlp_l2_l2_weightscBy #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_41_address0),
    .ce0(l2_weights_41_ce0),
    .q0(l2_weights_41_q0)
);

mlp_l2_l2_weightscCy #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_42_address0),
    .ce0(l2_weights_42_ce0),
    .q0(l2_weights_42_q0)
);

mlp_l2_l2_weightscDy #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_43_address0),
    .ce0(l2_weights_43_ce0),
    .q0(l2_weights_43_q0)
);

mlp_l2_l2_weightscEy #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_44_address0),
    .ce0(l2_weights_44_ce0),
    .q0(l2_weights_44_q0)
);

mlp_l2_l2_weightscFz #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_45_address0),
    .ce0(l2_weights_45_ce0),
    .q0(l2_weights_45_q0)
);

mlp_l2_l2_weightscGz #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_46_address0),
    .ce0(l2_weights_46_ce0),
    .q0(l2_weights_46_q0)
);

mlp_l2_l2_weightscHz #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_47_address0),
    .ce0(l2_weights_47_ce0),
    .q0(l2_weights_47_q0)
);

mlp_l2_l2_weightscIz #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_48_address0),
    .ce0(l2_weights_48_ce0),
    .q0(l2_weights_48_q0)
);

mlp_l2_l2_weightscJz #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_49_address0),
    .ce0(l2_weights_49_ce0),
    .q0(l2_weights_49_q0)
);

mlp_l2_l2_weightscKz #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_50_address0),
    .ce0(l2_weights_50_ce0),
    .q0(l2_weights_50_q0)
);

mlp_l2_l2_weightscLz #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_51_address0),
    .ce0(l2_weights_51_ce0),
    .q0(l2_weights_51_q0)
);

mlp_l2_l2_weightscMA #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_52_address0),
    .ce0(l2_weights_52_ce0),
    .q0(l2_weights_52_q0)
);

mlp_l2_l2_weightscNA #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_53_address0),
    .ce0(l2_weights_53_ce0),
    .q0(l2_weights_53_q0)
);

mlp_l2_l2_weightscOA #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_54_address0),
    .ce0(l2_weights_54_ce0),
    .q0(l2_weights_54_q0)
);

mlp_l2_l2_weightscPA #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_55_address0),
    .ce0(l2_weights_55_ce0),
    .q0(l2_weights_55_q0)
);

mlp_l2_l2_weightscQA #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_56_address0),
    .ce0(l2_weights_56_ce0),
    .q0(l2_weights_56_q0)
);

mlp_l2_l2_weightscRA #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_57_address0),
    .ce0(l2_weights_57_ce0),
    .q0(l2_weights_57_q0)
);

mlp_l2_l2_weightscSB #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_58_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_58_address0),
    .ce0(l2_weights_58_ce0),
    .q0(l2_weights_58_q0)
);

mlp_l2_l2_weightscTB #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_59_address0),
    .ce0(l2_weights_59_ce0),
    .q0(l2_weights_59_q0)
);

mlp_l2_l2_weightscUB #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_60_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_60_address0),
    .ce0(l2_weights_60_ce0),
    .q0(l2_weights_60_q0)
);

mlp_l2_l2_weightscVB #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_61_address0),
    .ce0(l2_weights_61_ce0),
    .q0(l2_weights_61_q0)
);

mlp_l2_l2_weightscWB #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_62_address0),
    .ce0(l2_weights_62_ce0),
    .q0(l2_weights_62_q0)
);

mlp_l2_l2_weightscXB #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
l2_weights_63_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_weights_63_address0),
    .ce0(l2_weights_63_ce0),
    .q0(l2_weights_63_q0)
);

mlp_l2_l2_biases #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
l2_biases_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_biases_address0),
    .ce0(l2_biases_ce0),
    .q0(l2_biases_q0)
);

mlp_mux_646_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mlp_mux_646_32_1_1_U208(
    .din0(l2_out_buffer_63_1_fu_612),
    .din1(l2_out_buffer_63_4_fu_616),
    .din2(l2_out_buffer_63_5_fu_620),
    .din3(l2_out_buffer_63_6_fu_624),
    .din4(l2_out_buffer_63_7_fu_628),
    .din5(l2_out_buffer_63_8_fu_632),
    .din6(l2_out_buffer_63_9_fu_636),
    .din7(l2_out_buffer_63_10_fu_640),
    .din8(l2_out_buffer_63_11_fu_644),
    .din9(l2_out_buffer_63_12_fu_648),
    .din10(l2_out_buffer_63_13_fu_652),
    .din11(l2_out_buffer_63_14_fu_656),
    .din12(l2_out_buffer_63_15_fu_660),
    .din13(l2_out_buffer_63_16_fu_664),
    .din14(l2_out_buffer_63_17_fu_668),
    .din15(l2_out_buffer_63_18_fu_672),
    .din16(l2_out_buffer_63_19_fu_676),
    .din17(l2_out_buffer_63_20_fu_680),
    .din18(l2_out_buffer_63_21_fu_684),
    .din19(l2_out_buffer_63_22_fu_688),
    .din20(l2_out_buffer_63_23_fu_692),
    .din21(l2_out_buffer_63_24_fu_696),
    .din22(l2_out_buffer_63_25_fu_700),
    .din23(l2_out_buffer_63_26_fu_704),
    .din24(l2_out_buffer_63_27_fu_708),
    .din25(l2_out_buffer_63_28_fu_712),
    .din26(l2_out_buffer_63_29_fu_716),
    .din27(l2_out_buffer_63_30_fu_720),
    .din28(l2_out_buffer_63_31_fu_724),
    .din29(l2_out_buffer_63_32_fu_728),
    .din30(l2_out_buffer_63_33_fu_732),
    .din31(l2_out_buffer_63_34_fu_736),
    .din32(l2_out_buffer_63_35_fu_740),
    .din33(l2_out_buffer_63_36_fu_744),
    .din34(l2_out_buffer_63_37_fu_748),
    .din35(l2_out_buffer_63_38_fu_752),
    .din36(l2_out_buffer_63_39_fu_756),
    .din37(l2_out_buffer_63_40_fu_760),
    .din38(l2_out_buffer_63_41_fu_764),
    .din39(l2_out_buffer_63_42_fu_768),
    .din40(l2_out_buffer_63_43_fu_772),
    .din41(l2_out_buffer_63_44_fu_776),
    .din42(l2_out_buffer_63_45_fu_780),
    .din43(l2_out_buffer_63_46_fu_784),
    .din44(l2_out_buffer_63_47_fu_788),
    .din45(l2_out_buffer_63_48_fu_792),
    .din46(l2_out_buffer_63_49_fu_796),
    .din47(l2_out_buffer_63_50_fu_800),
    .din48(l2_out_buffer_63_51_fu_804),
    .din49(l2_out_buffer_63_52_fu_808),
    .din50(l2_out_buffer_63_53_fu_812),
    .din51(l2_out_buffer_63_54_fu_816),
    .din52(l2_out_buffer_63_55_fu_820),
    .din53(l2_out_buffer_63_56_fu_824),
    .din54(l2_out_buffer_63_57_fu_828),
    .din55(l2_out_buffer_63_58_fu_832),
    .din56(l2_out_buffer_63_59_fu_836),
    .din57(l2_out_buffer_63_60_fu_840),
    .din58(l2_out_buffer_63_61_fu_844),
    .din59(l2_out_buffer_63_62_fu_848),
    .din60(l2_out_buffer_63_63_fu_852),
    .din61(l2_out_buffer_63_64_fu_856),
    .din62(l2_out_buffer_63_65_fu_860),
    .din63(l2_out_buffer_63_3_fu_864),
    .din64(trunc_ln137_reg_6895),
    .dout(tmp_1_fu_3739_p66)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U209(
    .din0(grp_fu_4232_p0),
    .din1(l2_weights_0_load_reg_5793),
    .din2(l2_out_buffer_0_2_reg_2367),
    .dout(grp_fu_4232_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U210(
    .din0(grp_fu_4240_p0),
    .din1(l2_weights_1_load_reg_5798),
    .din2(l2_out_buffer_1_2_reg_2357),
    .dout(grp_fu_4240_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U211(
    .din0(grp_fu_4248_p0),
    .din1(l2_weights_2_load_reg_5803),
    .din2(l2_out_buffer_2_2_reg_2347),
    .dout(grp_fu_4248_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U212(
    .din0(grp_fu_4256_p0),
    .din1(l2_weights_3_load_reg_5808),
    .din2(l2_out_buffer_3_2_reg_2337),
    .dout(grp_fu_4256_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U213(
    .din0(grp_fu_4264_p0),
    .din1(l2_weights_4_load_reg_5813),
    .din2(l2_out_buffer_4_2_reg_2327),
    .dout(grp_fu_4264_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U214(
    .din0(grp_fu_4272_p0),
    .din1(l2_weights_5_load_reg_5818),
    .din2(l2_out_buffer_5_2_reg_2317),
    .dout(grp_fu_4272_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U215(
    .din0(grp_fu_4280_p0),
    .din1(l2_weights_6_load_reg_5823),
    .din2(l2_out_buffer_6_2_reg_2307),
    .dout(grp_fu_4280_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U216(
    .din0(grp_fu_4288_p0),
    .din1(l2_weights_7_load_reg_5828),
    .din2(l2_out_buffer_7_2_reg_2297),
    .dout(grp_fu_4288_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U217(
    .din0(grp_fu_4296_p0),
    .din1(l2_weights_8_load_reg_5833),
    .din2(l2_out_buffer_8_2_reg_2287),
    .dout(grp_fu_4296_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U218(
    .din0(grp_fu_4304_p0),
    .din1(l2_weights_9_load_reg_5838),
    .din2(l2_out_buffer_9_2_reg_2277),
    .dout(grp_fu_4304_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U219(
    .din0(grp_fu_4312_p0),
    .din1(l2_weights_10_load_reg_5843),
    .din2(l2_out_buffer_10_2_reg_2267),
    .dout(grp_fu_4312_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U220(
    .din0(grp_fu_4320_p0),
    .din1(l2_weights_11_load_reg_5848),
    .din2(l2_out_buffer_11_2_reg_2257),
    .dout(grp_fu_4320_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U221(
    .din0(grp_fu_4328_p0),
    .din1(l2_weights_12_load_reg_5853),
    .din2(l2_out_buffer_12_2_reg_2247),
    .dout(grp_fu_4328_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U222(
    .din0(grp_fu_4336_p0),
    .din1(l2_weights_13_load_reg_5858),
    .din2(l2_out_buffer_13_2_reg_2237),
    .dout(grp_fu_4336_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U223(
    .din0(grp_fu_4344_p0),
    .din1(l2_weights_14_load_reg_5863),
    .din2(l2_out_buffer_14_2_reg_2227),
    .dout(grp_fu_4344_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U224(
    .din0(grp_fu_4352_p0),
    .din1(l2_weights_15_load_reg_5868),
    .din2(l2_out_buffer_15_2_reg_2217),
    .dout(grp_fu_4352_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U225(
    .din0(grp_fu_4360_p0),
    .din1(l2_weights_16_load_reg_5873),
    .din2(l2_out_buffer_16_2_reg_2207),
    .dout(grp_fu_4360_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U226(
    .din0(grp_fu_4368_p0),
    .din1(l2_weights_17_load_reg_5878),
    .din2(l2_out_buffer_17_2_reg_2197),
    .dout(grp_fu_4368_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U227(
    .din0(grp_fu_4376_p0),
    .din1(l2_weights_18_load_reg_5883),
    .din2(l2_out_buffer_18_2_reg_2187),
    .dout(grp_fu_4376_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U228(
    .din0(grp_fu_4384_p0),
    .din1(l2_weights_19_load_reg_5888),
    .din2(l2_out_buffer_19_2_reg_2177),
    .dout(grp_fu_4384_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U229(
    .din0(grp_fu_4392_p0),
    .din1(l2_weights_20_load_reg_5893),
    .din2(l2_out_buffer_20_2_reg_2167),
    .dout(grp_fu_4392_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U230(
    .din0(grp_fu_4400_p0),
    .din1(l2_weights_21_load_reg_5898),
    .din2(l2_out_buffer_21_2_reg_2157),
    .dout(grp_fu_4400_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U231(
    .din0(grp_fu_4408_p0),
    .din1(l2_weights_22_load_reg_5903),
    .din2(l2_out_buffer_22_2_reg_2147),
    .dout(grp_fu_4408_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U232(
    .din0(grp_fu_4416_p0),
    .din1(l2_weights_23_load_reg_5908),
    .din2(l2_out_buffer_23_2_reg_2137),
    .dout(grp_fu_4416_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U233(
    .din0(grp_fu_4424_p0),
    .din1(l2_weights_24_load_reg_5913),
    .din2(l2_out_buffer_24_2_reg_2127),
    .dout(grp_fu_4424_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U234(
    .din0(grp_fu_4432_p0),
    .din1(l2_weights_25_load_reg_5918),
    .din2(l2_out_buffer_25_2_reg_2117),
    .dout(grp_fu_4432_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U235(
    .din0(grp_fu_4440_p0),
    .din1(l2_weights_26_load_reg_5923),
    .din2(l2_out_buffer_26_2_reg_2107),
    .dout(grp_fu_4440_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U236(
    .din0(grp_fu_4448_p0),
    .din1(l2_weights_27_load_reg_5928),
    .din2(l2_out_buffer_27_2_reg_2097),
    .dout(grp_fu_4448_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U237(
    .din0(grp_fu_4456_p0),
    .din1(l2_weights_28_load_reg_5933),
    .din2(l2_out_buffer_28_2_reg_2087),
    .dout(grp_fu_4456_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U238(
    .din0(grp_fu_4464_p0),
    .din1(l2_weights_29_load_reg_5938),
    .din2(l2_out_buffer_29_2_reg_2077),
    .dout(grp_fu_4464_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U239(
    .din0(grp_fu_4472_p0),
    .din1(l2_weights_30_load_reg_5943),
    .din2(l2_out_buffer_30_2_reg_2067),
    .dout(grp_fu_4472_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U240(
    .din0(grp_fu_4480_p0),
    .din1(l2_weights_31_load_reg_5948),
    .din2(l2_out_buffer_31_2_reg_2057),
    .dout(grp_fu_4480_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U241(
    .din0(grp_fu_4488_p0),
    .din1(l2_weights_32_load_reg_5953),
    .din2(l2_out_buffer_32_2_reg_2047),
    .dout(grp_fu_4488_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U242(
    .din0(grp_fu_4496_p0),
    .din1(l2_weights_33_load_reg_5958),
    .din2(l2_out_buffer_33_2_reg_2037),
    .dout(grp_fu_4496_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U243(
    .din0(grp_fu_4504_p0),
    .din1(l2_weights_34_load_reg_5963),
    .din2(l2_out_buffer_34_2_reg_2027),
    .dout(grp_fu_4504_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U244(
    .din0(grp_fu_4512_p0),
    .din1(l2_weights_35_load_reg_5968),
    .din2(l2_out_buffer_35_2_reg_2017),
    .dout(grp_fu_4512_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U245(
    .din0(grp_fu_4520_p0),
    .din1(l2_weights_36_load_reg_5973),
    .din2(l2_out_buffer_36_2_reg_2007),
    .dout(grp_fu_4520_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U246(
    .din0(grp_fu_4528_p0),
    .din1(l2_weights_37_load_reg_5978),
    .din2(l2_out_buffer_37_2_reg_1997),
    .dout(grp_fu_4528_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U247(
    .din0(grp_fu_4536_p0),
    .din1(l2_weights_38_load_reg_5983),
    .din2(l2_out_buffer_38_2_reg_1987),
    .dout(grp_fu_4536_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U248(
    .din0(grp_fu_4544_p0),
    .din1(l2_weights_39_load_reg_5988),
    .din2(l2_out_buffer_39_2_reg_1977),
    .dout(grp_fu_4544_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U249(
    .din0(grp_fu_4552_p0),
    .din1(l2_weights_40_load_reg_5993),
    .din2(l2_out_buffer_40_2_reg_1967),
    .dout(grp_fu_4552_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U250(
    .din0(grp_fu_4560_p0),
    .din1(l2_weights_41_load_reg_5998),
    .din2(l2_out_buffer_41_2_reg_1957),
    .dout(grp_fu_4560_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U251(
    .din0(grp_fu_4568_p0),
    .din1(l2_weights_42_load_reg_6003),
    .din2(l2_out_buffer_42_2_reg_1947),
    .dout(grp_fu_4568_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U252(
    .din0(grp_fu_4576_p0),
    .din1(l2_weights_43_load_reg_6008),
    .din2(l2_out_buffer_43_2_reg_1937),
    .dout(grp_fu_4576_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U253(
    .din0(grp_fu_4584_p0),
    .din1(l2_weights_44_load_reg_6013),
    .din2(l2_out_buffer_44_2_reg_1927),
    .dout(grp_fu_4584_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U254(
    .din0(grp_fu_4592_p0),
    .din1(l2_weights_45_load_reg_6018),
    .din2(l2_out_buffer_45_2_reg_1917),
    .dout(grp_fu_4592_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U255(
    .din0(grp_fu_4600_p0),
    .din1(l2_weights_46_load_reg_6023),
    .din2(l2_out_buffer_46_2_reg_1907),
    .dout(grp_fu_4600_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U256(
    .din0(grp_fu_4608_p0),
    .din1(l2_weights_47_load_reg_6028),
    .din2(l2_out_buffer_47_2_reg_1897),
    .dout(grp_fu_4608_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U257(
    .din0(grp_fu_4616_p0),
    .din1(l2_weights_48_load_reg_6033),
    .din2(l2_out_buffer_48_2_reg_1887),
    .dout(grp_fu_4616_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U258(
    .din0(grp_fu_4624_p0),
    .din1(l2_weights_49_load_reg_6038),
    .din2(l2_out_buffer_49_2_reg_1877),
    .dout(grp_fu_4624_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U259(
    .din0(grp_fu_4632_p0),
    .din1(l2_weights_50_load_reg_6043),
    .din2(l2_out_buffer_50_2_reg_1867),
    .dout(grp_fu_4632_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U260(
    .din0(grp_fu_4640_p0),
    .din1(l2_weights_51_load_reg_6048),
    .din2(l2_out_buffer_51_2_reg_1857),
    .dout(grp_fu_4640_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U261(
    .din0(grp_fu_4648_p0),
    .din1(l2_weights_52_load_reg_6053),
    .din2(l2_out_buffer_52_2_reg_1847),
    .dout(grp_fu_4648_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U262(
    .din0(grp_fu_4656_p0),
    .din1(l2_weights_53_load_reg_6058),
    .din2(l2_out_buffer_53_2_reg_1837),
    .dout(grp_fu_4656_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U263(
    .din0(grp_fu_4664_p0),
    .din1(l2_weights_54_load_reg_6063),
    .din2(l2_out_buffer_54_2_reg_1827),
    .dout(grp_fu_4664_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U264(
    .din0(grp_fu_4672_p0),
    .din1(l2_weights_55_load_reg_6068),
    .din2(l2_out_buffer_55_2_reg_1817),
    .dout(grp_fu_4672_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U265(
    .din0(grp_fu_4680_p0),
    .din1(l2_weights_56_load_reg_6073),
    .din2(l2_out_buffer_56_2_reg_1807),
    .dout(grp_fu_4680_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U266(
    .din0(grp_fu_4688_p0),
    .din1(l2_weights_57_load_reg_6078),
    .din2(l2_out_buffer_57_2_reg_1797),
    .dout(grp_fu_4688_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U267(
    .din0(grp_fu_4696_p0),
    .din1(l2_weights_58_load_reg_6083),
    .din2(l2_out_buffer_58_2_reg_1787),
    .dout(grp_fu_4696_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U268(
    .din0(grp_fu_4704_p0),
    .din1(l2_weights_59_load_reg_6088),
    .din2(l2_out_buffer_59_2_reg_1777),
    .dout(grp_fu_4704_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U269(
    .din0(grp_fu_4712_p0),
    .din1(l2_weights_60_load_reg_6093),
    .din2(l2_out_buffer_60_2_reg_1767),
    .dout(grp_fu_4712_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U270(
    .din0(grp_fu_4720_p0),
    .din1(l2_weights_61_load_reg_6098),
    .din2(l2_out_buffer_61_2_reg_1757),
    .dout(grp_fu_4720_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U271(
    .din0(grp_fu_4728_p0),
    .din1(l2_weights_62_load_reg_6103),
    .din2(l2_out_buffer_62_2_reg_1747),
    .dout(grp_fu_4728_p3)
);

mlp_mac_muladd_16cYC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mlp_mac_muladd_16cYC_U272(
    .din0(grp_fu_4736_p0),
    .din1(l2_weights_63_load_reg_6108),
    .din2(l2_out_buffer_63_2_reg_1737),
    .dout(grp_fu_4736_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state4) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state4)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state4);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter0_state8) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state8)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state8);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp2_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i1_0_reg_2377 <= 8'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_fu_2927_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i1_0_reg_2377 <= i_fu_2933_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        i2_0_reg_2388 <= 7'd0;
    end else if (((icmp_ln134_fu_3522_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        i2_0_reg_2388 <= i_4_fu_3528_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_fu_2591_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_0_reg_1726 <= i_3_fu_2597_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_1726 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_0_2_reg_2367 <= l2_out_buffer_0_0_l_reg_5128;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_0_2_reg_2367 <= grp_fu_4232_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_10_2_reg_2267 <= l2_out_buffer_10_0_s_reg_5178;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_10_2_reg_2267 <= grp_fu_4312_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_11_2_reg_2257 <= l2_out_buffer_11_0_s_reg_5183;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_11_2_reg_2257 <= grp_fu_4320_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_12_2_reg_2247 <= l2_out_buffer_12_0_s_reg_5188;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_12_2_reg_2247 <= grp_fu_4328_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_13_2_reg_2237 <= l2_out_buffer_13_0_s_reg_5193;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_13_2_reg_2237 <= grp_fu_4336_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_14_2_reg_2227 <= l2_out_buffer_14_0_s_reg_5198;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_14_2_reg_2227 <= grp_fu_4344_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_15_2_reg_2217 <= l2_out_buffer_15_0_s_reg_5203;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_15_2_reg_2217 <= grp_fu_4352_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_16_2_reg_2207 <= l2_out_buffer_16_0_s_reg_5208;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_16_2_reg_2207 <= grp_fu_4360_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_17_2_reg_2197 <= l2_out_buffer_17_0_s_reg_5213;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_17_2_reg_2197 <= grp_fu_4368_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_18_2_reg_2187 <= l2_out_buffer_18_0_s_reg_5218;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_18_2_reg_2187 <= grp_fu_4376_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_19_2_reg_2177 <= l2_out_buffer_19_0_s_reg_5223;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_19_2_reg_2177 <= grp_fu_4384_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_1_2_reg_2357 <= l2_out_buffer_1_0_l_reg_5133;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_1_2_reg_2357 <= grp_fu_4240_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_20_2_reg_2167 <= l2_out_buffer_20_0_s_reg_5228;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_20_2_reg_2167 <= grp_fu_4392_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_21_2_reg_2157 <= l2_out_buffer_21_0_s_reg_5233;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_21_2_reg_2157 <= grp_fu_4400_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_22_2_reg_2147 <= l2_out_buffer_22_0_s_reg_5238;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_22_2_reg_2147 <= grp_fu_4408_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_23_2_reg_2137 <= l2_out_buffer_23_0_s_reg_5243;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_23_2_reg_2137 <= grp_fu_4416_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_24_2_reg_2127 <= l2_out_buffer_24_0_s_reg_5248;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_24_2_reg_2127 <= grp_fu_4424_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_25_2_reg_2117 <= l2_out_buffer_25_0_s_reg_5253;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_25_2_reg_2117 <= grp_fu_4432_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_26_2_reg_2107 <= l2_out_buffer_26_0_s_reg_5258;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_26_2_reg_2107 <= grp_fu_4440_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_27_2_reg_2097 <= l2_out_buffer_27_0_s_reg_5263;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_27_2_reg_2097 <= grp_fu_4448_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_28_2_reg_2087 <= l2_out_buffer_28_0_s_reg_5268;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_28_2_reg_2087 <= grp_fu_4456_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_29_2_reg_2077 <= l2_out_buffer_29_0_s_reg_5273;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_29_2_reg_2077 <= grp_fu_4464_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_2_2_reg_2347 <= l2_out_buffer_2_0_l_reg_5138;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_2_2_reg_2347 <= grp_fu_4248_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_30_2_reg_2067 <= l2_out_buffer_30_0_s_reg_5278;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_30_2_reg_2067 <= grp_fu_4472_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_31_2_reg_2057 <= l2_out_buffer_31_0_s_reg_5283;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_31_2_reg_2057 <= grp_fu_4480_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_32_2_reg_2047 <= l2_out_buffer_32_0_s_reg_5288;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_32_2_reg_2047 <= grp_fu_4488_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_33_2_reg_2037 <= l2_out_buffer_33_0_s_reg_5293;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_33_2_reg_2037 <= grp_fu_4496_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_34_2_reg_2027 <= l2_out_buffer_34_0_s_reg_5298;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_34_2_reg_2027 <= grp_fu_4504_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_35_2_reg_2017 <= l2_out_buffer_35_0_s_reg_5303;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_35_2_reg_2017 <= grp_fu_4512_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_36_2_reg_2007 <= l2_out_buffer_36_0_s_reg_5308;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_36_2_reg_2007 <= grp_fu_4520_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_37_2_reg_1997 <= l2_out_buffer_37_0_s_reg_5313;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_37_2_reg_1997 <= grp_fu_4528_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_38_2_reg_1987 <= l2_out_buffer_38_0_s_reg_5318;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_38_2_reg_1987 <= grp_fu_4536_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_39_2_reg_1977 <= l2_out_buffer_39_0_s_reg_5323;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_39_2_reg_1977 <= grp_fu_4544_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_3_2_reg_2337 <= l2_out_buffer_3_0_l_reg_5143;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_3_2_reg_2337 <= grp_fu_4256_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_40_2_reg_1967 <= l2_out_buffer_40_0_s_reg_5328;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_40_2_reg_1967 <= grp_fu_4552_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_41_2_reg_1957 <= l2_out_buffer_41_0_s_reg_5333;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_41_2_reg_1957 <= grp_fu_4560_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_42_2_reg_1947 <= l2_out_buffer_42_0_s_reg_5338;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_42_2_reg_1947 <= grp_fu_4568_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_43_2_reg_1937 <= l2_out_buffer_43_0_s_reg_5343;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_43_2_reg_1937 <= grp_fu_4576_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_44_2_reg_1927 <= l2_out_buffer_44_0_s_reg_5348;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_44_2_reg_1927 <= grp_fu_4584_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_45_2_reg_1917 <= l2_out_buffer_45_0_s_reg_5353;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_45_2_reg_1917 <= grp_fu_4592_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_46_2_reg_1907 <= l2_out_buffer_46_0_s_reg_5358;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_46_2_reg_1907 <= grp_fu_4600_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_47_2_reg_1897 <= l2_out_buffer_47_0_s_reg_5363;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_47_2_reg_1897 <= grp_fu_4608_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_48_2_reg_1887 <= l2_out_buffer_48_0_s_reg_5368;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_48_2_reg_1887 <= grp_fu_4616_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_49_2_reg_1877 <= l2_out_buffer_49_0_s_reg_5373;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_49_2_reg_1877 <= grp_fu_4624_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_4_2_reg_2327 <= l2_out_buffer_4_0_l_reg_5148;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_4_2_reg_2327 <= grp_fu_4264_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_50_2_reg_1867 <= l2_out_buffer_50_0_s_reg_5378;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_50_2_reg_1867 <= grp_fu_4632_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_51_2_reg_1857 <= l2_out_buffer_51_0_s_reg_5383;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_51_2_reg_1857 <= grp_fu_4640_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_52_2_reg_1847 <= l2_out_buffer_52_0_s_reg_5388;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_52_2_reg_1847 <= grp_fu_4648_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_53_2_reg_1837 <= l2_out_buffer_53_0_s_reg_5393;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_53_2_reg_1837 <= grp_fu_4656_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_54_2_reg_1827 <= l2_out_buffer_54_0_s_reg_5398;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_54_2_reg_1827 <= grp_fu_4664_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_55_2_reg_1817 <= l2_out_buffer_55_0_s_reg_5403;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_55_2_reg_1817 <= grp_fu_4672_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_56_2_reg_1807 <= l2_out_buffer_56_0_s_reg_5408;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_56_2_reg_1807 <= grp_fu_4680_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_57_2_reg_1797 <= l2_out_buffer_57_0_s_reg_5413;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_57_2_reg_1797 <= grp_fu_4688_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_58_2_reg_1787 <= l2_out_buffer_58_0_s_reg_5418;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_58_2_reg_1787 <= grp_fu_4696_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_59_2_reg_1777 <= l2_out_buffer_59_0_s_reg_5423;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_59_2_reg_1777 <= grp_fu_4704_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_5_2_reg_2317 <= l2_out_buffer_5_0_l_reg_5153;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_5_2_reg_2317 <= grp_fu_4272_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_60_2_reg_1767 <= l2_out_buffer_60_0_s_reg_5428;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_60_2_reg_1767 <= grp_fu_4712_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_61_2_reg_1757 <= l2_out_buffer_61_0_s_reg_5433;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_61_2_reg_1757 <= grp_fu_4720_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_62_2_reg_1747 <= l2_out_buffer_62_0_s_reg_5438;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_62_2_reg_1747 <= grp_fu_4728_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd7) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_10_fu_640 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_10_fu_640 <= l2_out_buffer_7_2_reg_2297;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd8) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_11_fu_644 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_11_fu_644 <= l2_out_buffer_8_2_reg_2287;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd9) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_12_fu_648 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_12_fu_648 <= l2_out_buffer_9_2_reg_2277;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd10) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_13_fu_652 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_13_fu_652 <= l2_out_buffer_10_2_reg_2267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd11) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_14_fu_656 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_14_fu_656 <= l2_out_buffer_11_2_reg_2257;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd12) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_15_fu_660 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_15_fu_660 <= l2_out_buffer_12_2_reg_2247;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd13) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_16_fu_664 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_16_fu_664 <= l2_out_buffer_13_2_reg_2237;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd14) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_17_fu_668 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_17_fu_668 <= l2_out_buffer_14_2_reg_2227;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd15) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_18_fu_672 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_18_fu_672 <= l2_out_buffer_15_2_reg_2217;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd16) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_19_fu_676 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_19_fu_676 <= l2_out_buffer_16_2_reg_2207;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_1_fu_612 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_1_fu_612 <= l2_out_buffer_0_2_reg_2367;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd17) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_20_fu_680 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_20_fu_680 <= l2_out_buffer_17_2_reg_2197;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd18) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_21_fu_684 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_21_fu_684 <= l2_out_buffer_18_2_reg_2187;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd19) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_22_fu_688 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_22_fu_688 <= l2_out_buffer_19_2_reg_2177;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd20) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_23_fu_692 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_23_fu_692 <= l2_out_buffer_20_2_reg_2167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd21) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_24_fu_696 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_24_fu_696 <= l2_out_buffer_21_2_reg_2157;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd22) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_25_fu_700 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_25_fu_700 <= l2_out_buffer_22_2_reg_2147;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd23) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_26_fu_704 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_26_fu_704 <= l2_out_buffer_23_2_reg_2137;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd24) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_27_fu_708 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_27_fu_708 <= l2_out_buffer_24_2_reg_2127;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd25) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_28_fu_712 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_28_fu_712 <= l2_out_buffer_25_2_reg_2117;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd26) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_29_fu_716 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_29_fu_716 <= l2_out_buffer_26_2_reg_2107;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_63_2_reg_1737 <= l2_out_buffer_63_0_s_reg_5443;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_63_2_reg_1737 <= grp_fu_4736_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd27) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_30_fu_720 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_30_fu_720 <= l2_out_buffer_27_2_reg_2097;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd28) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_31_fu_724 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_31_fu_724 <= l2_out_buffer_28_2_reg_2087;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd29) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_32_fu_728 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_32_fu_728 <= l2_out_buffer_29_2_reg_2077;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd30) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_33_fu_732 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_33_fu_732 <= l2_out_buffer_30_2_reg_2067;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd31) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_34_fu_736 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_34_fu_736 <= l2_out_buffer_31_2_reg_2057;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd32) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_35_fu_740 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_35_fu_740 <= l2_out_buffer_32_2_reg_2047;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd33) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_36_fu_744 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_36_fu_744 <= l2_out_buffer_33_2_reg_2037;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd34) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_37_fu_748 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_37_fu_748 <= l2_out_buffer_34_2_reg_2027;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd35) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_38_fu_752 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_38_fu_752 <= l2_out_buffer_35_2_reg_2017;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd36) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_39_fu_756 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_39_fu_756 <= l2_out_buffer_36_2_reg_2007;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd63) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_3_fu_864 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_3_fu_864 <= l2_out_buffer_63_2_reg_1737;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd37) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_40_fu_760 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_40_fu_760 <= l2_out_buffer_37_2_reg_1997;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd38) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_41_fu_764 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_41_fu_764 <= l2_out_buffer_38_2_reg_1987;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd39) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_42_fu_768 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_42_fu_768 <= l2_out_buffer_39_2_reg_1977;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd40) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_43_fu_772 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_43_fu_772 <= l2_out_buffer_40_2_reg_1967;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd41) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_44_fu_776 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_44_fu_776 <= l2_out_buffer_41_2_reg_1957;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd42) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_45_fu_780 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_45_fu_780 <= l2_out_buffer_42_2_reg_1947;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd43) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_46_fu_784 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_46_fu_784 <= l2_out_buffer_43_2_reg_1937;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd44) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_47_fu_788 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_47_fu_788 <= l2_out_buffer_44_2_reg_1927;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd45) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_48_fu_792 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_48_fu_792 <= l2_out_buffer_45_2_reg_1917;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd46) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_49_fu_796 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_49_fu_796 <= l2_out_buffer_46_2_reg_1907;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_4_fu_616 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_4_fu_616 <= l2_out_buffer_1_2_reg_2357;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd47) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_50_fu_800 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_50_fu_800 <= l2_out_buffer_47_2_reg_1897;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd48) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_51_fu_804 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_51_fu_804 <= l2_out_buffer_48_2_reg_1887;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd49) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_52_fu_808 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_52_fu_808 <= l2_out_buffer_49_2_reg_1877;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd50) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_53_fu_812 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_53_fu_812 <= l2_out_buffer_50_2_reg_1867;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd51) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_54_fu_816 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_54_fu_816 <= l2_out_buffer_51_2_reg_1857;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd52) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_55_fu_820 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_55_fu_820 <= l2_out_buffer_52_2_reg_1847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd53) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_56_fu_824 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_56_fu_824 <= l2_out_buffer_53_2_reg_1837;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd54) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_57_fu_828 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_57_fu_828 <= l2_out_buffer_54_2_reg_1827;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd55) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_58_fu_832 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_58_fu_832 <= l2_out_buffer_55_2_reg_1817;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd56) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_59_fu_836 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_59_fu_836 <= l2_out_buffer_56_2_reg_1807;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd2) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_5_fu_620 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_5_fu_620 <= l2_out_buffer_2_2_reg_2347;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd57) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_60_fu_840 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_60_fu_840 <= l2_out_buffer_57_2_reg_1797;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd58) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_61_fu_844 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_61_fu_844 <= l2_out_buffer_58_2_reg_1787;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd59) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_62_fu_848 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_62_fu_848 <= l2_out_buffer_59_2_reg_1777;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd60) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_63_fu_852 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_63_fu_852 <= l2_out_buffer_60_2_reg_1767;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd61) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_64_fu_856 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_64_fu_856 <= l2_out_buffer_61_2_reg_1757;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd62) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_65_fu_860 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_65_fu_860 <= l2_out_buffer_62_2_reg_1747;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd3) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_6_fu_624 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_6_fu_624 <= l2_out_buffer_3_2_reg_2337;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd4) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_7_fu_628 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_7_fu_628 <= l2_out_buffer_4_2_reg_2327;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd5) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_8_fu_632 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_8_fu_632 <= l2_out_buffer_5_2_reg_2317;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln137_reg_6895 == 6'd6) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_buffer_63_9_fu_636 <= l2_out_buffer_0_5_fu_3904_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l2_out_buffer_63_9_fu_636 <= l2_out_buffer_6_2_reg_2307;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_6_2_reg_2307 <= l2_out_buffer_6_0_l_reg_5158;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_6_2_reg_2307 <= grp_fu_4280_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_7_2_reg_2297 <= l2_out_buffer_7_0_l_reg_5163;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_7_2_reg_2297 <= grp_fu_4288_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_8_2_reg_2287 <= l2_out_buffer_8_0_l_reg_5168;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_8_2_reg_2287 <= grp_fu_4296_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        l2_out_buffer_9_2_reg_2277 <= l2_out_buffer_9_0_l_reg_5173;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l2_out_buffer_9_2_reg_2277 <= grp_fu_4304_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln121_reg_5459 <= icmp_ln121_fu_2927_p2;
        icmp_ln121_reg_5459_pp1_iter1_reg <= icmp_ln121_reg_5459;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln134_reg_6881 <= icmp_ln134_fu_3522_p2;
        icmp_ln134_reg_6881_pp2_iter1_reg <= icmp_ln134_reg_6881;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_0_load_reg_5793 <= l2_weights_0_q0;
        l2_weights_10_load_reg_5843 <= l2_weights_10_q0;
        l2_weights_11_load_reg_5848 <= l2_weights_11_q0;
        l2_weights_12_load_reg_5853 <= l2_weights_12_q0;
        l2_weights_13_load_reg_5858 <= l2_weights_13_q0;
        l2_weights_14_load_reg_5863 <= l2_weights_14_q0;
        l2_weights_15_load_reg_5868 <= l2_weights_15_q0;
        l2_weights_16_load_reg_5873 <= l2_weights_16_q0;
        l2_weights_17_load_reg_5878 <= l2_weights_17_q0;
        l2_weights_18_load_reg_5883 <= l2_weights_18_q0;
        l2_weights_19_load_reg_5888 <= l2_weights_19_q0;
        l2_weights_1_load_reg_5798 <= l2_weights_1_q0;
        l2_weights_20_load_reg_5893 <= l2_weights_20_q0;
        l2_weights_21_load_reg_5898 <= l2_weights_21_q0;
        l2_weights_22_load_reg_5903 <= l2_weights_22_q0;
        l2_weights_23_load_reg_5908 <= l2_weights_23_q0;
        l2_weights_24_load_reg_5913 <= l2_weights_24_q0;
        l2_weights_25_load_reg_5918 <= l2_weights_25_q0;
        l2_weights_26_load_reg_5923 <= l2_weights_26_q0;
        l2_weights_27_load_reg_5928 <= l2_weights_27_q0;
        l2_weights_28_load_reg_5933 <= l2_weights_28_q0;
        l2_weights_29_load_reg_5938 <= l2_weights_29_q0;
        l2_weights_2_load_reg_5803 <= l2_weights_2_q0;
        l2_weights_30_load_reg_5943 <= l2_weights_30_q0;
        l2_weights_31_load_reg_5948 <= l2_weights_31_q0;
        l2_weights_32_load_reg_5953 <= l2_weights_32_q0;
        l2_weights_33_load_reg_5958 <= l2_weights_33_q0;
        l2_weights_34_load_reg_5963 <= l2_weights_34_q0;
        l2_weights_35_load_reg_5968 <= l2_weights_35_q0;
        l2_weights_36_load_reg_5973 <= l2_weights_36_q0;
        l2_weights_37_load_reg_5978 <= l2_weights_37_q0;
        l2_weights_38_load_reg_5983 <= l2_weights_38_q0;
        l2_weights_39_load_reg_5988 <= l2_weights_39_q0;
        l2_weights_3_load_reg_5808 <= l2_weights_3_q0;
        l2_weights_40_load_reg_5993 <= l2_weights_40_q0;
        l2_weights_41_load_reg_5998 <= l2_weights_41_q0;
        l2_weights_42_load_reg_6003 <= l2_weights_42_q0;
        l2_weights_43_load_reg_6008 <= l2_weights_43_q0;
        l2_weights_44_load_reg_6013 <= l2_weights_44_q0;
        l2_weights_45_load_reg_6018 <= l2_weights_45_q0;
        l2_weights_46_load_reg_6023 <= l2_weights_46_q0;
        l2_weights_47_load_reg_6028 <= l2_weights_47_q0;
        l2_weights_48_load_reg_6033 <= l2_weights_48_q0;
        l2_weights_49_load_reg_6038 <= l2_weights_49_q0;
        l2_weights_4_load_reg_5813 <= l2_weights_4_q0;
        l2_weights_50_load_reg_6043 <= l2_weights_50_q0;
        l2_weights_51_load_reg_6048 <= l2_weights_51_q0;
        l2_weights_52_load_reg_6053 <= l2_weights_52_q0;
        l2_weights_53_load_reg_6058 <= l2_weights_53_q0;
        l2_weights_54_load_reg_6063 <= l2_weights_54_q0;
        l2_weights_55_load_reg_6068 <= l2_weights_55_q0;
        l2_weights_56_load_reg_6073 <= l2_weights_56_q0;
        l2_weights_57_load_reg_6078 <= l2_weights_57_q0;
        l2_weights_58_load_reg_6083 <= l2_weights_58_q0;
        l2_weights_59_load_reg_6088 <= l2_weights_59_q0;
        l2_weights_5_load_reg_5818 <= l2_weights_5_q0;
        l2_weights_60_load_reg_6093 <= l2_weights_60_q0;
        l2_weights_61_load_reg_6098 <= l2_weights_61_q0;
        l2_weights_62_load_reg_6103 <= l2_weights_62_q0;
        l2_weights_63_load_reg_6108 <= l2_weights_63_q0;
        l2_weights_6_load_reg_5823 <= l2_weights_6_q0;
        l2_weights_7_load_reg_5828 <= l2_weights_7_q0;
        l2_weights_8_load_reg_5833 <= l2_weights_8_q0;
        l2_weights_9_load_reg_5838 <= l2_weights_9_q0;
        tmp_21_reg_5788 <= l2_in_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln134_reg_6881 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        tmp_20_reg_6900 <= tmp_20_fu_4228_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln134_fu_3522_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        trunc_ln137_reg_6895 <= trunc_ln137_fu_3539_p1;
    end
end

always @ (*) begin
    if ((icmp_ln121_fu_2927_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln134_fu_3522_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state8 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_biases_ce0 = 1'b1;
    end else begin
        l2_biases_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln121_reg_5459 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_in_V_blk_n = l2_in_V_empty_n;
    end else begin
        l2_in_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln121_reg_5459 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_in_V_read = 1'b1;
    end else begin
        l2_in_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln134_reg_6881_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        l2_out_V_blk_n = l2_out_V_full_n;
    end else begin
        l2_out_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln134_reg_6881_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        l2_out_V_write = 1'b1;
    end else begin
        l2_out_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_0_ce0 = 1'b1;
    end else begin
        l2_weights_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_10_ce0 = 1'b1;
    end else begin
        l2_weights_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_11_ce0 = 1'b1;
    end else begin
        l2_weights_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_12_ce0 = 1'b1;
    end else begin
        l2_weights_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_13_ce0 = 1'b1;
    end else begin
        l2_weights_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_14_ce0 = 1'b1;
    end else begin
        l2_weights_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_15_ce0 = 1'b1;
    end else begin
        l2_weights_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_16_ce0 = 1'b1;
    end else begin
        l2_weights_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_17_ce0 = 1'b1;
    end else begin
        l2_weights_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_18_ce0 = 1'b1;
    end else begin
        l2_weights_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_19_ce0 = 1'b1;
    end else begin
        l2_weights_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_1_ce0 = 1'b1;
    end else begin
        l2_weights_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_20_ce0 = 1'b1;
    end else begin
        l2_weights_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_21_ce0 = 1'b1;
    end else begin
        l2_weights_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_22_ce0 = 1'b1;
    end else begin
        l2_weights_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_23_ce0 = 1'b1;
    end else begin
        l2_weights_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_24_ce0 = 1'b1;
    end else begin
        l2_weights_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_25_ce0 = 1'b1;
    end else begin
        l2_weights_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_26_ce0 = 1'b1;
    end else begin
        l2_weights_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_27_ce0 = 1'b1;
    end else begin
        l2_weights_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_28_ce0 = 1'b1;
    end else begin
        l2_weights_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_29_ce0 = 1'b1;
    end else begin
        l2_weights_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_2_ce0 = 1'b1;
    end else begin
        l2_weights_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_30_ce0 = 1'b1;
    end else begin
        l2_weights_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_31_ce0 = 1'b1;
    end else begin
        l2_weights_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_32_ce0 = 1'b1;
    end else begin
        l2_weights_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_33_ce0 = 1'b1;
    end else begin
        l2_weights_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_34_ce0 = 1'b1;
    end else begin
        l2_weights_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_35_ce0 = 1'b1;
    end else begin
        l2_weights_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_36_ce0 = 1'b1;
    end else begin
        l2_weights_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_37_ce0 = 1'b1;
    end else begin
        l2_weights_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_38_ce0 = 1'b1;
    end else begin
        l2_weights_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_39_ce0 = 1'b1;
    end else begin
        l2_weights_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_3_ce0 = 1'b1;
    end else begin
        l2_weights_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_40_ce0 = 1'b1;
    end else begin
        l2_weights_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_41_ce0 = 1'b1;
    end else begin
        l2_weights_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_42_ce0 = 1'b1;
    end else begin
        l2_weights_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_43_ce0 = 1'b1;
    end else begin
        l2_weights_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_44_ce0 = 1'b1;
    end else begin
        l2_weights_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_45_ce0 = 1'b1;
    end else begin
        l2_weights_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_46_ce0 = 1'b1;
    end else begin
        l2_weights_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_47_ce0 = 1'b1;
    end else begin
        l2_weights_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_48_ce0 = 1'b1;
    end else begin
        l2_weights_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_49_ce0 = 1'b1;
    end else begin
        l2_weights_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_4_ce0 = 1'b1;
    end else begin
        l2_weights_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_50_ce0 = 1'b1;
    end else begin
        l2_weights_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_51_ce0 = 1'b1;
    end else begin
        l2_weights_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_52_ce0 = 1'b1;
    end else begin
        l2_weights_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_53_ce0 = 1'b1;
    end else begin
        l2_weights_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_54_ce0 = 1'b1;
    end else begin
        l2_weights_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_55_ce0 = 1'b1;
    end else begin
        l2_weights_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_56_ce0 = 1'b1;
    end else begin
        l2_weights_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_57_ce0 = 1'b1;
    end else begin
        l2_weights_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_58_ce0 = 1'b1;
    end else begin
        l2_weights_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_59_ce0 = 1'b1;
    end else begin
        l2_weights_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_5_ce0 = 1'b1;
    end else begin
        l2_weights_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_60_ce0 = 1'b1;
    end else begin
        l2_weights_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_61_ce0 = 1'b1;
    end else begin
        l2_weights_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_62_ce0 = 1'b1;
    end else begin
        l2_weights_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_63_ce0 = 1'b1;
    end else begin
        l2_weights_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_6_ce0 = 1'b1;
    end else begin
        l2_weights_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_7_ce0 = 1'b1;
    end else begin
        l2_weights_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_8_ce0 = 1'b1;
    end else begin
        l2_weights_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l2_weights_9_ce0 = 1'b1;
    end else begin
        l2_weights_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln114_fu_2591_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((icmp_ln121_fu_2927_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) & ~((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((icmp_ln121_fu_2927_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter0 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln134_fu_3522_p2 == 1'd1)) & ~((ap_enable_reg_pp2_iter2 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter2 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln134_fu_3522_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln137_fu_3872_p2 = ($signed(sext_ln137_fu_3735_p1) + $signed(tmp_1_fu_3739_p66));

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((icmp_ln121_reg_5459 == 1'd0) & (l2_in_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((icmp_ln121_reg_5459 == 1'd0) & (l2_in_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((icmp_ln134_reg_6881_pp2_iter1_reg == 1'd0) & (l2_out_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((icmp_ln134_reg_6881_pp2_iter1_reg == 1'd0) & (l2_out_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((icmp_ln134_reg_6881_pp2_iter1_reg == 1'd0) & (l2_out_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp2_stage0_iter2 = ((icmp_ln134_reg_6881_pp2_iter1_reg == 1'd0) & (l2_out_V_full_n == 1'b0));
end

assign ap_block_state4_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp1_stage0_iter1 = ((icmp_ln121_reg_5459 == 1'd0) & (l2_in_V_empty_n == 1'b0));
end

assign ap_block_state6_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_fu_4232_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4240_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4248_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4256_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4264_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4272_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4280_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4288_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4296_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4304_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4312_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4320_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4328_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4336_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4344_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4352_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4360_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4368_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4376_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4384_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4392_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4400_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4408_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4416_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4424_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4432_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4440_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4448_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4456_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4464_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4472_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4480_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4488_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4496_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4504_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4512_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4520_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4528_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4536_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4544_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4552_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4560_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4568_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4576_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4584_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4592_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4600_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4608_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4616_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4624_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4632_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4640_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4648_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4656_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4664_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4672_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4680_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4688_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4696_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4704_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4712_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4720_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4728_p0 = sext_ln129_fu_3007_p1;

assign grp_fu_4736_p0 = sext_ln129_fu_3007_p1;

assign i_3_fu_2597_p2 = (i_0_reg_1726 + 7'd1);

assign i_4_fu_3528_p2 = (i2_0_reg_2388 + 7'd1);

assign i_fu_2933_p2 = (i1_0_reg_2377 + 8'd1);

assign icmp_ln114_fu_2591_p2 = ((i_0_reg_1726 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln121_fu_2927_p2 = ((i1_0_reg_2377 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln134_fu_3522_p2 = ((i2_0_reg_2388 == 7'd64) ? 1'b1 : 1'b0);

assign l2_biases_address0 = zext_ln137_fu_3534_p1;

assign l2_out_V_din = tmp_20_reg_6900;

assign l2_out_buffer_0_0_l_reg_5128 = 32'd0;

assign l2_out_buffer_0_4_fu_3896_p3 = ((tmp_fu_3888_p3[0:0] === 1'b1) ? 23'd0 : trunc_ln3_fu_3878_p4);

assign l2_out_buffer_0_5_fu_3904_p1 = l2_out_buffer_0_4_fu_3896_p3;

assign l2_out_buffer_10_0_s_reg_5178 = 32'd0;

assign l2_out_buffer_11_0_s_reg_5183 = 32'd0;

assign l2_out_buffer_12_0_s_reg_5188 = 32'd0;

assign l2_out_buffer_13_0_s_reg_5193 = 32'd0;

assign l2_out_buffer_14_0_s_reg_5198 = 32'd0;

assign l2_out_buffer_15_0_s_reg_5203 = 32'd0;

assign l2_out_buffer_16_0_s_reg_5208 = 32'd0;

assign l2_out_buffer_17_0_s_reg_5213 = 32'd0;

assign l2_out_buffer_18_0_s_reg_5218 = 32'd0;

assign l2_out_buffer_19_0_s_reg_5223 = 32'd0;

assign l2_out_buffer_1_0_l_reg_5133 = 32'd0;

assign l2_out_buffer_20_0_s_reg_5228 = 32'd0;

assign l2_out_buffer_21_0_s_reg_5233 = 32'd0;

assign l2_out_buffer_22_0_s_reg_5238 = 32'd0;

assign l2_out_buffer_23_0_s_reg_5243 = 32'd0;

assign l2_out_buffer_24_0_s_reg_5248 = 32'd0;

assign l2_out_buffer_25_0_s_reg_5253 = 32'd0;

assign l2_out_buffer_26_0_s_reg_5258 = 32'd0;

assign l2_out_buffer_27_0_s_reg_5263 = 32'd0;

assign l2_out_buffer_28_0_s_reg_5268 = 32'd0;

assign l2_out_buffer_29_0_s_reg_5273 = 32'd0;

assign l2_out_buffer_2_0_l_reg_5138 = 32'd0;

assign l2_out_buffer_30_0_s_reg_5278 = 32'd0;

assign l2_out_buffer_31_0_s_reg_5283 = 32'd0;

assign l2_out_buffer_32_0_s_reg_5288 = 32'd0;

assign l2_out_buffer_33_0_s_reg_5293 = 32'd0;

assign l2_out_buffer_34_0_s_reg_5298 = 32'd0;

assign l2_out_buffer_35_0_s_reg_5303 = 32'd0;

assign l2_out_buffer_36_0_s_reg_5308 = 32'd0;

assign l2_out_buffer_37_0_s_reg_5313 = 32'd0;

assign l2_out_buffer_38_0_s_reg_5318 = 32'd0;

assign l2_out_buffer_39_0_s_reg_5323 = 32'd0;

assign l2_out_buffer_3_0_l_reg_5143 = 32'd0;

assign l2_out_buffer_40_0_s_reg_5328 = 32'd0;

assign l2_out_buffer_41_0_s_reg_5333 = 32'd0;

assign l2_out_buffer_42_0_s_reg_5338 = 32'd0;

assign l2_out_buffer_43_0_s_reg_5343 = 32'd0;

assign l2_out_buffer_44_0_s_reg_5348 = 32'd0;

assign l2_out_buffer_45_0_s_reg_5353 = 32'd0;

assign l2_out_buffer_46_0_s_reg_5358 = 32'd0;

assign l2_out_buffer_47_0_s_reg_5363 = 32'd0;

assign l2_out_buffer_48_0_s_reg_5368 = 32'd0;

assign l2_out_buffer_49_0_s_reg_5373 = 32'd0;

assign l2_out_buffer_4_0_l_reg_5148 = 32'd0;

assign l2_out_buffer_50_0_s_reg_5378 = 32'd0;

assign l2_out_buffer_51_0_s_reg_5383 = 32'd0;

assign l2_out_buffer_52_0_s_reg_5388 = 32'd0;

assign l2_out_buffer_53_0_s_reg_5393 = 32'd0;

assign l2_out_buffer_54_0_s_reg_5398 = 32'd0;

assign l2_out_buffer_55_0_s_reg_5403 = 32'd0;

assign l2_out_buffer_56_0_s_reg_5408 = 32'd0;

assign l2_out_buffer_57_0_s_reg_5413 = 32'd0;

assign l2_out_buffer_58_0_s_reg_5418 = 32'd0;

assign l2_out_buffer_59_0_s_reg_5423 = 32'd0;

assign l2_out_buffer_5_0_l_reg_5153 = 32'd0;

assign l2_out_buffer_60_0_s_reg_5428 = 32'd0;

assign l2_out_buffer_61_0_s_reg_5433 = 32'd0;

assign l2_out_buffer_62_0_s_reg_5438 = 32'd0;

assign l2_out_buffer_63_0_s_reg_5443 = 32'd0;

assign l2_out_buffer_6_0_l_reg_5158 = 32'd0;

assign l2_out_buffer_7_0_l_reg_5163 = 32'd0;

assign l2_out_buffer_8_0_l_reg_5168 = 32'd0;

assign l2_out_buffer_9_0_l_reg_5173 = 32'd0;

assign l2_weights_0_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_10_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_11_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_12_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_13_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_14_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_15_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_16_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_17_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_18_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_19_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_1_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_20_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_21_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_22_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_23_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_24_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_25_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_26_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_27_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_28_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_29_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_2_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_30_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_31_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_32_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_33_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_34_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_35_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_36_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_37_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_38_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_39_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_3_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_40_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_41_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_42_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_43_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_44_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_45_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_46_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_47_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_48_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_49_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_4_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_50_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_51_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_52_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_53_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_54_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_55_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_56_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_57_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_58_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_59_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_5_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_60_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_61_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_62_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_63_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_6_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_7_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_8_address0 = zext_ln129_fu_2939_p1;

assign l2_weights_9_address0 = zext_ln129_fu_2939_p1;

assign sext_ln129_fu_3007_p1 = $signed(tmp_21_reg_5788);

assign sext_ln137_fu_3735_p1 = $signed(l2_biases_q0);

assign start_out = real_start;

assign tmp_20_fu_4228_p1 = l2_out_buffer_0_4_fu_3896_p3[15:0];

assign tmp_fu_3888_p3 = add_ln137_fu_3872_p2[32'd31];

assign trunc_ln137_fu_3539_p1 = i2_0_reg_2388[5:0];

assign trunc_ln3_fu_3878_p4 = {{add_ln137_fu_3872_p2[30:8]}};

assign zext_ln129_fu_2939_p1 = i1_0_reg_2377;

assign zext_ln137_fu_3534_p1 = i2_0_reg_2388;

endmodule //mlp_l2
