{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 03 21:37:11 2016 " "Info: Processing started: Sat Dec 03 21:37:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off finalPoject -c finalPoject " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off finalPoject -c finalPoject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select2\[0\] " "Warning: Node \"controller:inst2\|mux_select2\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select2\[1\] " "Warning: Node \"controller:inst2\|mux_select2\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select2\[3\] " "Warning: Node \"controller:inst2\|mux_select2\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select2\[2\] " "Warning: Node \"controller:inst2\|mux_select2\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|reg96_ld " "Warning: Node \"controller:inst2\|reg96_ld\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select3\[1\] " "Warning: Node \"controller:inst2\|mux_select3\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select3\[0\] " "Warning: Node \"controller:inst2\|mux_select3\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select3\[3\] " "Warning: Node \"controller:inst2\|mux_select3\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select3\[2\] " "Warning: Node \"controller:inst2\|mux_select3\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S0_693 " "Warning: Node \"controller:inst2\|nstate.S0_693\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S24_501 " "Warning: Node \"controller:inst2\|nstate.S24_501\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S5_653 " "Warning: Node \"controller:inst2\|nstate.S5_653\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S6_645 " "Warning: Node \"controller:inst2\|nstate.S6_645\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S7_637 " "Warning: Node \"controller:inst2\|nstate.S7_637\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S18_549 " "Warning: Node \"controller:inst2\|nstate.S18_549\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S16_565 " "Warning: Node \"controller:inst2\|nstate.S16_565\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S23_509 " "Warning: Node \"controller:inst2\|nstate.S23_509\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S19_541 " "Warning: Node \"controller:inst2\|nstate.S19_541\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S13_589 " "Warning: Node \"controller:inst2\|nstate.S13_589\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S10_613 " "Warning: Node \"controller:inst2\|nstate.S10_613\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S12_597 " "Warning: Node \"controller:inst2\|nstate.S12_597\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S9_621 " "Warning: Node \"controller:inst2\|nstate.S9_621\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S2_677 " "Warning: Node \"controller:inst2\|nstate.S2_677\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S11_605 " "Warning: Node \"controller:inst2\|nstate.S11_605\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S3_669 " "Warning: Node \"controller:inst2\|nstate.S3_669\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|MAC_Reset1 " "Warning: Node \"controller:inst2\|MAC_Reset1\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[3\] " "Warning: Node \"controller:inst2\|mux_select1\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[2\] " "Warning: Node \"controller:inst2\|mux_select1\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S1_685 " "Warning: Node \"controller:inst2\|nstate.S1_685\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[1\] " "Warning: Node \"controller:inst2\|mux_select1\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S17_557 " "Warning: Node \"controller:inst2\|nstate.S17_557\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S20_533 " "Warning: Node \"controller:inst2\|nstate.S20_533\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S14_581 " "Warning: Node \"controller:inst2\|nstate.S14_581\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S21_525 " "Warning: Node \"controller:inst2\|nstate.S21_525\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S15_573 " "Warning: Node \"controller:inst2\|nstate.S15_573\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S22_517 " "Warning: Node \"controller:inst2\|nstate.S22_517\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S8_629 " "Warning: Node \"controller:inst2\|nstate.S8_629\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[1\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[0\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[2\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[3\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|MAC_Reset2 " "Warning: Node \"controller:inst2\|MAC_Reset2\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S4_661 " "Warning: Node \"controller:inst2\|nstate.S4_661\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[0\] " "Warning: Node \"controller:inst2\|mux_select1\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "cf_load " "Info: Assuming node \"cf_load\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 472 -224 -56 488 "cf_load" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "43 " "Warning: Found 43 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr0~1 " "Info: Detected gated clock \"controller:inst2\|WideOr0~1\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr57~2 " "Info: Detected gated clock \"controller:inst2\|WideOr57~2\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr57~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S14 " "Info: Detected ripple clock \"controller:inst2\|pstate.S14\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr0~0 " "Info: Detected gated clock \"controller:inst2\|WideOr0~0\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector23~1 " "Info: Detected gated clock \"controller:inst2\|Selector23~1\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector23~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector86~3 " "Info: Detected gated clock \"controller:inst2\|Selector86~3\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector86~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S11 " "Info: Detected ripple clock \"controller:inst2\|pstate.S11\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector33~0 " "Info: Detected gated clock \"controller:inst2\|Selector33~0\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector33~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S17 " "Info: Detected ripple clock \"controller:inst2\|pstate.S17\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector23~0 " "Info: Detected gated clock \"controller:inst2\|Selector23~0\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S20 " "Info: Detected ripple clock \"controller:inst2\|pstate.S20\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S20" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr64~2 " "Info: Detected gated clock \"controller:inst2\|WideOr64~2\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr64~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S8 " "Info: Detected ripple clock \"controller:inst2\|pstate.S8\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr53~0 " "Info: Detected gated clock \"controller:inst2\|WideOr53~0\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr53~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S12 " "Info: Detected ripple clock \"controller:inst2\|pstate.S12\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector84~4 " "Info: Detected gated clock \"controller:inst2\|Selector84~4\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector84~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S5 " "Info: Detected ripple clock \"controller:inst2\|pstate.S5\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S9 " "Info: Detected ripple clock \"controller:inst2\|pstate.S9\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector84~3 " "Info: Detected gated clock \"controller:inst2\|Selector84~3\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector84~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S6 " "Info: Detected ripple clock \"controller:inst2\|pstate.S6\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S15 " "Info: Detected ripple clock \"controller:inst2\|pstate.S15\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S18 " "Info: Detected ripple clock \"controller:inst2\|pstate.S18\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector84~2 " "Info: Detected gated clock \"controller:inst2\|Selector84~2\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector84~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector84~1 " "Info: Detected gated clock \"controller:inst2\|Selector84~1\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector84~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S0 " "Info: Detected ripple clock \"controller:inst2\|pstate.S0\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S2 " "Info: Detected ripple clock \"controller:inst2\|pstate.S2\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S4 " "Info: Detected ripple clock \"controller:inst2\|pstate.S4\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S1 " "Info: Detected ripple clock \"controller:inst2\|pstate.S1\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S3 " "Info: Detected ripple clock \"controller:inst2\|pstate.S3\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S19 " "Info: Detected ripple clock \"controller:inst2\|pstate.S19\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S21 " "Info: Detected ripple clock \"controller:inst2\|pstate.S21\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S21" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S22 " "Info: Detected ripple clock \"controller:inst2\|pstate.S22\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S22" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr64~1 " "Info: Detected gated clock \"controller:inst2\|WideOr64~1\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr64~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S16 " "Info: Detected ripple clock \"controller:inst2\|pstate.S16\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S7 " "Info: Detected ripple clock \"controller:inst2\|pstate.S7\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S10 " "Info: Detected ripple clock \"controller:inst2\|pstate.S10\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S13 " "Info: Detected ripple clock \"controller:inst2\|pstate.S13\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr66 " "Info: Detected gated clock \"controller:inst2\|WideOr66\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector84~0 " "Info: Detected gated clock \"controller:inst2\|Selector84~0\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector84~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector0~0 " "Info: Detected gated clock \"controller:inst2\|Selector0~0\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S24 " "Info: Detected ripple clock \"controller:inst2\|pstate.S24\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 28 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S23 " "Info: Detected ripple clock \"controller:inst2\|pstate.S23\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector15~0 " "Info: Detected gated clock \"controller:inst2\|Selector15~0\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register controller:inst2\|mux_select1\[0\] register MAC:inst4\|MAC_Checker:inst1\|feedback\[12\] 25.96 MHz 38.517 ns Internal " "Info: Clock \"clk\" has Internal fmax of 25.96 MHz between source register \"controller:inst2\|mux_select1\[0\]\" and destination register \"MAC:inst4\|MAC_Checker:inst1\|feedback\[12\]\" (period= 38.517 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.709 ns + Longest register register " "Info: + Longest register to register delay is 28.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|mux_select1\[0\] 1 REG LC_X8_Y8_N4 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y8_N4; Fanout = 36; REG Node = 'controller:inst2\|mux_select1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|mux_select1[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.740 ns) 2.032 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~76 2 COMB LC_X8_Y8_N0 1 " "Info: 2: + IC(1.292 ns) + CELL(0.740 ns) = 2.032 ns; Loc. = LC_X8_Y8_N0; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~76'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { controller:inst2|mux_select1[0] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~76 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.961 ns) + CELL(0.200 ns) 4.193 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~77 3 COMB LC_X7_Y8_N4 1 " "Info: 3: + IC(1.961 ns) + CELL(0.200 ns) = 4.193 ns; Loc. = LC_X7_Y8_N4; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~77'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.161 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~76 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~77 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.511 ns) 6.453 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~80 4 COMB LC_X11_Y8_N4 1 " "Info: 4: + IC(1.749 ns) + CELL(0.511 ns) = 6.453 ns; Loc. = LC_X11_Y8_N4; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~80'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.260 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~77 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~80 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 7.187 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~83 5 COMB LC_X11_Y8_N5 13 " "Info: 5: + IC(0.534 ns) + CELL(0.200 ns) = 7.187 ns; Loc. = LC_X11_Y8_N5; Fanout = 13; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~83'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~80 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~83 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.978 ns) 9.339 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[1\]~COUT 6 COMB LC_X12_Y8_N7 2 " "Info: 6: + IC(1.174 ns) + CELL(0.978 ns) = 9.339 ns; Loc. = LC_X12_Y8_N7; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.152 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~83 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]~COUT } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 10.154 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[2\] 7 COMB LC_X12_Y8_N8 9 " "Info: 7: + IC(0.000 ns) + CELL(0.815 ns) = 10.154 ns; Loc. = LC_X12_Y8_N8; Fanout = 9; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2] } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.263 ns) + CELL(0.200 ns) 12.617 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|le7a\[1\] 8 COMB LC_X11_Y6_N7 3 " "Info: 8: + IC(2.263 ns) + CELL(0.200 ns) = 12.617 ns; Loc. = LC_X11_Y6_N7; Fanout = 3; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|le7a\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[1] } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 45 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.446 ns) + CELL(0.747 ns) 15.810 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[3\]~19 9 COMB LC_X14_Y8_N7 2 " "Info: 9: + IC(2.446 ns) + CELL(0.747 ns) = 15.810 ns; Loc. = LC_X14_Y8_N7; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[3\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.193 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[1] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[3]~19 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 16.625 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[4\]~16 10 COMB LC_X14_Y8_N8 3 " "Info: 10: + IC(0.000 ns) + CELL(0.815 ns) = 16.625 ns; Loc. = LC_X14_Y8_N8; Fanout = 3; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[4\]~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[3]~19 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~16 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.445 ns) + CELL(0.978 ns) 20.048 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[6\]~19 11 COMB LC_X15_Y7_N8 2 " "Info: 11: + IC(2.445 ns) + CELL(0.978 ns) = 20.048 ns; Loc. = LC_X15_Y7_N8; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[6\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.423 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~16 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[6]~19 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 20.447 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[7\]~17 12 COMB LC_X15_Y7_N9 6 " "Info: 12: + IC(0.000 ns) + CELL(0.399 ns) = 20.447 ns; Loc. = LC_X15_Y7_N9; Fanout = 6; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[7\]~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[6]~19 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[7]~17 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 21.681 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[8\]~14 13 COMB LC_X16_Y7_N0 4 " "Info: 13: + IC(0.000 ns) + CELL(1.234 ns) = 21.681 ns; Loc. = LC_X16_Y7_N0; Fanout = 4; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[8\]~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[7]~17 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[8]~14 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(0.747 ns) 24.287 ns MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~15 14 COMB LC_X13_Y7_N0 3 " "Info: 14: + IC(1.859 ns) + CELL(0.747 ns) = 24.287 ns; Loc. = LC_X13_Y7_N0; Fanout = 3; COMB Node = 'MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[8]~14 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 24.410 ns MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~13 15 COMB LC_X13_Y7_N1 3 " "Info: 15: + IC(0.000 ns) + CELL(0.123 ns) = 24.410 ns; Loc. = LC_X13_Y7_N1; Fanout = 3; COMB Node = 'MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 24.533 ns MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~11 16 COMB LC_X13_Y7_N2 3 " "Info: 16: + IC(0.000 ns) + CELL(0.123 ns) = 24.533 ns; Loc. = LC_X13_Y7_N2; Fanout = 3; COMB Node = 'MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~11 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 24.656 ns MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~9 17 COMB LC_X13_Y7_N3 3 " "Info: 17: + IC(0.000 ns) + CELL(0.123 ns) = 24.656 ns; Loc. = LC_X13_Y7_N3; Fanout = 3; COMB Node = 'MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~11 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~9 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 25.471 ns MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~6 18 COMB LC_X13_Y7_N4 1 " "Info: 18: + IC(0.000 ns) + CELL(0.815 ns) = 25.471 ns; Loc. = LC_X13_Y7_N4; Fanout = 1; COMB Node = 'MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~9 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~6 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.647 ns) + CELL(0.591 ns) 28.709 ns MAC:inst4\|MAC_Checker:inst1\|feedback\[12\] 19 REG LC_X12_Y6_N4 3 " "Info: 19: + IC(2.647 ns) + CELL(0.591 ns) = 28.709 ns; Loc. = LC_X12_Y6_N4; Fanout = 3; REG Node = 'MAC:inst4\|MAC_Checker:inst1\|feedback\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.238 ns" { MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~6 MAC:inst4|MAC_Checker:inst1|feedback[12] } "NODE_NAME" } } { "MAC_Checker.v" "" { Text "C:/altera/90sp2/quartus/finalProject/MAC_Checker.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.339 ns ( 36.01 % ) " "Info: Total cell delay = 10.339 ns ( 36.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.370 ns ( 63.99 % ) " "Info: Total interconnect delay = 18.370 ns ( 63.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.709 ns" { controller:inst2|mux_select1[0] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~76 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~77 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~80 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~83 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[1] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[3]~19 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~16 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[6]~19 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[7]~17 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[8]~14 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~11 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~9 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~6 MAC:inst4|MAC_Checker:inst1|feedback[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "28.709 ns" { controller:inst2|mux_select1[0] {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~76 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~77 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~80 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~83 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[1] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[3]~19 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~16 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[6]~19 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[7]~17 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[8]~14 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~11 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~9 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~6 {} MAC:inst4|MAC_Checker:inst1|feedback[12] {} } { 0.000ns 1.292ns 1.961ns 1.749ns 0.534ns 1.174ns 0.000ns 2.263ns 2.446ns 0.000ns 2.445ns 0.000ns 0.000ns 1.859ns 0.000ns 0.000ns 0.000ns 0.000ns 2.647ns } { 0.000ns 0.740ns 0.200ns 0.511ns 0.200ns 0.978ns 0.815ns 0.200ns 0.747ns 0.815ns 0.978ns 0.399ns 1.234ns 0.747ns 0.123ns 0.123ns 0.123ns 0.815ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.475 ns - Smallest " "Info: - Smallest clock skew is -9.475 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 281 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 281; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns MAC:inst4\|MAC_Checker:inst1\|feedback\[12\] 2 REG LC_X12_Y6_N4 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y6_N4; Fanout = 3; REG Node = 'MAC:inst4\|MAC_Checker:inst1\|feedback\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk MAC:inst4|MAC_Checker:inst1|feedback[12] } "NODE_NAME" } } { "MAC_Checker.v" "" { Text "C:/altera/90sp2/quartus/finalProject/MAC_Checker.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk MAC:inst4|MAC_Checker:inst1|feedback[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} MAC:inst4|MAC_Checker:inst1|feedback[12] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.294 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 13.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 281 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 281; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S22 2 REG LC_X11_Y4_N5 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N5; Fanout = 5; REG Node = 'controller:inst2\|pstate.S22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S22 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.511 ns) 5.688 ns controller:inst2\|WideOr64~1 3 COMB LC_X11_Y4_N9 2 " "Info: 3: + IC(0.982 ns) + CELL(0.511 ns) = 5.688 ns; Loc. = LC_X11_Y4_N9; Fanout = 2; COMB Node = 'controller:inst2\|WideOr64~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { controller:inst2|pstate.S22 controller:inst2|WideOr64~1 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.200 ns) 6.602 ns controller:inst2\|WideOr64~2 4 COMB LC_X11_Y4_N0 4 " "Info: 4: + IC(0.714 ns) + CELL(0.200 ns) = 6.602 ns; Loc. = LC_X11_Y4_N0; Fanout = 4; COMB Node = 'controller:inst2\|WideOr64~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { controller:inst2|WideOr64~1 controller:inst2|WideOr64~2 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.740 ns) 9.295 ns controller:inst2\|Selector23~1 5 COMB LC_X12_Y3_N3 4 " "Info: 5: + IC(1.953 ns) + CELL(0.740 ns) = 9.295 ns; Loc. = LC_X12_Y3_N3; Fanout = 4; COMB Node = 'controller:inst2\|Selector23~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { controller:inst2|WideOr64~2 controller:inst2|Selector23~1 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.799 ns) + CELL(0.200 ns) 13.294 ns controller:inst2\|mux_select1\[0\] 6 REG LC_X8_Y8_N4 36 " "Info: 6: + IC(3.799 ns) + CELL(0.200 ns) = 13.294 ns; Loc. = LC_X8_Y8_N4; Fanout = 36; REG Node = 'controller:inst2\|mux_select1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.999 ns" { controller:inst2|Selector23~1 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.108 ns ( 30.90 % ) " "Info: Total cell delay = 4.108 ns ( 30.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.186 ns ( 69.10 % ) " "Info: Total interconnect delay = 9.186 ns ( 69.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.294 ns" { clk controller:inst2|pstate.S22 controller:inst2|WideOr64~1 controller:inst2|WideOr64~2 controller:inst2|Selector23~1 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.294 ns" { clk {} clk~combout {} controller:inst2|pstate.S22 {} controller:inst2|WideOr64~1 {} controller:inst2|WideOr64~2 {} controller:inst2|Selector23~1 {} controller:inst2|mux_select1[0] {} } { 0.000ns 0.000ns 1.738ns 0.982ns 0.714ns 1.953ns 3.799ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.200ns 0.740ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk MAC:inst4|MAC_Checker:inst1|feedback[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} MAC:inst4|MAC_Checker:inst1|feedback[12] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.294 ns" { clk controller:inst2|pstate.S22 controller:inst2|WideOr64~1 controller:inst2|WideOr64~2 controller:inst2|Selector23~1 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.294 ns" { clk {} clk~combout {} controller:inst2|pstate.S22 {} controller:inst2|WideOr64~1 {} controller:inst2|WideOr64~2 {} controller:inst2|Selector23~1 {} controller:inst2|mux_select1[0] {} } { 0.000ns 0.000ns 1.738ns 0.982ns 0.714ns 1.953ns 3.799ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.200ns 0.740ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "MAC_Checker.v" "" { Text "C:/altera/90sp2/quartus/finalProject/MAC_Checker.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.709 ns" { controller:inst2|mux_select1[0] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~76 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~77 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~80 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~83 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[1] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[3]~19 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~16 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[6]~19 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[7]~17 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[8]~14 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~11 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~9 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~6 MAC:inst4|MAC_Checker:inst1|feedback[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "28.709 ns" { controller:inst2|mux_select1[0] {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~76 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~77 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~80 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~83 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le7a[1] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[3]~19 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~16 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[6]~19 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[7]~17 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[8]~14 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~11 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~9 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~6 {} MAC:inst4|MAC_Checker:inst1|feedback[12] {} } { 0.000ns 1.292ns 1.961ns 1.749ns 0.534ns 1.174ns 0.000ns 2.263ns 2.446ns 0.000ns 2.445ns 0.000ns 0.000ns 1.859ns 0.000ns 0.000ns 0.000ns 0.000ns 2.647ns } { 0.000ns 0.740ns 0.200ns 0.511ns 0.200ns 0.978ns 0.815ns 0.200ns 0.747ns 0.815ns 0.978ns 0.399ns 1.234ns 0.747ns 0.123ns 0.123ns 0.123ns 0.815ns 0.591ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk MAC:inst4|MAC_Checker:inst1|feedback[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} MAC:inst4|MAC_Checker:inst1|feedback[12] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.294 ns" { clk controller:inst2|pstate.S22 controller:inst2|WideOr64~1 controller:inst2|WideOr64~2 controller:inst2|Selector23~1 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.294 ns" { clk {} clk~combout {} controller:inst2|pstate.S22 {} controller:inst2|WideOr64~1 {} controller:inst2|WideOr64~2 {} controller:inst2|Selector23~1 {} controller:inst2|mux_select1[0] {} } { 0.000ns 0.000ns 1.738ns 0.982ns 0.714ns 1.953ns 3.799ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.200ns 0.740ns 0.200ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 52 " "Warning: Circuit may not operate. Detected 52 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "controller:inst2\|pstate.S21 controller:inst2\|mux_select3\[3\] clk 3.464 ns " "Info: Found hold time violation between source  pin or register \"controller:inst2\|pstate.S21\" and destination pin or register \"controller:inst2\|mux_select3\[3\]\" for clock \"clk\" (Hold time is 3.464 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.857 ns + Largest " "Info: + Largest clock skew is 7.857 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 11.676 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 11.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 281 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 281; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S3 2 REG LC_X13_Y3_N3 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y3_N3; Fanout = 5; REG Node = 'controller:inst2\|pstate.S3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S3 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.914 ns) 6.003 ns controller:inst2\|Selector84~0 3 COMB LC_X13_Y3_N1 5 " "Info: 3: + IC(0.894 ns) + CELL(0.914 ns) = 6.003 ns; Loc. = LC_X13_Y3_N1; Fanout = 5; COMB Node = 'controller:inst2\|Selector84~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { controller:inst2|pstate.S3 controller:inst2|Selector84~0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.200 ns) 7.358 ns controller:inst2\|Selector15~0 4 COMB LC_X12_Y3_N8 8 " "Info: 4: + IC(1.155 ns) + CELL(0.200 ns) = 7.358 ns; Loc. = LC_X12_Y3_N8; Fanout = 8; COMB Node = 'controller:inst2\|Selector15~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { controller:inst2|Selector84~0 controller:inst2|Selector15~0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.807 ns) + CELL(0.511 ns) 11.676 ns controller:inst2\|mux_select3\[3\] 5 REG LC_X7_Y7_N6 17 " "Info: 5: + IC(3.807 ns) + CELL(0.511 ns) = 11.676 ns; Loc. = LC_X7_Y7_N6; Fanout = 17; REG Node = 'controller:inst2\|mux_select3\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.318 ns" { controller:inst2|Selector15~0 controller:inst2|mux_select3[3] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.082 ns ( 34.96 % ) " "Info: Total cell delay = 4.082 ns ( 34.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.594 ns ( 65.04 % ) " "Info: Total interconnect delay = 7.594 ns ( 65.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.676 ns" { clk controller:inst2|pstate.S3 controller:inst2|Selector84~0 controller:inst2|Selector15~0 controller:inst2|mux_select3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.676 ns" { clk {} clk~combout {} controller:inst2|pstate.S3 {} controller:inst2|Selector84~0 {} controller:inst2|Selector15~0 {} controller:inst2|mux_select3[3] {} } { 0.000ns 0.000ns 1.738ns 0.894ns 1.155ns 3.807ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 281 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 281; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns controller:inst2\|pstate.S21 2 REG LC_X11_Y4_N8 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y4_N8; Fanout = 4; REG Node = 'controller:inst2\|pstate.S21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk controller:inst2|pstate.S21 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk controller:inst2|pstate.S21 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} controller:inst2|pstate.S21 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.676 ns" { clk controller:inst2|pstate.S3 controller:inst2|Selector84~0 controller:inst2|Selector15~0 controller:inst2|mux_select3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.676 ns" { clk {} clk~combout {} controller:inst2|pstate.S3 {} controller:inst2|Selector84~0 {} controller:inst2|Selector15~0 {} controller:inst2|mux_select3[3] {} } { 0.000ns 0.000ns 1.738ns 0.894ns 1.155ns 3.807ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.511ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk controller:inst2|pstate.S21 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} controller:inst2|pstate.S21 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.017 ns - Shortest register register " "Info: - Shortest register to register delay is 4.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|pstate.S21 1 REG LC_X11_Y4_N8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y4_N8; Fanout = 4; REG Node = 'controller:inst2\|pstate.S21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|pstate.S21 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.200 ns) 1.165 ns controller:inst2\|WideOr57~3 2 COMB LC_X11_Y4_N4 1 " "Info: 2: + IC(0.965 ns) + CELL(0.200 ns) = 1.165 ns; Loc. = LC_X11_Y4_N4; Fanout = 1; COMB Node = 'controller:inst2\|WideOr57~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { controller:inst2|pstate.S21 controller:inst2|WideOr57~3 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.652 ns) + CELL(0.200 ns) 4.017 ns controller:inst2\|mux_select3\[3\] 3 REG LC_X7_Y7_N6 17 " "Info: 3: + IC(2.652 ns) + CELL(0.200 ns) = 4.017 ns; Loc. = LC_X7_Y7_N6; Fanout = 17; REG Node = 'controller:inst2\|mux_select3\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { controller:inst2|WideOr57~3 controller:inst2|mux_select3[3] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.400 ns ( 9.96 % ) " "Info: Total cell delay = 0.400 ns ( 9.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.617 ns ( 90.04 % ) " "Info: Total interconnect delay = 3.617 ns ( 90.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.017 ns" { controller:inst2|pstate.S21 controller:inst2|WideOr57~3 controller:inst2|mux_select3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.017 ns" { controller:inst2|pstate.S21 {} controller:inst2|WideOr57~3 {} controller:inst2|mux_select3[3] {} } { 0.000ns 0.965ns 2.652ns } { 0.000ns 0.200ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.676 ns" { clk controller:inst2|pstate.S3 controller:inst2|Selector84~0 controller:inst2|Selector15~0 controller:inst2|mux_select3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.676 ns" { clk {} clk~combout {} controller:inst2|pstate.S3 {} controller:inst2|Selector84~0 {} controller:inst2|Selector15~0 {} controller:inst2|mux_select3[3] {} } { 0.000ns 0.000ns 1.738ns 0.894ns 1.155ns 3.807ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.511ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk controller:inst2|pstate.S21 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} controller:inst2|pstate.S21 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.017 ns" { controller:inst2|pstate.S21 controller:inst2|WideOr57~3 controller:inst2|mux_select3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.017 ns" { controller:inst2|pstate.S21 {} controller:inst2|WideOr57~3 {} controller:inst2|mux_select3[3] {} } { 0.000ns 0.965ns 2.652ns } { 0.000ns 0.200ns 0.200ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "demux1to12:inst\|Data_out9\[7\] din\[7\] clk 2.108 ns register " "Info: tsu for register \"demux1to12:inst\|Data_out9\[7\]\" (data pin = \"din\[7\]\", clock pin = \"clk\") is 2.108 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.594 ns + Longest pin register " "Info: + Longest pin to register delay is 5.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns din\[7\] 1 PIN PIN_L1 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_L1; Fanout = 12; PIN Node = 'din\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[7] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { -200 -432 -264 -184 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.279 ns) + CELL(1.183 ns) 5.594 ns demux1to12:inst\|Data_out9\[7\] 2 REG LC_X2_Y5_N8 1 " "Info: 2: + IC(3.279 ns) + CELL(1.183 ns) = 5.594 ns; Loc. = LC_X2_Y5_N8; Fanout = 1; REG Node = 'demux1to12:inst\|Data_out9\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.462 ns" { din[7] demux1to12:inst|Data_out9[7] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 41.38 % ) " "Info: Total cell delay = 2.315 ns ( 41.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.279 ns ( 58.62 % ) " "Info: Total interconnect delay = 3.279 ns ( 58.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.594 ns" { din[7] demux1to12:inst|Data_out9[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.594 ns" { din[7] {} din[7]~combout {} demux1to12:inst|Data_out9[7] {} } { 0.000ns 0.000ns 3.279ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 281 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 281; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns demux1to12:inst\|Data_out9\[7\] 2 REG LC_X2_Y5_N8 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y5_N8; Fanout = 1; REG Node = 'demux1to12:inst\|Data_out9\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk demux1to12:inst|Data_out9[7] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk demux1to12:inst|Data_out9[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} demux1to12:inst|Data_out9[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.594 ns" { din[7] demux1to12:inst|Data_out9[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.594 ns" { din[7] {} din[7]~combout {} demux1to12:inst|Data_out9[7] {} } { 0.000ns 0.000ns 3.279ns } { 0.000ns 1.132ns 1.183ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk demux1to12:inst|Data_out9[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} demux1to12:inst|Data_out9[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk test2\[3\] controller:inst2\|mux_select3\[0\] 22.288 ns register " "Info: tco from clock \"clk\" to destination pin \"test2\[3\]\" through register \"controller:inst2\|mux_select3\[0\]\" is 22.288 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.717 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 11.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 281 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 281; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S3 2 REG LC_X13_Y3_N3 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y3_N3; Fanout = 5; REG Node = 'controller:inst2\|pstate.S3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S3 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.914 ns) 6.003 ns controller:inst2\|Selector84~0 3 COMB LC_X13_Y3_N1 5 " "Info: 3: + IC(0.894 ns) + CELL(0.914 ns) = 6.003 ns; Loc. = LC_X13_Y3_N1; Fanout = 5; COMB Node = 'controller:inst2\|Selector84~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { controller:inst2|pstate.S3 controller:inst2|Selector84~0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.200 ns) 7.358 ns controller:inst2\|Selector15~0 4 COMB LC_X12_Y3_N8 8 " "Info: 4: + IC(1.155 ns) + CELL(0.200 ns) = 7.358 ns; Loc. = LC_X12_Y3_N8; Fanout = 8; COMB Node = 'controller:inst2\|Selector15~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { controller:inst2|Selector84~0 controller:inst2|Selector15~0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.848 ns) + CELL(0.511 ns) 11.717 ns controller:inst2\|mux_select3\[0\] 5 REG LC_X8_Y7_N4 36 " "Info: 5: + IC(3.848 ns) + CELL(0.511 ns) = 11.717 ns; Loc. = LC_X8_Y7_N4; Fanout = 36; REG Node = 'controller:inst2\|mux_select3\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.359 ns" { controller:inst2|Selector15~0 controller:inst2|mux_select3[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.082 ns ( 34.84 % ) " "Info: Total cell delay = 4.082 ns ( 34.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.635 ns ( 65.16 % ) " "Info: Total interconnect delay = 7.635 ns ( 65.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.717 ns" { clk controller:inst2|pstate.S3 controller:inst2|Selector84~0 controller:inst2|Selector15~0 controller:inst2|mux_select3[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.717 ns" { clk {} clk~combout {} controller:inst2|pstate.S3 {} controller:inst2|Selector84~0 {} controller:inst2|Selector15~0 {} controller:inst2|mux_select3[0] {} } { 0.000ns 0.000ns 1.738ns 0.894ns 1.155ns 3.848ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.571 ns + Longest register pin " "Info: + Longest register to pin delay is 10.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|mux_select3\[0\] 1 REG LC_X8_Y7_N4 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y7_N4; Fanout = 36; REG Node = 'controller:inst2\|mux_select3\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|mux_select3[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(0.740 ns) 2.702 ns lpm_mux0:inst9\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~60 2 COMB LC_X7_Y8_N5 1 " "Info: 2: + IC(1.962 ns) + CELL(0.740 ns) = 2.702 ns; Loc. = LC_X7_Y8_N5; Fanout = 1; COMB Node = 'lpm_mux0:inst9\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~60'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.702 ns" { controller:inst2|mux_select3[0] lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~60 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 3.207 ns lpm_mux0:inst9\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~61 3 COMB LC_X7_Y8_N6 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 3.207 ns; Loc. = LC_X7_Y8_N6; Fanout = 1; COMB Node = 'lpm_mux0:inst9\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~61'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~60 lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~61 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.511 ns) 4.483 ns lpm_mux0:inst9\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~62 4 COMB LC_X7_Y8_N7 1 " "Info: 4: + IC(0.765 ns) + CELL(0.511 ns) = 4.483 ns; Loc. = LC_X7_Y8_N7; Fanout = 1; COMB Node = 'lpm_mux0:inst9\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~61 lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~62 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 5.761 ns lpm_mux0:inst9\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~65 5 COMB LC_X7_Y8_N9 6 " "Info: 5: + IC(0.767 ns) + CELL(0.511 ns) = 5.761 ns; Loc. = LC_X7_Y8_N9; Fanout = 6; COMB Node = 'lpm_mux0:inst9\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~65'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~62 lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~65 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.488 ns) + CELL(2.322 ns) 10.571 ns test2\[3\] 6 PIN PIN_A6 0 " "Info: 6: + IC(2.488 ns) + CELL(2.322 ns) = 10.571 ns; Loc. = PIN_A6; Fanout = 0; PIN Node = 'test2\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.810 ns" { lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~65 test2[3] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 136 864 880 312 "test2\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.284 ns ( 40.53 % ) " "Info: Total cell delay = 4.284 ns ( 40.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.287 ns ( 59.47 % ) " "Info: Total interconnect delay = 6.287 ns ( 59.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.571 ns" { controller:inst2|mux_select3[0] lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~60 lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~61 lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~62 lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~65 test2[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.571 ns" { controller:inst2|mux_select3[0] {} lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~60 {} lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~61 {} lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~62 {} lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~65 {} test2[3] {} } { 0.000ns 1.962ns 0.305ns 0.765ns 0.767ns 2.488ns } { 0.000ns 0.740ns 0.200ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.717 ns" { clk controller:inst2|pstate.S3 controller:inst2|Selector84~0 controller:inst2|Selector15~0 controller:inst2|mux_select3[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.717 ns" { clk {} clk~combout {} controller:inst2|pstate.S3 {} controller:inst2|Selector84~0 {} controller:inst2|Selector15~0 {} controller:inst2|mux_select3[0] {} } { 0.000ns 0.000ns 1.738ns 0.894ns 1.155ns 3.848ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.511ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.571 ns" { controller:inst2|mux_select3[0] lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~60 lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~61 lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~62 lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~65 test2[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.571 ns" { controller:inst2|mux_select3[0] {} lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~60 {} lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~61 {} lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~62 {} lpm_mux0:inst9|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~65 {} test2[3] {} } { 0.000ns 1.962ns 0.305ns 0.765ns 0.767ns 2.488ns } { 0.000ns 0.740ns 0.200ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "controller:inst2\|reg96_ld cf_load clk 3.925 ns register " "Info: th for register \"controller:inst2\|reg96_ld\" (data pin = \"cf_load\", clock pin = \"clk\") is 3.925 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.676 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 281 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 281; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S22 2 REG LC_X11_Y4_N5 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N5; Fanout = 5; REG Node = 'controller:inst2\|pstate.S22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S22 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.511 ns) 5.688 ns controller:inst2\|WideOr64~1 3 COMB LC_X11_Y4_N9 2 " "Info: 3: + IC(0.982 ns) + CELL(0.511 ns) = 5.688 ns; Loc. = LC_X11_Y4_N9; Fanout = 2; COMB Node = 'controller:inst2\|WideOr64~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { controller:inst2|pstate.S22 controller:inst2|WideOr64~1 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.200 ns) 6.602 ns controller:inst2\|WideOr64~2 4 COMB LC_X11_Y4_N0 4 " "Info: 4: + IC(0.714 ns) + CELL(0.200 ns) = 6.602 ns; Loc. = LC_X11_Y4_N0; Fanout = 4; COMB Node = 'controller:inst2\|WideOr64~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { controller:inst2|WideOr64~1 controller:inst2|WideOr64~2 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.952 ns) + CELL(0.740 ns) 9.294 ns controller:inst2\|WideOr66 5 COMB LC_X12_Y3_N2 1 " "Info: 5: + IC(1.952 ns) + CELL(0.740 ns) = 9.294 ns; Loc. = LC_X12_Y3_N2; Fanout = 1; COMB Node = 'controller:inst2\|WideOr66'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { controller:inst2|WideOr64~2 controller:inst2|WideOr66 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.200 ns) 10.676 ns controller:inst2\|reg96_ld 6 REG LC_X13_Y3_N7 96 " "Info: 6: + IC(1.182 ns) + CELL(0.200 ns) = 10.676 ns; Loc. = LC_X13_Y3_N7; Fanout = 96; REG Node = 'controller:inst2\|reg96_ld'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { controller:inst2|WideOr66 controller:inst2|reg96_ld } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.108 ns ( 38.48 % ) " "Info: Total cell delay = 4.108 ns ( 38.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.568 ns ( 61.52 % ) " "Info: Total interconnect delay = 6.568 ns ( 61.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.676 ns" { clk controller:inst2|pstate.S22 controller:inst2|WideOr64~1 controller:inst2|WideOr64~2 controller:inst2|WideOr66 controller:inst2|reg96_ld } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.676 ns" { clk {} clk~combout {} controller:inst2|pstate.S22 {} controller:inst2|WideOr64~1 {} controller:inst2|WideOr64~2 {} controller:inst2|WideOr66 {} controller:inst2|reg96_ld {} } { 0.000ns 0.000ns 1.738ns 0.982ns 0.714ns 1.952ns 1.182ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.200ns 0.740ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.751 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns cf_load 1 CLK PIN_T11 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_T11; Fanout = 4; CLK Node = 'cf_load'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cf_load } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 472 -224 -56 488 "cf_load" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.915 ns) + CELL(0.914 ns) 4.961 ns controller:inst2\|Selector5~2 2 COMB LC_X13_Y3_N5 2 " "Info: 2: + IC(2.915 ns) + CELL(0.914 ns) = 4.961 ns; Loc. = LC_X13_Y3_N5; Fanout = 2; COMB Node = 'controller:inst2\|Selector5~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.829 ns" { cf_load controller:inst2|Selector5~2 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.466 ns controller:inst2\|Selector5~3 3 COMB LC_X13_Y3_N6 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 5.466 ns; Loc. = LC_X13_Y3_N6; Fanout = 1; COMB Node = 'controller:inst2\|Selector5~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { controller:inst2|Selector5~2 controller:inst2|Selector5~3 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.511 ns) 6.751 ns controller:inst2\|reg96_ld 4 REG LC_X13_Y3_N7 96 " "Info: 4: + IC(0.774 ns) + CELL(0.511 ns) = 6.751 ns; Loc. = LC_X13_Y3_N7; Fanout = 96; REG Node = 'controller:inst2\|reg96_ld'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { controller:inst2|Selector5~3 controller:inst2|reg96_ld } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.757 ns ( 40.84 % ) " "Info: Total cell delay = 2.757 ns ( 40.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.994 ns ( 59.16 % ) " "Info: Total interconnect delay = 3.994 ns ( 59.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.751 ns" { cf_load controller:inst2|Selector5~2 controller:inst2|Selector5~3 controller:inst2|reg96_ld } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.751 ns" { cf_load {} cf_load~combout {} controller:inst2|Selector5~2 {} controller:inst2|Selector5~3 {} controller:inst2|reg96_ld {} } { 0.000ns 0.000ns 2.915ns 0.305ns 0.774ns } { 0.000ns 1.132ns 0.914ns 0.200ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.676 ns" { clk controller:inst2|pstate.S22 controller:inst2|WideOr64~1 controller:inst2|WideOr64~2 controller:inst2|WideOr66 controller:inst2|reg96_ld } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.676 ns" { clk {} clk~combout {} controller:inst2|pstate.S22 {} controller:inst2|WideOr64~1 {} controller:inst2|WideOr64~2 {} controller:inst2|WideOr66 {} controller:inst2|reg96_ld {} } { 0.000ns 0.000ns 1.738ns 0.982ns 0.714ns 1.952ns 1.182ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.200ns 0.740ns 0.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.751 ns" { cf_load controller:inst2|Selector5~2 controller:inst2|Selector5~3 controller:inst2|reg96_ld } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.751 ns" { cf_load {} cf_load~combout {} controller:inst2|Selector5~2 {} controller:inst2|Selector5~3 {} controller:inst2|reg96_ld {} } { 0.000ns 0.000ns 2.915ns 0.305ns 0.774ns } { 0.000ns 1.132ns 0.914ns 0.200ns 0.511ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 48 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 03 21:37:13 2016 " "Info: Processing ended: Sat Dec 03 21:37:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
