// Seed: 2634554706
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  logic [1 'h0 : 1 'b0] id_3;
  logic id_4;
  ;
  wire [-1 : -1] id_5;
endmodule
module module_1 #(
    parameter id_6 = 32'd26
) (
    output supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output wor id_4,
    input wire id_5,
    input uwire _id_6,
    input uwire id_7,
    output tri id_8
);
  if (1) wire [-1 'h0 : 1 'b0] id_10;
  assign id_8 = 1;
  wire id_11;
  assign id_0 = id_1;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  wire [~  1 : id_6] id_12;
endmodule
