// Seed: 2419119574
module module_0 (
    input tri1 id_0,
    input supply0 id_1
);
  uwire id_3;
  assign id_3 = id_0;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    input uwire id_2,
    input tri id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri id_6,
    output tri id_7,
    input wor id_8,
    output logic id_9,
    input wand id_10,
    input tri id_11,
    input supply1 id_12,
    output wor id_13,
    input tri id_14,
    output tri0 id_15,
    input tri id_16
);
  always_comb @("" or negedge 1) id_9 <= 1;
  module_0(
      id_6, id_11
  );
  wire id_18 = id_10;
endmodule
