[%General]
%3Csource%3E=E:/240CPLD/02_interface/TLC5615_OK/spidac.vhd
%3Cfilename%3E=E:/240CPLD/02_interface/TLC5615_test/spidac.v
%3Cclass%3E=100
%3Cbasename%3E=spidac

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk, reset, dac_sclk, dac_ncs, dac_din
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
%3Clabel1%3E\category=113
%3Clabel1%3E\port=0
%3Clabel1%3E\alias=<label1>
%3Clabel2%3E\category=113
%3Clabel2%3E\port=0
%3Clabel2%3E\alias=<label2>
%3Clabel3%3E\category=113
%3Clabel3%3E\port=0
%3Clabel3%3E\alias=<label3>
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
bit_cnt\category=117
bit_cnt\port=0
bit_cnt\alias=bit_cnt
bit_cnt\type\Subtype\mark1=ieee::std_logic_vector
bit_cnt\type\Subtype\constraint\0\Range\dir=false
bit_cnt\type\Subtype\constraint\0\Range\left\Constant\value=3
bit_cnt\type\Subtype\constraint\0\Range\left\Constant\units=
bit_cnt\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
bit_cnt\type\Subtype\constraint\0\Range\right\Constant\value=0
bit_cnt\type\Subtype\constraint\0\Range\right\Constant\units=
bit_cnt\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
clk\category=117
clk\port=1
clk\alias=clk
clk\type\Subtype\mark1=ieee::std_logic
clkdiv2\category=117
clkdiv2\port=0
clkdiv2\alias=clkdiv2
clkdiv2\type\Subtype\mark1=ieee::std_logic
clkdiv4\category=117
clkdiv4\port=0
clkdiv4\alias=clkdiv4
clkdiv4\type\Subtype\mark1=ieee::std_logic
csdac\category=106
csdac\port=0
csdac\alias=CSDAC
csdac\type\Subtype\mark1=ieee::std_logic_vector
csdac\type\Subtype\constraint\0\Range\dir=false
csdac\type\Subtype\constraint\0\Range\left\Constant\value=3
csdac\type\Subtype\constraint\0\Range\left\Constant\units=
csdac\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
csdac\type\Subtype\constraint\0\Range\right\Constant\value=0
csdac\type\Subtype\constraint\0\Range\right\Constant\units=
csdac\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
csdac\init\Constant\value=0000
csdac\init\Constant\units=
csdac\init\Constant\typeClass=0
dac_din\category=117
dac_din\port=2
dac_din\alias=dac_din
dac_din\type\Subtype\mark1=ieee::std_logic
dac_high\category=106
dac_high\port=0
dac_high\alias=DAC_HIGH
dac_high\type\Subtype\mark1=ieee::std_logic_vector
dac_high\type\Subtype\constraint\0\Range\dir=false
dac_high\type\Subtype\constraint\0\Range\left\Constant\value=11
dac_high\type\Subtype\constraint\0\Range\left\Constant\units=
dac_high\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
dac_high\type\Subtype\constraint\0\Range\right\Constant\value=0
dac_high\type\Subtype\constraint\0\Range\right\Constant\units=
dac_high\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
dac_high\init\Constant\value=111111111100
dac_high\init\Constant\units=
dac_high\init\Constant\typeClass=0
dac_low\category=106
dac_low\port=0
dac_low\alias=DAC_LOW
dac_low\type\Subtype\mark1=ieee::std_logic_vector
dac_low\type\Subtype\constraint\0\Range\dir=false
dac_low\type\Subtype\constraint\0\Range\left\Constant\value=11
dac_low\type\Subtype\constraint\0\Range\left\Constant\units=
dac_low\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
dac_low\type\Subtype\constraint\0\Range\right\Constant\value=0
dac_low\type\Subtype\constraint\0\Range\right\Constant\units=
dac_low\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
dac_low\init\Constant\value=111011111000
dac_low\init\Constant\units=
dac_low\init\Constant\typeClass=0
dac_ncs\category=117
dac_ncs\port=2
dac_ncs\alias=DAC_nCS
dac_ncs\type\Subtype\mark1=ieee::std_logic
dac_sclk\category=117
dac_sclk\port=2
dac_sclk\alias=dac_sclk
dac_sclk\type\Subtype\mark1=ieee::std_logic
idle\category=106
idle\port=0
idle\alias=IDLE
idle\type\Subtype\mark1=ieee::std_logic_vector
idle\type\Subtype\constraint\0\Range\dir=false
idle\type\Subtype\constraint\0\Range\left\Constant\value=3
idle\type\Subtype\constraint\0\Range\left\Constant\units=
idle\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
idle\type\Subtype\constraint\0\Range\right\Constant\value=0
idle\type\Subtype\constraint\0\Range\right\Constant\units=
idle\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
idle\init\Constant\value=0010
idle\init\Constant\units=
idle\init\Constant\typeClass=0
load\category=106
load\port=0
load\alias=LOAD
load\type\Subtype\mark1=ieee::std_logic_vector
load\type\Subtype\constraint\0\Range\dir=false
load\type\Subtype\constraint\0\Range\left\Constant\value=3
load\type\Subtype\constraint\0\Range\left\Constant\units=
load\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
load\type\Subtype\constraint\0\Range\right\Constant\value=0
load\type\Subtype\constraint\0\Range\right\Constant\units=
load\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
load\init\Constant\value=0110
load\init\Constant\units=
load\init\Constant\typeClass=0
loadh\category=117
loadh\port=0
loadh\alias=loadH
loadh\type\Subtype\mark1=ieee::std_logic
reset\category=117
reset\port=1
reset\alias=Reset
reset\type\Subtype\mark1=ieee::std_logic
shift\category=106
shift\port=0
shift\alias=shift
shift\type\Subtype\mark1=ieee::std_logic_vector
shift\type\Subtype\constraint\0\Range\dir=false
shift\type\Subtype\constraint\0\Range\left\Constant\value=3
shift\type\Subtype\constraint\0\Range\left\Constant\units=
shift\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
shift\type\Subtype\constraint\0\Range\right\Constant\value=0
shift\type\Subtype\constraint\0\Range\right\Constant\units=
shift\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
shift\init\Constant\value=1000
shift\init\Constant\units=
shift\init\Constant\typeClass=0
shift_reg\category=117
shift_reg\port=0
shift_reg\alias=shift_reg
shift_reg\type\Subtype\mark1=ieee::std_logic_vector
shift_reg\type\Subtype\constraint\0\Range\dir=false
shift_reg\type\Subtype\constraint\0\Range\left\Constant\value=11
shift_reg\type\Subtype\constraint\0\Range\left\Constant\units=
shift_reg\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
shift_reg\type\Subtype\constraint\0\Range\right\Constant\value=0
shift_reg\type\Subtype\constraint\0\Range\right\Constant\units=
shift_reg\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
spidac\category=100
spidac\port=0
spidac\alias=spidac
spiend1\category=106
spiend1\port=0
spiend1\alias=spiend1
spiend1\type\Subtype\mark1=ieee::std_logic_vector
spiend1\type\Subtype\constraint\0\Range\dir=false
spiend1\type\Subtype\constraint\0\Range\left\Constant\value=3
spiend1\type\Subtype\constraint\0\Range\left\Constant\units=
spiend1\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
spiend1\type\Subtype\constraint\0\Range\right\Constant\value=0
spiend1\type\Subtype\constraint\0\Range\right\Constant\units=
spiend1\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
spiend1\init\Constant\value=1100
spiend1\init\Constant\units=
spiend1\init\Constant\typeClass=0
spiend2\category=106
spiend2\port=0
spiend2\alias=spiend2
spiend2\type\Subtype\mark1=ieee::std_logic_vector
spiend2\type\Subtype\constraint\0\Range\dir=false
spiend2\type\Subtype\constraint\0\Range\left\Constant\value=3
spiend2\type\Subtype\constraint\0\Range\left\Constant\units=
spiend2\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
spiend2\type\Subtype\constraint\0\Range\right\Constant\value=0
spiend2\type\Subtype\constraint\0\Range\right\Constant\units=
spiend2\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
spiend2\init\Constant\value=1010
spiend2\init\Constant\units=
spiend2\init\Constant\typeClass=0
state\category=117
state\port=0
state\alias=state
state\type\Subtype\mark1=ieee::std_logic_vector
state\type\Subtype\constraint\0\Range\dir=false
state\type\Subtype\constraint\0\Range\left\Constant\value=3
state\type\Subtype\constraint\0\Range\left\Constant\units=
state\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
state\type\Subtype\constraint\0\Range\right\Constant\value=0
state\type\Subtype\constraint\0\Range\right\Constant\units=
state\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
txd0\category=106
txd0\port=0
txd0\alias=TxD0
txd0\type\Subtype\mark1=ieee::std_logic_vector
txd0\type\Subtype\constraint\0\Range\dir=false
txd0\type\Subtype\constraint\0\Range\left\Constant\value=3
txd0\type\Subtype\constraint\0\Range\left\Constant\units=
txd0\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
txd0\type\Subtype\constraint\0\Range\right\Constant\value=0
txd0\type\Subtype\constraint\0\Range\right\Constant\units=
txd0\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
txd0\init\Constant\value=0001
txd0\init\Constant\units=
txd0\init\Constant\typeClass=0
txd1\category=106
txd1\port=0
txd1\alias=TxD1
txd1\type\Subtype\mark1=ieee::std_logic_vector
txd1\type\Subtype\constraint\0\Range\dir=false
txd1\type\Subtype\constraint\0\Range\left\Constant\value=3
txd1\type\Subtype\constraint\0\Range\left\Constant\units=
txd1\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
txd1\type\Subtype\constraint\0\Range\right\Constant\value=0
txd1\type\Subtype\constraint\0\Range\right\Constant\units=
txd1\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
txd1\init\Constant\value=0101
txd1\init\Constant\units=
txd1\init\Constant\typeClass=0
txd2\category=106
txd2\port=0
txd2\alias=TXD2
txd2\type\Subtype\mark1=ieee::std_logic_vector
txd2\type\Subtype\constraint\0\Range\dir=false
txd2\type\Subtype\constraint\0\Range\left\Constant\value=3
txd2\type\Subtype\constraint\0\Range\left\Constant\units=
txd2\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
txd2\type\Subtype\constraint\0\Range\right\Constant\value=0
txd2\type\Subtype\constraint\0\Range\right\Constant\units=
txd2\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
txd2\init\Constant\value=0100
txd2\init\Constant\units=
txd2\init\Constant\typeClass=0
wait_cnt\category=117
wait_cnt\port=0
wait_cnt\alias=wait_cnt
wait_cnt\type\Subtype\mark1=ieee::std_logic_vector
wait_cnt\type\Subtype\constraint\0\Range\dir=false
wait_cnt\type\Subtype\constraint\0\Range\left\Constant\value=2
wait_cnt\type\Subtype\constraint\0\Range\left\Constant\units=
wait_cnt\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
wait_cnt\type\Subtype\constraint\0\Range\right\Constant\value=0
wait_cnt\type\Subtype\constraint\0\Range\right\Constant\units=
wait_cnt\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
wait_on\category=117
wait_on\port=0
wait_on\alias=wait_on
wait_on\type\Subtype\mark1=ieee::std_logic
