{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 09:45:32 2011 " "Info: Processing started: Tue Nov 29 09:45:32 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pstop -c pstop " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pstop -c pstop" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PS2_CLK2 " "Info: Assuming node \"PS2_CLK2\" is an undefined clock" {  } { { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 192 -112 56 208 "PS2_CLK2" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PS2_CLK2 register pskey:inst\|cnt4\[2\] register pskey:inst\|data\[4\] 184.71 MHz 5.414 ns Internal " "Info: Clock \"PS2_CLK2\" has Internal fmax of 184.71 MHz between source register \"pskey:inst\|cnt4\[2\]\" and destination register \"pskey:inst\|data\[4\]\" (period= 5.414 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.705 ns + Longest register register " "Info: + Longest register to register delay is 4.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pskey:inst\|cnt4\[2\] 1 REG LC_X7_Y1_N4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y1_N4; Fanout = 5; REG Node = 'pskey:inst\|cnt4\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { pskey:inst|cnt4[2] } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.914 ns) 1.885 ns pskey:inst\|Equal0~91 2 COMB LC_X7_Y1_N6 1 " "Info: 2: + IC(0.971 ns) + CELL(0.914 ns) = 1.885 ns; Loc. = LC_X7_Y1_N6; Fanout = 1; COMB Node = 'pskey:inst\|Equal0~91'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.885 ns" { pskey:inst|cnt4[2] pskey:inst|Equal0~91 } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 2.390 ns pskey:inst\|data\[7\]~281 3 COMB LC_X7_Y1_N7 8 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 2.390 ns; Loc. = LC_X7_Y1_N7; Fanout = 8; COMB Node = 'pskey:inst\|data\[7\]~281'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { pskey:inst|Equal0~91 pskey:inst|data[7]~281 } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(1.243 ns) 4.705 ns pskey:inst\|data\[4\] 4 REG LC_X6_Y1_N7 1 " "Info: 4: + IC(1.072 ns) + CELL(1.243 ns) = 4.705 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; REG Node = 'pskey:inst\|data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pskey:inst|data[7]~281 pskey:inst|data[4] } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.357 ns ( 50.10 % ) " "Info: Total cell delay = 2.357 ns ( 50.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.348 ns ( 49.90 % ) " "Info: Total interconnect delay = 2.348 ns ( 49.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.705 ns" { pskey:inst|cnt4[2] pskey:inst|Equal0~91 pskey:inst|data[7]~281 pskey:inst|data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.705 ns" { pskey:inst|cnt4[2] {} pskey:inst|Equal0~91 {} pskey:inst|data[7]~281 {} pskey:inst|data[4] {} } { 0.000ns 0.971ns 0.305ns 1.072ns } { 0.000ns 0.914ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PS2_CLK2 destination 6.670 ns + Shortest register " "Info: + Shortest clock path from clock \"PS2_CLK2\" to destination register is 6.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns PS2_CLK2 1 CLK PIN_54 21 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 21; CLK Node = 'PS2_CLK2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 192 -112 56 208 "PS2_CLK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.620 ns) + CELL(0.918 ns) 6.670 ns pskey:inst\|data\[4\] 2 REG LC_X6_Y1_N7 1 " "Info: 2: + IC(4.620 ns) + CELL(0.918 ns) = 6.670 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; REG Node = 'pskey:inst\|data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.538 ns" { PS2_CLK2 pskey:inst|data[4] } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.73 % ) " "Info: Total cell delay = 2.050 ns ( 30.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.620 ns ( 69.27 % ) " "Info: Total interconnect delay = 4.620 ns ( 69.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|data[4] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PS2_CLK2 source 6.670 ns - Longest register " "Info: - Longest clock path from clock \"PS2_CLK2\" to source register is 6.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns PS2_CLK2 1 CLK PIN_54 21 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 21; CLK Node = 'PS2_CLK2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 192 -112 56 208 "PS2_CLK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.620 ns) + CELL(0.918 ns) 6.670 ns pskey:inst\|cnt4\[2\] 2 REG LC_X7_Y1_N4 5 " "Info: 2: + IC(4.620 ns) + CELL(0.918 ns) = 6.670 ns; Loc. = LC_X7_Y1_N4; Fanout = 5; REG Node = 'pskey:inst\|cnt4\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.538 ns" { PS2_CLK2 pskey:inst|cnt4[2] } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.73 % ) " "Info: Total cell delay = 2.050 ns ( 30.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.620 ns ( 69.27 % ) " "Info: Total interconnect delay = 4.620 ns ( 69.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|cnt4[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|cnt4[2] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|data[4] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|cnt4[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|cnt4[2] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.705 ns" { pskey:inst|cnt4[2] pskey:inst|Equal0~91 pskey:inst|data[7]~281 pskey:inst|data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.705 ns" { pskey:inst|cnt4[2] {} pskey:inst|Equal0~91 {} pskey:inst|data[7]~281 {} pskey:inst|data[4] {} } { 0.000ns 0.971ns 0.305ns 1.072ns } { 0.000ns 0.914ns 0.200ns 1.243ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|data[4] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|cnt4[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|cnt4[2] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "pskey:inst\|data\[4\] rst_n PS2_CLK2 0.040 ns register " "Info: tsu for register \"pskey:inst\|data\[4\]\" (data pin = \"rst_n\", clock pin = \"PS2_CLK2\") is 0.040 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.377 ns + Longest pin register " "Info: + Longest pin to register delay is 6.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst_n 1 PIN PIN_83 14 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 14; PIN Node = 'rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 152 -144 24 168 "rst_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.190 ns) + CELL(0.740 ns) 4.062 ns pskey:inst\|data\[7\]~281 2 COMB LC_X7_Y1_N7 8 " "Info: 2: + IC(2.190 ns) + CELL(0.740 ns) = 4.062 ns; Loc. = LC_X7_Y1_N7; Fanout = 8; COMB Node = 'pskey:inst\|data\[7\]~281'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { rst_n pskey:inst|data[7]~281 } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(1.243 ns) 6.377 ns pskey:inst\|data\[4\] 3 REG LC_X6_Y1_N7 1 " "Info: 3: + IC(1.072 ns) + CELL(1.243 ns) = 6.377 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; REG Node = 'pskey:inst\|data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pskey:inst|data[7]~281 pskey:inst|data[4] } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 48.85 % ) " "Info: Total cell delay = 3.115 ns ( 48.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.262 ns ( 51.15 % ) " "Info: Total interconnect delay = 3.262 ns ( 51.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.377 ns" { rst_n pskey:inst|data[7]~281 pskey:inst|data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.377 ns" { rst_n {} rst_n~combout {} pskey:inst|data[7]~281 {} pskey:inst|data[4] {} } { 0.000ns 0.000ns 2.190ns 1.072ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PS2_CLK2 destination 6.670 ns - Shortest register " "Info: - Shortest clock path from clock \"PS2_CLK2\" to destination register is 6.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns PS2_CLK2 1 CLK PIN_54 21 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 21; CLK Node = 'PS2_CLK2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 192 -112 56 208 "PS2_CLK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.620 ns) + CELL(0.918 ns) 6.670 ns pskey:inst\|data\[4\] 2 REG LC_X6_Y1_N7 1 " "Info: 2: + IC(4.620 ns) + CELL(0.918 ns) = 6.670 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; REG Node = 'pskey:inst\|data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.538 ns" { PS2_CLK2 pskey:inst|data[4] } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.73 % ) " "Info: Total cell delay = 2.050 ns ( 30.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.620 ns ( 69.27 % ) " "Info: Total interconnect delay = 4.620 ns ( 69.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|data[4] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.377 ns" { rst_n pskey:inst|data[7]~281 pskey:inst|data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.377 ns" { rst_n {} rst_n~combout {} pskey:inst|data[7]~281 {} pskey:inst|data[4] {} } { 0.000ns 0.000ns 2.190ns 1.072ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|data[4] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "PS2_CLK2 led\[3\] pskey:inst\|data\[3\] 11.358 ns register " "Info: tco from clock \"PS2_CLK2\" to destination pin \"led\[3\]\" through register \"pskey:inst\|data\[3\]\" is 11.358 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PS2_CLK2 source 6.670 ns + Longest register " "Info: + Longest clock path from clock \"PS2_CLK2\" to source register is 6.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns PS2_CLK2 1 CLK PIN_54 21 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 21; CLK Node = 'PS2_CLK2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 192 -112 56 208 "PS2_CLK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.620 ns) + CELL(0.918 ns) 6.670 ns pskey:inst\|data\[3\] 2 REG LC_X6_Y1_N8 1 " "Info: 2: + IC(4.620 ns) + CELL(0.918 ns) = 6.670 ns; Loc. = LC_X6_Y1_N8; Fanout = 1; REG Node = 'pskey:inst\|data\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.538 ns" { PS2_CLK2 pskey:inst|data[3] } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.73 % ) " "Info: Total cell delay = 2.050 ns ( 30.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.620 ns ( 69.27 % ) " "Info: Total interconnect delay = 4.620 ns ( 69.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|data[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|data[3] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.312 ns + Longest register pin " "Info: + Longest register to pin delay is 4.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pskey:inst\|data\[3\] 1 REG LC_X6_Y1_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y1_N8; Fanout = 1; REG Node = 'pskey:inst\|data\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { pskey:inst|data[3] } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.990 ns) + CELL(2.322 ns) 4.312 ns led\[3\] 2 PIN PIN_49 0 " "Info: 2: + IC(1.990 ns) + CELL(2.322 ns) = 4.312 ns; Loc. = PIN_49; Fanout = 0; PIN Node = 'led\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { pskey:inst|data[3] led[3] } "NODE_NAME" } } { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 168 344 520 184 "led\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 53.85 % ) " "Info: Total cell delay = 2.322 ns ( 53.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.990 ns ( 46.15 % ) " "Info: Total interconnect delay = 1.990 ns ( 46.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { pskey:inst|data[3] led[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { pskey:inst|data[3] {} led[3] {} } { 0.000ns 1.990ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|data[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|data[3] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { pskey:inst|data[3] led[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { pskey:inst|data[3] {} led[3] {} } { 0.000ns 1.990ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "pskey:inst\|temp\[10\] PS2_DAT2 PS2_CLK2 1.481 ns register " "Info: th for register \"pskey:inst\|temp\[10\]\" (data pin = \"PS2_DAT2\", clock pin = \"PS2_CLK2\") is 1.481 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PS2_CLK2 destination 6.670 ns + Longest register " "Info: + Longest clock path from clock \"PS2_CLK2\" to destination register is 6.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns PS2_CLK2 1 CLK PIN_54 21 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 21; CLK Node = 'PS2_CLK2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 192 -112 56 208 "PS2_CLK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.620 ns) + CELL(0.918 ns) 6.670 ns pskey:inst\|temp\[10\] 2 REG LC_X4_Y1_N2 1 " "Info: 2: + IC(4.620 ns) + CELL(0.918 ns) = 6.670 ns; Loc. = LC_X4_Y1_N2; Fanout = 1; REG Node = 'pskey:inst\|temp\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.538 ns" { PS2_CLK2 pskey:inst|temp[10] } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.73 % ) " "Info: Total cell delay = 2.050 ns ( 30.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.620 ns ( 69.27 % ) " "Info: Total interconnect delay = 4.620 ns ( 69.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|temp[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|temp[10] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.410 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns PS2_DAT2 1 PIN PIN_55 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_55; Fanout = 1; PIN Node = 'PS2_DAT2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 216 -112 56 232 "PS2_DAT2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.998 ns) + CELL(0.280 ns) 5.410 ns pskey:inst\|temp\[10\] 2 REG LC_X4_Y1_N2 1 " "Info: 2: + IC(3.998 ns) + CELL(0.280 ns) = 5.410 ns; Loc. = LC_X4_Y1_N2; Fanout = 1; REG Node = 'pskey:inst\|temp\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.278 ns" { PS2_DAT2 pskey:inst|temp[10] } "NODE_NAME" } } { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 26.10 % ) " "Info: Total cell delay = 1.412 ns ( 26.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.998 ns ( 73.90 % ) " "Info: Total interconnect delay = 3.998 ns ( 73.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.410 ns" { PS2_DAT2 pskey:inst|temp[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.410 ns" { PS2_DAT2 {} PS2_DAT2~combout {} pskey:inst|temp[10] {} } { 0.000ns 0.000ns 3.998ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { PS2_CLK2 pskey:inst|temp[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { PS2_CLK2 {} PS2_CLK2~combout {} pskey:inst|temp[10] {} } { 0.000ns 0.000ns 4.620ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.410 ns" { PS2_DAT2 pskey:inst|temp[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.410 ns" { PS2_DAT2 {} PS2_DAT2~combout {} pskey:inst|temp[10] {} } { 0.000ns 0.000ns 3.998ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "110 " "Info: Allocated 110 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 09:45:33 2011 " "Info: Processing ended: Tue Nov 29 09:45:33 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
