// Seed: 1982725188
module module_0 (
    output uwire id_0,
    input uwire id_1,
    output wire id_2
    , id_22,
    output supply1 id_3,
    input tri1 id_4,
    input supply0 id_5
    , id_23,
    input tri0 id_6,
    input uwire id_7,
    input tri0 id_8,
    output supply0 id_9,
    output tri1 id_10,
    input tri id_11,
    input supply0 id_12,
    output tri id_13
    , id_24,
    input wor id_14,
    inout wire id_15,
    input tri id_16,
    input uwire id_17,
    input wor id_18,
    input wor id_19,
    input tri1 id_20
);
  logic [1 'b0 : 1] id_25;
endmodule
module module_0 (
    output wire id_0,
    output tri1 id_1,
    output supply0 id_2,
    output supply0 id_3,
    input wor id_4,
    input wor id_5,
    input supply0 id_6,
    output logic id_7,
    input tri id_8,
    input supply1 id_9,
    input wire id_10,
    output logic id_11,
    output uwire id_12,
    input wire id_13,
    input tri0 id_14,
    input tri0 id_15,
    inout supply1 id_16,
    input tri1 id_17,
    input tri1 id_18,
    input wand id_19,
    output logic id_20,
    output tri0 id_21,
    output wand module_1
    , id_24
);
  or primCall (
      id_7,
      id_6,
      id_4,
      id_24,
      id_5,
      id_15,
      id_14,
      id_8,
      id_18,
      id_19,
      id_17,
      id_16,
      id_10,
      id_9,
      id_13
  );
  module_0 modCall_1 (
      id_0,
      id_10,
      id_3,
      id_12,
      id_4,
      id_14,
      id_13,
      id_19,
      id_19,
      id_2,
      id_3,
      id_8,
      id_18,
      id_2,
      id_6,
      id_16,
      id_10,
      id_18,
      id_4,
      id_17,
      id_6
  );
  assign modCall_1.id_3 = 0;
  assign id_22 = 1 == -1;
  initial begin : LABEL_0
    id_20 <= -1;
    id_7  <= 1;
    id_11 = -1 !=? 1'b0;
  end
endmodule
