{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696386085093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696386085094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 23:21:24 2023 " "Processing started: Tue Oct 03 23:21:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696386085094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1696386085094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modulo_background_merge -c vga --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off modulo_background_merge -c vga --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1696386085094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1696386085890 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1696386085891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696386097593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696386097593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696386097597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696386097597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Interface " "Found entity 1: VGA_Interface" {  } { { "VGA_Interface.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/VGA_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696386097600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696386097600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1696386097645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(23) " "Verilog HDL assignment warning at vga.v(23): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696386097648 "|vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(24) " "Verilog HDL assignment warning at vga.v(24): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696386097649 "|vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(27) " "Verilog HDL assignment warning at vga.v(27): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696386097649 "|vga"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterXmaxed vga.v(33) " "Verilog HDL Always Construct warning at vga.v(33): variable \"CounterXmaxed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1696386097649 "|vga"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMAGE_OFFSET_X vga.v(33) " "Verilog HDL Always Construct warning at vga.v(33): variable \"IMAGE_OFFSET_X\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1696386097649 "|vga"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterX vga.v(33) " "Verilog HDL Always Construct warning at vga.v(33): variable \"CounterX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1696386097649 "|vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(33) " "Verilog HDL assignment warning at vga.v(33): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696386097649 "|vga"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterYmaxed vga.v(34) " "Verilog HDL Always Construct warning at vga.v(34): variable \"CounterYmaxed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1696386097649 "|vga"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMAGE_OFFSET_Y vga.v(34) " "Verilog HDL Always Construct warning at vga.v(34): variable \"IMAGE_OFFSET_Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1696386097649 "|vga"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterXmaxed vga.v(34) " "Verilog HDL Always Construct warning at vga.v(34): variable \"CounterXmaxed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1696386097649 "|vga"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterY vga.v(34) " "Verilog HDL Always Construct warning at vga.v(34): variable \"CounterY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1696386097649 "|vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(34) " "Verilog HDL assignment warning at vga.v(34): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696386097649 "|vga"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterYmaxed vga.v(35) " "Verilog HDL Always Construct warning at vga.v(35): variable \"CounterYmaxed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1696386097649 "|vga"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterXmaxed vga.v(35) " "Verilog HDL Always Construct warning at vga.v(35): variable \"CounterXmaxed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1696386097649 "|vga"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterX vga.v(36) " "Verilog HDL Always Construct warning at vga.v(36): variable \"CounterX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1696386097649 "|vga"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterY vga.v(37) " "Verilog HDL Always Construct warning at vga.v(37): variable \"CounterY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1696386097649 "|vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(35) " "Verilog HDL assignment warning at vga.v(35): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696386097650 "|vga"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CounterY vga.v(31) " "Verilog HDL Always Construct warning at vga.v(31): inferring latch(es) for variable \"CounterY\", which holds its previous value in one or more paths through the always construct" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1696386097650 "|vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[0\] vga.v(31) " "Inferred latch for \"CounterY\[0\]\" at vga.v(31)" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696386097650 "|vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[1\] vga.v(31) " "Inferred latch for \"CounterY\[1\]\" at vga.v(31)" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696386097650 "|vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[2\] vga.v(31) " "Inferred latch for \"CounterY\[2\]\" at vga.v(31)" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696386097650 "|vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[3\] vga.v(31) " "Inferred latch for \"CounterY\[3\]\" at vga.v(31)" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696386097650 "|vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[4\] vga.v(31) " "Inferred latch for \"CounterY\[4\]\" at vga.v(31)" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696386097650 "|vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[5\] vga.v(31) " "Inferred latch for \"CounterY\[5\]\" at vga.v(31)" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696386097650 "|vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[6\] vga.v(31) " "Inferred latch for \"CounterY\[6\]\" at vga.v(31)" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696386097650 "|vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[7\] vga.v(31) " "Inferred latch for \"CounterY\[7\]\" at vga.v(31)" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696386097650 "|vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[8\] vga.v(31) " "Inferred latch for \"CounterY\[8\]\" at vga.v(31)" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696386097650 "|vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[9\] vga.v(31) " "Inferred latch for \"CounterY\[9\]\" at vga.v(31)" {  } { { "vga.v" "" { Text "C:/Users/mauri/OneDrive/Documentos/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/vga.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696386097650 "|vga"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696386097714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 03 23:21:37 2023 " "Processing ended: Tue Oct 03 23:21:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696386097714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696386097714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696386097714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1696386097714 ""}
