# Security Vulnerabilities, Threats, and Countermeasures

- Domain 3.0: Security Architecture and Engineering

The Security Architecture and Engineering domain addresses a wide range of concerns and issues, including secure design elements, security architecture, vulnerabilities, threats, and associated countermeasures.

## Shared Responsibility

Shared responsibility is the security design principle that indicates that organizations do not operate in isolation. Instead, they are intertwined with the world in numerous ways. We all use the same basic technology, we follow the same communication protocol specifications, we use the same internet, we use common foundations of operating systems and programming languages, and most of our IT/IS is implemented using off-the-shelf solutions (whether commercial or open source). Thus, we are automatically integrated with the rest of the world and we share in the responsibility to establish and maintain security.

It is our task to realize this shared responsibility and take our role in this situation seriously. Here are several aspects of this concept to ponder:

- Everyone in an organization has some level of security responsibility. It is the job of the CISO and security team to establish security and maintain it. It is the job of the regular employees to perform their tasks within the confines of security. It is the job of the auditor to monitor the environment for violations.
- Organizations are responsible to their stakeholders to make good security decisions in order to sustain the organization. Otherwise, the needs of the stakeholders may be violated.
- When working with third parties, especially with cloud providers, each entity needs to understand their portion of the shared responsibility of performing work operations and maintaining security. This is often referenced as the cloud shared responsibility model, which is discussed further in Chapter 16.
- As we become aware of new vulnerabilities and threats, we should consider it our responsibility (if not our duty) to responsibly disclose that information to the proper vendor or to an information sharing center (also known as a threat intelligence source or service).

It is because we participate in shared responsibility that we must research, implement, and manage engineering processes using secure design principles.

### AISï¼ˆAutomated indicator sharingï¼‰

Automated indicator sharing (AIS) is an initiative by the Department of Homeland Security (DHS) to facilitate the open and free exchange of indicators of compromise (IoCs) and other cyberthreat information between the U.S. federal government and the private sector in an automated and timely manner (described as â€œmachine speedâ€). An indicator is an observable along with a hypothesis about a threat. An observable is an identified fact of occurrence, such as the presence of a malicious file, usually accompanied by a hash.

AIS makes full use of Structured Threat Information eXpression (STIX) and Trusted Automated eXchange of Intelligence Information (TAXII) to share threat indicators. AIS is managed by the National Cybersecurity and Communications Integration Center (NCCIC).

## Assess and Mitigate the Vulnerabilities of Security Architectures, Designs, and Solution Elements

Computer architecture is an engineering discipline concerned with the design and construction of computing systems at a logical level. Technical mechanisms that can be implemented via computer architecture are the controls that system designers can build right into their systems. These include layering, abstraction, data hiding, trusted recovery, process isolation, and hardware segmentation.

**Note:** The more complex a system, the less assurance it provides. More complexity means that more areas for vulnerabilities exist and more areas must be secured against threats. More vulnerabilities and more threats mean that the subsequent security provided by the system is less trustworthy. See Chapter 8 for more on â€œkeep it simple.â€

### Hardware

The term hardware encompasses any tangible part of a computer that you can actually reach out and touch, from the keyboard and monitor to its CPU(s), storage media, and memory chips. Take careful note that although the physical portion of a storage device (such as a hard disk or flash memory) may be considered hardware, the contents of those devicesâ€”the collections of 0s and 1s that make up the software and data stored within themâ€”may not.

#### Processor

The ***central processing unit (CPU)***, generally called the processor or the microprocessor, is the computerâ€™s nerve centerâ€”it is the chip (or chips in a multiprocessor system) that governs all major operations and either directly performs or coordinates the complex symphony of calculations that allows a computer to perform its intended tasks. Surprisingly, the CPU is capable of performing only a limited set of computational and logical operations, despite the complexity of the tasks it allows the overall computer system to perform. It is the responsibility of the operating system and compilers or interpreters to translate high-level programming languages into simple instructions that a CPU understands. This limited range of functionality is intentionalâ€”it allows a CPU to perform computational and logical operations at blazing speeds.

##### Execution Types

As computer processing power increased, users demanded more advanced features to enable these systems to process information at greater rates and to manage multiple functions simultaneously:

- **Multitasking** In computing, multitasking means handling two or more tasks simultaneously. In the past, most systems did not truly multitask because they relied on the OS to simulate multitasking by carefully structuring the sequence of commands sent to the CPU for execution (see multiprogramming). A single-core multitasking system is able to juggle more than one task or process at any given time. However, with that single-core CPU, it is still only actually executing a single process at any given moment. This is similar to juggling three balls, where your hands are usually only touching one ball at any given instant but the coordination of movements keeps all three balls moving.
- **Multicore** Today, most CPUs are multicore. This means that the CPU is now a chip containing two, four, eight, dozens, or more independent execution cores that can operate simultaneously and/or independently. There are even some specialty chips with over 10,000 cores.
- **Multiprocessing** In a multiprocessing environment, a multiprocessor system harnesses the power of more than one processor to complete the execution of a multithreaded application.
- **Multiprogramming** Multiprogramming is similar to multitasking. It involves the pseudo-simultaneous execution of two tasks on a single processor coordinated by the OS as a way to increase operational efficiency. For the most part, multiprogramming is a way to batch or serialize multiple processes so that when one process stops to wait on a peripheral, its state is saved and the next process in line begins to process. The first program does not return to processing until all other processes in the batch have had their chance to execute and they in turn stop for a peripheral. For any single program, this methodology causes significant delays in completing a task. However, across all processes in the batch, the total time to complete all tasks is reduced.
- **Multithreading** Multithreading permits multiple concurrent tasks to be performed within a single process. Unlike multitasking, where multiple tasks consist of multiple processes, multithreading permits multiple tasks to operate within a single process. A thread is a self-contained sequence of instructions that can execute in parallel with other threads that are part of the same parent process. Multithreading is often used in applications where frequent context switching between multiple active processes causes excessive overhead and reduces efficiency; switching between threads incurs far less overhead and is therefore more efficient.

Some multiprocessor systems may assign or dedicate a process or execution threat to a specific CPU (or core). This is called **affinity**.

#### Protection Mechanisms

When a computer is running, it operates a runtime environment that represents the combination of the OS and whatever applications may be active. Within that runtime environment, itâ€™s necessary to integrate security controls to protect the integrity of the OS itself, to manage which users are allowed to access specific data items, to authorize or deny operations requested against such data, and so forth. The ways in which running computers implement and handle security at runtime may be broadly described as a collection of protection mechanisms, such as such as protection rings and operational states.

##### PROTECTION RINGS

- **Ring 0: OS Kernel/Memory (Resident Components)**  - 0 has the highest level of privilege and can basically access any resource, file, or memory location. The part of an OS that always remains resident in memory (so that it can run on demand at any time) is called the kernel. It occupies ring 0 and can preempt code running at any other ring.
- **Ring 1: Other OS Components** - The remaining parts of the OSâ€”those that come and go as various tasks are requested, operations performed, processes switched, and so forthâ€”occupy ring 1.
- **Ring 2: Drivers, Protocols, etc.** - Ring 2 is also somewhat privileged in that itâ€™s where I/O drivers and system utilities reside; these are able to access peripheral devices, special files, and so forth that applications and other programs cannot themselves access directly.
- **Ring 3: User-Level Programs and Applications** - Those applications and programs occupy the outermost ring, ring 3.

The essence of the ring model lies in priority, privilege, and memory segmentation. Any process that wants to execute must get in line (a pending process queue). 

- Rings 0â€“2 run in **supervisory or privileged mode.** 

- Ring 3 runs in **user mode.**

**The process associated with the lowest ring number always runs before processes associated with highernumbered rings.** Processes in lower-numbered rings can access more resources and interact with the OS more directly than those in higher-numbered rings. 

Those processes that run in higher-numbered rings must generally ask a handler or a driver in a lower-numbered ring for services they need (aka **system call**); this is sometimes called a **mediated-access model.** 

In practice, many modern OSs use only two rings or divisions: one for system-level access (rings 0 through 2), often called **kernel mode** or **privileged mode**, and one for user-level programs and applications (ring 3), often called **user mode**.

From a security standpoint, the ring model enables an OS to protect and insulate itself from users and applications. It also permits the enforcement of strict boundaries between highly privileged OS components (such as the kernel) and less privileged parts of the OS (such as other parts of the OS, plus drivers and utilities).

The ring that a process occupies determines its access level to system resources. Processes may access objects directly only if they reside within their own ring or within some outside ring. Before any such request can be honored, however, the called ring must check to make sure that the calling process has the right credentials and authorization to access the data and to perform the operation(s) involved in satisfying the request.

##### PROCESS STATES

![image-20250611001428396](/Users/leiwang/Library/Application Support/typora-user-images/image-20250611001428396.png)

#### Operating Modes

Modern processors and OSs are designed to support multiuser environments in which individual users might not be granted access to all components of a system or all the information stored on it. For that reason, the processor itself supports two modes of operation:

##### **User Mode** ï¼ˆç”¨æˆ·æ¨¡å¼ï¼‰

- **è°è¿è¡Œåœ¨è¿™é‡Œï¼Ÿ**
  ç”¨æˆ·åº”ç”¨ç¨‹åºï¼ˆå¦‚ Wordã€Chromeã€ä½ è‡ªå·±å†™çš„ Python è„šæœ¬ï¼‰
  âœ å³ä½¿æ˜¯ç³»ç»Ÿç®¡ç†å‘˜è¿è¡Œçš„å·¥å…·ï¼Œæœ¬èº«ä¹Ÿè¿è¡Œåœ¨ User Modeã€‚
- **èƒ½å¹²ä»€ä¹ˆï¼Ÿ**
  - åªèƒ½è®¿é—®**å—é™çš„æŒ‡ä»¤é›†**
  - æ— æ³•ç›´æ¥è®¿é—®ç¡¬ä»¶ï¼ˆæ¯”å¦‚ç£ç›˜ã€å†…å­˜ç®¡ç†å•å…ƒã€I/O è®¾å¤‡ï¼‰
  - å¦‚æœç¨‹åºå°è¯•è®¿é—®å—ä¿æŠ¤çš„èµ„æºï¼Œä¼šå¼•å‘å¼‚å¸¸ï¼ˆå¦‚ Segmentation Faultï¼‰
- **ä¸ºä»€ä¹ˆå­˜åœ¨è¿™ä¸ªæ¨¡å¼ï¼Ÿ**
  - é˜²æ­¢ç¨‹åº**æ¶æ„æˆ–æ— æ„ç ´å**ç³»ç»Ÿèµ„æº
  - é™åˆ¶æƒé™èŒƒå›´ï¼Œæé«˜ç³»ç»Ÿçš„å®‰å…¨æ€§å’Œç¨³å®šæ€§

User mode is the basic mode used by the CPU when executing user applications. In this mode, the CPU allows the execution of only a portion of its full instruction set. This is designed to protect users from accidentally damaging the system through the execution of poorly designed code or the unintentional misuse of that code. It also protects the system and its data from a malicious user and malicious code.

##### **Privileged Mode** ï¼ˆç‰¹æƒæ¨¡å¼ï¼Œä¹Ÿå« Kernel Mode æˆ– Supervisor Modeï¼‰

- **è°è¿è¡Œåœ¨è¿™é‡Œï¼Ÿ**
  æ“ä½œç³»ç»Ÿæ ¸å¿ƒï¼ˆKernelï¼‰åŠå…¶å…³é”®æœåŠ¡
  âœ åŒ…æ‹¬é©±åŠ¨ç¨‹åºã€æ–‡ä»¶ç³»ç»Ÿç®¡ç†ã€è¿›ç¨‹è°ƒåº¦ã€å†…å­˜åˆ†é…ã€ç½‘ç»œå †æ ˆç­‰
- **èƒ½å¹²ä»€ä¹ˆï¼Ÿ**
  - æ‰§è¡Œ CPU æ‰€æœ‰æŒ‡ä»¤ï¼ˆåŒ…æ‹¬ç‰¹æƒæŒ‡ä»¤ï¼‰
  - ç›´æ¥è®¿é—®å†…å­˜ã€I/Oã€ç¡¬ä»¶ä¸­æ–­æ§åˆ¶å™¨ç­‰
  - æ§åˆ¶æ‰€æœ‰èµ„æºåˆ†é…ã€æƒé™æ ¡éªŒ
- **ä¸ºä»€ä¹ˆé‡è¦ï¼Ÿ**
  - ç¡®ä¿æ“ä½œç³»ç»Ÿèƒ½å¤Ÿå¯¹ç³»ç»Ÿè¿›è¡Œ**å®Œæ•´çš„æ§åˆ¶**
  - ä¿æŒèµ„æº**ç»Ÿä¸€ç®¡ç†å’Œéš”ç¦»**

CPUs also support privileged mode, which is designed to give the OS access to the full range of instructions supported by the CPU. Also known as supervisory, system, or kernel mode. Only processes that are components of the OS itself are allowed to execute in this mode, for both security and system integrity purposes.

| ç±»åˆ«     | User Modeï¼ˆç”¨æˆ·åŒºï¼‰ | Privileged Modeï¼ˆç®¡åˆ¶åŒºï¼‰            |
| -------- | ------------------- | ------------------------------------ |
| ç±»æ¯”     | æœºåœºå…¬å…±å€™æœºå…      | é£æœºé©¾é©¶èˆ± & æ§åˆ¶å¡”                  |
| è°èƒ½è¿›å…¥ | æ‰€æœ‰ä¹˜å®¢ï¼ˆç¨‹åºï¼‰    | åªæœ‰é£è¡Œå‘˜å’Œç®¡æ§äººå‘˜ï¼ˆæ“ä½œç³»ç»Ÿæ ¸å¿ƒï¼‰ |
| æƒé™     | çœ‹ä¿¡æ¯ã€ç­‰å¾…ã€ä¼‘æ¯  | æ“ä½œé£æœºã€è°ƒåº¦èˆªç­                   |
| å®‰å…¨æ§åˆ¶ | ä¸¥æ ¼é™åˆ¶è¡Œä¸º        | æ‹¥æœ‰å…¨é¢æ§åˆ¶æƒé™                     |

**Note:** Donâ€™t confuse processor modes with any type of user access permissions. The fact that the high-level processor mode is sometimes called privileged or supervisory mode has no relationship to the role of a user. All user applications, including those of system administrators, run in user mode. When system administrators use system tools to make configuration changes to the system, those tools also run in user mode. When a user application needs to perform a privileged action, it passes that request to the OS using a system call, which evaluates it and either rejects the request or approves it and executes it using a privileged mode process outside the userâ€™s control.

##### å…³é”®æœºåˆ¶ï¼š**ç³»ç»Ÿè°ƒç”¨ï¼ˆSystem Callï¼‰**

ç”¨æˆ·ç¨‹åº**ä¸èƒ½ç›´æ¥åˆ‡æ¢**åˆ°ç‰¹æƒæ¨¡å¼ã€‚å¿…é¡»é€šè¿‡**ç³»ç»Ÿè°ƒç”¨æ¥å£ï¼ˆå¦‚ Linux çš„ `syscall`ï¼‰**å‘æ“ä½œç³»ç»Ÿæå‡ºè¯·æ±‚ï¼š

1. ç”¨æˆ·ç¨‹åºè¿è¡Œæ—¶è¯·æ±‚ï¼ˆå¦‚è¯»å–ç£ç›˜æ–‡ä»¶ï¼‰
2. é€šè¿‡â€œç³»ç»Ÿè°ƒç”¨â€è¯·æ±‚æ“ä½œç³»ç»Ÿæ‰§è¡Œ
3. æ“ä½œç³»ç»Ÿå†…æ ¸æ£€æŸ¥è¯·æ±‚åˆæ³•æ€§
4. å¦‚æœå…è®¸ï¼Œæ“ä½œç³»ç»Ÿåœ¨ç‰¹æƒæ¨¡å¼ä¸‹æ‰§è¡Œ
5. è¿”å›ç»“æœï¼Œæ¢å¤ç”¨æˆ·æ¨¡å¼ç»§ç»­è¿è¡Œ

è¿™å°±åƒï¼š

> ä¹˜å®¢ä¸èƒ½è‡ªå·±å»é©¾é©¶èˆ±å¼€é£æœºï¼Œåªèƒ½æŒ‰æœåŠ¡é“ƒè¯·æ±‚ä¹˜åŠ¡å‘˜å»è½¬è¾¾è¯·æ±‚ï¼Œç”±ä¸“ä¸šäººå‘˜å†³å®šæ˜¯å¦æ»¡è¶³ã€‚

**â€œç®¡ç†å‘˜ä¸å°±æ˜¯æœ‰æœ€é«˜æƒé™äº†å—ï¼Ÿæ˜¯ä¸æ˜¯ä¹Ÿèƒ½è¿è¡Œåœ¨ Privileged Modeï¼Ÿâ€**
âŒ **é”™ã€‚ç®¡ç†å‘˜æ˜¯é«˜æƒé™ç”¨æˆ·**ï¼Œä½†è¿è¡Œçš„ç¨‹åºä»åœ¨ **User Mode**ã€‚åªæœ‰æ“ä½œç³»ç»Ÿæ ¸å¿ƒçš„ä»£ç æ‰èƒ½è¿è¡Œåœ¨ **Privileged Mode**ã€‚

##### CISSPè€ƒç‚¹æ€»ç»“

| è€ƒç‚¹         | å†…å®¹                                                         |
| :----------- | ------------------------------------------------------------ |
| **ä¿æŠ¤æœºåˆ¶** | ç”¨æˆ·æ¨¡å¼é™åˆ¶æƒé™ï¼Œé¿å…ç³»ç»Ÿè¢«ç ´å                             |
| **å®‰å…¨è¾¹ç•Œ** | å†…æ ¸ä¸ç”¨æˆ·ä¹‹é—´çš„æ¨¡å¼åˆ‡æ¢æ˜¯å…³é”®å®‰å…¨è¾¹ç•Œ                       |
| **åŸåˆ™ä½“ç°** | æœ€å°æƒé™åŸåˆ™ã€å¼ºåˆ¶è®¿é—®æ§åˆ¶                                   |
| **è€ƒè¯•é™·é˜±** | ä¸è¦æ··æ·†â€œç”¨æˆ·æƒé™â€å’Œâ€œå¤„ç†å™¨æ¨¡å¼â€ï¼ç³»ç»Ÿç®¡ç†å‘˜ä¹Ÿè¿è¡Œåœ¨ç”¨æˆ·æ¨¡å¼ä¸‹ |

#### Memory

The second major hardware component of a system is memory, the storage bank for information that the computer needs to keep readily available. There are many different kinds of memory, each suitable for different purposes, and weâ€™ll take a look at each in the sections that follow.

##### Read-Only Memory

**Read-only memory (ROM)** works like the name impliesâ€”itâ€™s memory the system can read but canâ€™t change (no writing allowed). The contents of a standard ROM chip are burned in at the factory, and the end user simply cannot alter it. ROM chips often contain â€œbootstrapâ€ information that computers use to start up prior to loading an OS from disk. This includes the **power-on self-test (POST)** series of diagnostics that run each time you boot a PC.

ROMâ€™s primary advantage is that it canâ€™t be modified. This attribute makes ROM extremely desirable for orchestrating a computerâ€™s innermost workings.

There is a type of ROM that may be altered to some extent. It is known as programmable read-only memory (PROM), and its several subtypes:

- **Programmable Read-Only Memory (PROM)** A basic programmable read-only memory (PROM) chip is similar to a ROM chip in functionality, but with one exception. During the manufacturing process, a PROM chipâ€™s contents arenâ€™t â€œburned inâ€ at the factory as with standard ROM chips. Instead, a PROM incorporates special functionality that allows an end user to burn in the chipâ€™s contents later. Once data is written to a PROM chip, no further changes are possible.
- **Erasable Programmable Read-Only Memory (EPROM)** Combine the relatively high cost of PROM chips and software developersâ€™ inevitable desires to tinker with their code once itâ€™s written and you have the rationale that led to the development of erasable PROM (EPROM). There are two main subcategories of EPROM: UVEPROM and EEPROM (see the next item). Ultraviolet EPROMs (UVEPROMs) can be erased with a light. These chips have a small window that, when illuminated with a special ultraviolet light, causes the contents of the chip to be erased. After this process is complete, end users can burn new information into the UVEPROM as if it had never been programmed before.
- **Electronically Erasable Programmable Read-Only Memory (EEPROM)** A more flexible, friendly alternative to UVEPROM is electronically erasable PROM (EEPROM), which uses electric voltages delivered to the pins of the chip to force erasure.
- **Flash Memory** Flash memory is a derivative concept from EEPROM. It is a nonvolatile form of storage media that can be electronically erased and rewritten. The primary difference between EEPROM and flash memory is that EEPROM must be fully erased to be rewritten, whereas flash memory can be erased and written in blocks or pages. The most common type of flash memory is NAND flash. It is widely used in memory cards, thumb drives, mobile devices, and SSDs (solid-state drives).

##### Random Access Memory

Random access memory (RAM) is readable and writable memory that contains information a computer uses during processing. RAM retains its contents only when power is continuously supplied to it. Unlike with ROM, when a computer is powered off, all data stored in RAM disappears. For this reason, RAM is useful only for temporary storage. Critical data should never be stored solely in RAM; a backup copy should always be kept on another storage device to prevent its disappearance in the event of a sudden loss of electrical power. The following are types of RAM:

- **Real Memory** Real memory (also known as main memory or primary memory) is typically the largest RAM storage resource available to a computer. It is normally composed of a number of dynamic RAM chips and, therefore, must be refreshed by the CPU on a periodic basis (see the sidebar â€œDynamic vs. Static RAMâ€ for more information on this subject).
- **Cache RAM** Computer systems contain a number of caches that improve performance by taking data from slower devices and temporarily storing it in faster devices when repeated use is likely; this is cache RAM. The processor normally contains an onboard cache of extremely fast memory used to hold data on which it will operate. This can be referred to as L1, L2, L3, and even L4 cache (with the L being short for level). Many modern CPUs include up to three levels of on-chip cache, with some caches (usually L1 and/or L2) dedicated to a single processor core, whereas L3 may be a shared cache between cores. Some CPUs can involve L4 cache, which may be located on the mainboard/ motherboard or on the GPU (graphics processing unit). Likewise, real memory often contains a cache of information pulled or read from a storage device.

Many peripherals also include onboard caches to reduce the storage burden they place on the CPU and OS. Many storage devices, such as hard disk drives (HDDs), solid-state drives (SSDs), and some thumb drives, contain caches to assist with improving read and write speed. However, these caches must be flushed to the permanent or secondary storage area before disconnection or power loss in order to avoid data loss of cache resident data.

##### Registers (å¯„å­˜å™¨)

The CPU also includes a limited amount of onboard memory, known as registers, that provide it with directly accessible memory locations that the brain of the CPU, the arithmeticlogical unit (ALU), uses when performing calculations or processing instructions. The size and number of registers varies, but typical CPUs have 8 to 32 registers and are often either 32 or 64 bits in size. In fact, any data that the ALU is to manipulate must be loaded into a register unless it is directly supplied as part of the instruction. The main advantage of this type of memory is that it is part of the ALU itself and, therefore, operates in lockstep with the CPU at typical CPU speeds.

##### Memory Addressing

When using memory resources, the processor must have some means of referring to various locations in memory. The solution to this problem is known as memory addressing, and there are several different addressing schemes used in various circumstances. The following are five of the most common addressing schemes:

- **Register Addressing** As you learned in the previous section, registers are small memory locations directly in the CPU. When the CPU needs information from one of its registers to complete an operation, it uses a register address (for example, â€œregister 1â€) to access its contents.
- **Immediate Addressing** Immediate addressing is not a memory addressing scheme per se but rather a way of referring to data that is supplied to the CPU as part of an instruction. For example, the CPU might process the command â€œAdd 2 to the value in register 1.â€ This command uses two addressing schemes. The first is immediate addressingâ€”the CPU is being told to add the value 2 and does not need to retrieve that value from a memory locationâ€”itâ€™s supplied as part of the command. The second is register addressing; itâ€™s instructed to retrieve the value from register 1.
- **Direct Addressing** In direct addressing, the CPU is provided with an actual address of the memory location to access. The address must be located on the same memory page as the instruction being executed. Direct addressing is more flexible than immediate addressing since the contents of the memory location can be changed more readily than reprogramming the immediate addressingâ€™s hard-coded data.
- **Indirect Addressing** Indirect addressing uses a scheme similar to direct addressing. However, the memory address supplied to the CPU as part of the instruction doesnâ€™t contain the actual value that the CPU is to use as an operand. Instead, the memory address contains another memory address. The CPU reads the indirect address to learn the address where the desired data resides and then retrieves the actual operand from that address.
- **Base+Offset Addressing** Base+offset addressing uses a value stored in one of the CPUâ€™s registers or pointers as the base location from which to begin counting. The CPU then adds the offset supplied with the instruction to that base address and retrieves the operand from that computed memory location.

##### Secondary Memory

**Secondary memory** is a term commonly used to refer to magnetic, optical, or flash-based media or other storage devices that contain data not immediately available to the CPU. For the CPU to access data in secondary memory, the data must first be read by the OS and stored in real memory.

**Virtual memory** is a special type of secondary memory that is used to expand the addressable space of real memory. The most common type of virtual memory is the pagefile or swapfile that most OSs manage as part of their memory management functions. This specially formatted file contains data previously stored in real memory but not recently used. When the OS needs to access addresses stored in the pagefile, it checks to see whether the page is memory-resident (in which case it can access it immediately) or whether it has been swapped to disk, in which case it reads the data from disk back into real memory (this process is called paging).

Virtual memoryâ€™s primary drawback is that the paging operations that occur when data is exchanged between primary and secondary memory are relatively slow. The need for virtual memory is reduced with larger banks of actual physical RAM, and the performance hit of virtual memory can be reduced by using a flashcard or an SSD to host the virtual memory paging file.

| ç±»å‹                  | æ˜¯å¦å¯å†™   | æŒ¥å‘æ€§       | ç”¨é€”                          | å¤‡æ³¨                    |
| --------------------- | ---------- | ------------ | ----------------------------- | ----------------------- |
| **ROM**               | âŒ ä¸å¯å†™   | âŒ éæ˜“å¤±æ€§   | å­˜æ”¾å›ºåŒ–å¯åŠ¨ä¿¡æ¯ï¼Œå¦‚ BIOS     | å‡ºå‚çƒ§å½•ï¼Œæ— æ³•æ›´æ”¹      |
| **PROM**              | âœ… ä¸€æ¬¡å†™å…¥ | âŒ            | ç”¨æˆ·å¯å†™ä¸€æ¬¡                  | å¼€å‘ä¸­å¸¸ç”¨              |
| **EPROM**             | âœ… å¯æ“¦å†™   | âŒ            | å¯ç”¨ UV å…‰æ“¦é™¤                | æœ‰é€æ˜çª—å£              |
| **EEPROM**            | âœ… å¯ç”µæ“¦å†™ | âŒ            | ç”¨ç”µä¿¡å·æ“¦é™¤å†é‡å†™            | æ›´çµæ´»ï¼Œé—ªå­˜å‰èº«        |
| **Flash**             | âœ… åˆ†å—æ“¦å†™ | âŒ            | å¸¸è§äº SSDã€Uç›˜ã€ç§»åŠ¨è®¾å¤‡     | EEPROM çš„é«˜çº§æ¼”åŒ–       |
| **RAM**               | âœ… å¯å†™     | âœ… æ˜“å¤±æ€§     | ç¨‹åºè¿è¡Œæ—¶ä¸»å­˜                | æ— ç”µå³å¤±ï¼Œéœ€æŒç»­ä¾›ç”µ    |
| **Registers**         | âœ… å¯å†™     | âœ… æå¿«é€Ÿæ˜“å¤± | CPUè¿ç®—ä¸­ä¸´æ—¶æ“ä½œæ•°å­˜å‚¨       | æœ€é è¿‘ ALUï¼Œæ•°é‡æå°‘    |
| **Cache RAM (L1~L4)** | âœ… å¯å†™     | âœ…            | åŠ é€Ÿå†…å­˜/ç£ç›˜ç­‰æ•°æ®è®¿é—®       | è¶Šé è¿‘CPUè¶Šå¿«ã€è¶Šå°     |
| **Secondary Memory**  | âœ… å¯å†™     | âŒ            | æŒä¹…æ•°æ®å­˜å‚¨ï¼Œå¦‚ç¡¬ç›˜          | CPUéœ€é€šè¿‡OSé—´æ¥è®¿é—®     |
| **Virtual Memory**    | âœ… å¯å†™     | âŒ            | ä¸´æ—¶è¡¥å……ä¸»å†…å­˜ç©ºé—´ï¼ˆå¦‚ swapï¼‰ | æ…¢ã€ä½†å¯ä»¥æ‰©å±• RAM åŠŸèƒ½ |

##### Memory Addressingï¼ˆå†…å­˜å¯»å€æ–¹å¼ï¼‰

ç†è§£**5ç§ä¸»æµå†…å­˜å¯»å€æ–¹å¼**å¯¹å®‰å…¨å·¥ç¨‹å¸ˆç†è§£ç¨‹åºæ‰§è¡Œå’Œæ¼æ´åŸç†ï¼ˆå¦‚ç¼“å†²åŒºæº¢å‡ºï¼‰éå¸¸å…³é”®ï¼š

| æ¨¡å¼                     | ç®€ä»‹                     | ç¤ºä¾‹                                 | åº”ç”¨åœºæ™¯                       |
| ------------------------ | ------------------------ | ------------------------------------ | ------------------------------ |
| **Register Addressing**  | ä»å¯„å­˜å™¨è¯»å–æ“ä½œæ•°       | ADD R1, R2                           | æå¿«ï¼ŒCPU å†…éƒ¨æ•°æ®äº¤æ¢         |
| **Immediate Addressing** | ç›´æ¥æä¾›æ•°æ®             | ADD R1, #5                           | ç¼–è¯‘å™¨åµŒå…¥å¸¸é‡æ“ä½œæ•°           |
| **Direct Addressing**    | æŒ‡å®šå®é™…å†…å­˜åœ°å€         | LOAD A, 0x1000                       | æŒ‡ä»¤å¯è®¿é—®ç‰©ç†å†…å­˜             |
| **Indirect Addressing**  | æä¾›ä¸€ä¸ªâ€œæŒ‡å‘åœ°å€çš„åœ°å€â€ | MOV A, (0x2000) â†’ å» 0x2000 å¤„å–åœ°å€ | æŒ‡é’ˆå¼è®¿é—®ç»“æ„                 |
| **Base + Offset**        | åŸºå€+åç§»è®¡ç®—å®é™…åœ°å€    | MOV A, [R1 + 4]                      | è®¿é—®æ•°ç»„ã€ç»“æ„ä½“ç­‰å¤æ‚æ•°æ®ç»“æ„ |

ğŸ” **å®‰å…¨å¯ç¤º**ï¼š

- ä¸æ­£ç¡®ç®¡ç†æŒ‡é’ˆæˆ–åç§»å¾ˆå®¹æ˜“é€ æˆ**å†…å­˜æ³„æ¼æˆ–è¶Šç•Œè®¿é—®æ¼æ´**
- ç†Ÿæ‚‰å¯»å€æ¨¡å¼æœ‰åŠ©äºç†è§£æ±‡ç¼–åˆ†æä¸é€†å‘å·¥ç¨‹

##### Register, Cache, RAM, Secondary Memory çš„å±‚çº§å…³ç³»ï¼ˆé€Ÿåº¦ & ä½œç”¨ï¼‰

è¿™éƒ¨åˆ†å¯ä»¥ç”¨ä¸€ä¸ªé‡‘å­—å¡”å›¾è¡¨ç¤ºï¼Œè¶Šé¡¶ç«¯è¶Šå¿«è¶Šå°ï¼š

```
  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  â”‚ Registers  â”‚ â© æå°ã€è¶…å¿«ï¼ˆCPUå†…éƒ¨ï¼‰
  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
       â†“
  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  â”‚ Cache RAM  â”‚ â© å¿«é€Ÿä¸´æ—¶ç¼“å­˜ï¼ˆL1~L4ï¼‰
  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
       â†“
  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  â”‚ Real RAM   â”‚ â© ç¨‹åºè¿è¡Œæ—¶ä¸»å†…å­˜
  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
       â†“
  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  â”‚ Virtual Mem  â”‚ â© é¡µäº¤æ¢ï¼Œæ…¢
  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       â†“
  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  â”‚ Secondary Memâ”‚ â© æŒä¹…ç£ç›˜å­˜å‚¨ï¼Œå¦‚ SSD/HDD
  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

```

##### CISSP è€ƒè¯•é‡ç‚¹æç¤º

| è€ƒç‚¹ç±»åˆ«                 | å¯èƒ½é—®é¢˜æˆ–é™·é˜±                              |
| ------------------------ | ------------------------------------------- |
| **ROM ç±»å‹æ¯”è¾ƒ**         | å“ªç§å¯ä»¥ç´«å¤–çº¿æ“¦é™¤ï¼Ÿï¼ˆç­”ï¼šUVEPROMï¼‰         |
| **ç¼“å­˜åŸç†**             | å¤šçº§ç¼“å­˜ L1~L4 çš„ä½œç”¨åŠå±‚çº§ï¼Ÿ               |
| **è™šæ‹Ÿå†…å­˜**             | è¯´æ˜ pagefile/swapfile çš„å·¥ä½œæœºåˆ¶åŠæ€§èƒ½ç“¶é¢ˆ |
| **å¯„å­˜å™¨ä½œç”¨**           | ALU æ“ä½œæ•°å¿…é¡»æ¥è‡ªå“ªé‡Œï¼Ÿï¼ˆç­”ï¼šRegistersï¼‰   |
| **æ•°æ®æŒä¹…æ€§**           | å“ªäº›å†…å­˜ç±»å‹å±äºéæ˜“å¤±æ€§ï¼Ÿ                  |
| **é—´æ¥å¯»å€ vs åŸºå€åç§»** | å“ªç§æ›´å¸¸ç”¨äºæ•°ç»„è®¿é—®ï¼Ÿ                      |

#### Data Storage Devices

Data storage devices are used to store information that may be used by a computer any time after itâ€™s written.

##### Primary vs. Secondary

Primary memory, also known as primary storage, is the RAM that a computer uses to keep necessary information readily available to the CPU while the computer is running. Secondary memory (or secondary storage) includes all the familiar long-term storage devices that you use every day. Secondary storage consists of magnetic and optical media such as HDDs, SSDs, flash drives, magnetic tapes, CDs, DVDs, and flash memory cards.

##### Volatile vs. Nonvolatile

The volatility of a storage device is simply a measure of how likely it is to lose its data when power is turned off or cycled. Devices designed to retain their data (such as magnetic media, ROMs, and optical media) are classified as nonvolatile, whereas devices such as static or dynamic RAM modules, which lose their data when power is removed, are classified as volatile.

##### Random vs. Sequential

Storage devices may be accessed in one of two fashions. Random access storage devices allow an OS to read (and sometimes write) immediately from any point within the device by using some type of addressing system. Almost all primary storage devices are random access devices. You can use a memory address to access information stored at any point within a RAM chip without reading the data that is physically stored before it. Most secondary storage devices are also random access.

Sequential storage devices, on the other hand, do not provide this flexibility. They require that you read (or speed past) all the data physically stored prior to the desired location. A common example of a sequential storage device is a magnetic tape drive.

##### Memory Security Issues

Memory stores and processes your dataâ€”some of which may be extremely sensitive. Any memory devices that may retain sensitive data should be purged before they are allowed to leave your organization for any reason. This is especially true for secondary memory and ROM/PROM/EPROM/EEPROM devices designed to retain data even after the power is turned off.

However, memory data retention issues are not limited to secondary memory (i.e., storage devices). It is technically possible that the electrical components used in volatile primary memory could retain some of their charge for a limited period of time after power is turned off. A technically sophisticated individual could theoretically retrieve portions of the data stored on such devices.

There is a memory compromise, called the cold boot attack, that freezes memory chips to delay the decay of resident data when the system is turned off or the RAM is pulled out of the motherboard. See en.wikipedia.org/wiki/Cold_boot_attack. There are even attacks and tools that focus on memory image dumps or system crash dumps to extract encryption keys.

##### Storage Media Security

There are several concerns when it comes to the security of secondary storage devices:

1. Data may remain on secondary storage devices even after it has been erased. This condition is known as data remanence. Utilities are available that can retrieve files from a disk even after they have been deleted or reformatted. If you truly want to remove data from a secondary storage device, you must use a specialized utility designed to overwrite all traces of data on the device (commonly called sanitizing) or damage or destroy it beyond possible repair.
2. A traditional zeroization wipe is less effective for SSDs because bad blocks are likely not overwritten.
3. Secondary storage devices are also prone to theft. Economic loss is not the major factor (after all, how much does a backup tape or a hard drive cost?), but the loss of confidential information poses great risks. For this reason, it is important to use full-disk encryption to reduce the risk of an unauthorized entity gaining access to your data. Many HDDs, SSDs, and flash devices offer on-device native encryption.
4. Removable media pose a significant information disclosure risk, so securing them often requires encryption technologies.

#### Emanation Security

Many electrical devices emanate electrical signals or radiation that can be intercepted and may contain confidential, sensitive, or private data. Obvious examples of emanation devices are wireless networking equipment and mobile phones, but many other devices are vulnerable to emanation interception that you might not expect, including monitors, network cables, modems, and internal or external media drives (hard drives, USB thumb drives, CDs, and so on). With the right equipment, adversaries can intercept electromagnetic or radio frequency signals (collectively known as emanations) from these devices and interpret them to extract confidential data.

#### Input and Output Devices

##### Monitors

##### Printers

##### Keyboards/Mice

##### Modems

#### Firmware

## Client-Based Systems

### 1. Mobile Code

### 2. Local Caches

## Server-Based Systems

### 1. Large-Scale Parallel Data Systems

### 2. Grid Computing

### 3. Peer to Peer

## Industrial Control Systems

## Distributed Systems

## High-Performance Computing (HPC) Systems

## Internet of Things

## Edge and Fog Computing

## Embedded Devices and Cyber-Physical Systems

