<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <link rel="stylesheet" href="style.css">
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.2.3/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-rbsA2VBKQhggwzxH7pPCaAqO46MgnOM80zW1RWuH61DGLwZJEdK2Kadq2F9CUG65" crossorigin="anonymous">
    <title>CV</title>
</head>
<body>
    <div class="container cv_container">
        <h1>CV</h1>
        
        <div>
            <span id="name">Arthur Serazetdinov</span>
            <img src="img/my_photo.jpg" alt="my_photo" class="my_image">
        </div>
        <hr>

        <div class="contact_line">
            <span>Phone: NA</span>
            <span>arthurserazetdinov@gmail.com</span>
            <span>
                Position:
                Software developer
            </span>
        </div>
        <hr>

            
        <!-- Professional experience -->
        <h3>Professional experience</h3>
        <table class="table experience_table">
            <tbody>
                <tr class="table-primary">
                    <td class="dates">
                        2018.10 – 2022.11.01
                    </td>
                    <td class="position">
                        ASICLab
                    </td>
                    <td class="location">
                        Moscow
                    </td>
                </tr>
            
                <tr class="job_desciption">
                    <td colspan="3">
                        <ul>
                                Designed two projects for FPGA on C (freeRTOS) and Verilog (FPGA fabric) for high-speed parallel
                                IC-data readout
                                Conducted ADC characterization in Matlab and designed IIR-filter with noise-shaping, which allowed to
                                increase the ADC precision by 2 bits
                                Conducted testing and characterization for a number of integrated circuits, which were designed in the
                                Lab. Testing employed FPGA, PC, oscilloscopes and other equipment
                            
                                Designed at least 10 analog integrated circuit blocks according to required technical specifications
                                (operational amplifiers, comparators, LVDS, ADC, SLVS, CML). Designed a full amplification channel
                                for one of the projects of the laboratory
                    </td>
                </tr>

                <tr class="table-primary">
                    <td class="dates">
                        2018.07 – 2018.08
                    </td>
                    <td class="position">
                        Prosoft-Systems (Biometrics)
                        <div>
                            Schematics and Printed Circuit Board Design Intern
                        </div>
                    </td>
                    <td class="location">
                        Yekaterinburg
                    </td>
                </tr>

                <tr class="job_desciption">
                    <td colspan="3">
                        Designed capacitive keyboard in Altium Designer
                    </td>
                </tr>
            </tbody>
        </table>

        <!-- Education -->
        <h3>Education</h3>
        <table class="table experience_table">
            <tbody>
                <tr>
                    <td class="dates">
                        2018.09 – 2020.07
                    </td>
                    <td class="position">
                        National Research Nuclear University MEPhI
                        <div>
                            MSc with Honours, Micro- and Nano- electronics
                        </div>
                    </td>
                    <td class="location">
                        Moscow
                    </td>
                </tr>
                <tr>
                    <td class="dates">
                        2016.09 – 2019.02
                    </td>
                    <td class="position">
                        Ural Federal University
                        <div>
                            Higher Degree Diploma, Technical and Business Interpreter (English)
                            Second higher education diploma
                        </div>
                    </td>
                    <td class="location">
                        Yekaterinburg
                    </td>
                </tr>
                <tr>
                    <td class="dates">
                        2014.09 - 2018.07
                    </td>
                    <td class="position">
                        Ural Federal University
                        <div>
                            BSc with Honours, Electronics and Automatics of Physical Installations
                        </div>
                    </td>
                    <td class="location">
                        Yekaterinburg
                    </td>
                </tr>
            </tbody>
        </table>

        <h3>Extras</h3>
        <table class="table experience_table">

        </table>
    </div>
</body>
</html>