<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>PWM</spirit:name>
  <spirit:version>2.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>main</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d658038a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>main</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fe034209</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>main</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bed76259</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>duty</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>pwm_pico.srcs/constrs_1/new/pines.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>pwm_pico.srcs/sources_1/new/main.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_fe034209</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>pwm_pico.srcs/sources_1/new/main.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>main_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/PWM_v2_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>pwm_2</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">main_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>pwm_2</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-04-10T15:52:56Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61daad7a_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726daa92_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef46aae_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5bf57b_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1880c8a2_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75687c1b_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637a1a11_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ae0212_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f94cead_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4666db44_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45319c06_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b23e64_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@296c98f8_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d51c7a2_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3d10ba_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e0a5bcf_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac2b1db_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56e2d109_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64cf0786_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7916b23a_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@326b3870_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239abeb2_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d3a9dbb_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c47c50e_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31182c7e_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d06f031_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3618329d_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77791ec0_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d0d2f93_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616d63c2_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f07025d_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278ed872_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66cfc0b_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@592603a_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c9b8dd_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63cdc99e_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60cb0ccf_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74a441ba_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24509031_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78019a25_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71826b56_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430363b2_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a7ae554_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5331bb0a_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f8d2a73_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f334f4_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aaa1f2_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd4726c_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5ab1ce_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da334e9_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b280d2_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8a964b_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/pwm_pico</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="50102c5c"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7cacc596"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="05d9c277"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="611a257c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
