// Seed: 1000395573
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_18;
endmodule
module module_1 #(
    parameter id_11 = 32'd71,
    parameter id_15 = 32'd80,
    parameter id_8  = 32'd43
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout logic [7:0] id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire _id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire _id_11;
  input wire id_10;
  input wire id_9;
  input wire _id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wor id_20, id_21;
  assign id_21 = 1;
  assign id_13 = id_19;
  module_0 modCall_1 (
      id_3,
      id_20,
      id_3,
      id_20,
      id_20,
      id_21,
      id_3,
      id_12,
      id_20,
      id_12,
      id_20,
      id_3,
      id_6,
      id_20,
      id_12,
      id_20,
      id_21
  );
  logic [!  id_15 : 1 'b0] id_22[id_11 : 1];
  assign id_19[-1'b0] = 1;
endmodule
