Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  7 10:03:38 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HDMI_VGA_wrapper_control_sets_placed.rpt
| Design       : HDMI_VGA_wrapper
| Device       : xc7z007s
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|      6 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              78 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              42 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                    Enable Signal                   |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-----------------------------------------+----------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  HDMI_VGA_i/clk_wiz_0/inst/clk_out1     |                                                    | HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC0             |                1 |              2 |
|  HDMI_VGA_i/clk_wiz_0/inst/clk_out1     |                                                    | HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC0             |                1 |              2 |
|  HDMI_VGA_i/clk_wiz_0/inst/clk_out1     | HDMI_VGA_i/color_logic_0/inst/r_BLUE[3]_i_1_n_0    | HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_1_n_0        |                1 |              4 |
|  HDMI_VGA_i/clk_wiz_0/inst/clk_out1     |                                                    |                                                       |                3 |              6 |
| ~HDMI_VGA_i/VGA_controller_0/inst/o_VDE |                                                    |                                                       |                3 |             16 |
|  HDMI_VGA_i/clk_wiz_0/inst/clk_out1     |                                                    | HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_1_n_0        |                5 |             16 |
|  HDMI_VGA_i/clk_wiz_0/inst/clk_out1     |                                                    | HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_1_n_0    |                3 |             18 |
|  HDMI_VGA_i/clk_wiz_0/inst/clk_out1     | HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_2_n_0 | HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0    |                3 |             18 |
| ~HDMI_VGA_i/VGA_controller_0/inst/o_VDE | HDMI_VGA_i/color_logic_0/inst/r_SHIFT              | HDMI_VGA_i/color_logic_0/inst/r_SHIFT[9]_i_1_n_0      |                3 |             20 |
|  HDMI_VGA_i/clk_wiz_0/inst/clk_out1     |                                                    | HDMI_VGA_i/VGA_controller_0/inst/p_0_in               |                7 |             20 |
|  HDMI_VGA_i/clk_wiz_0/inst/clk_out1     |                                                    | HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_1_n_0 |                4 |             20 |
+-----------------------------------------+----------------------------------------------------+-------------------------------------------------------+------------------+----------------+


