{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751224579740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751224579749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 00:46:19 2025 " "Processing started: Mon Jun 30 00:46:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751224579749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224579749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv32i_processor -c riscv32i_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv32i_processor -c riscv32i_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224579749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751224580690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751224580691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decode/alu_decoder_cu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/decode/alu_decoder_cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "src/decode/alu_decoder_cu.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/decode/alu_decoder_cu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751224594650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224594650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/execute/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/execute/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "src/execute/reg_file.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/execute/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751224594660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224594660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fetch/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fetch/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "src/fetch/fetch.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/fetch/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751224594668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224594668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/tb_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fetch " "Found entity 1: tb_fetch" {  } { { "tb/tb_fetch.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/tb/tb_fetch.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751224594675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224594675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fetch/instr_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fetch/instr_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "src/fetch/instr_mem.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/fetch/instr_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751224594683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224594683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_instr_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/tb_instr_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_instr_mem " "Found entity 1: tb_instr_mem" {  } { { "tb/tb_instr_mem.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/tb/tb_instr_mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751224594690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224594690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decode/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/decode/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "src/decode/decode.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/decode/decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751224594698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224594698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decode/main_decoder_cu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/decode/main_decoder_cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "src/decode/main_decoder_cu.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/decode/main_decoder_cu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751224594705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224594705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/execute/imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/execute/imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "src/execute/imm_gen.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/execute/imm_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751224594713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224594713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/tb_imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_imm_gen " "Found entity 1: tb_imm_gen" {  } { { "tb/tb_imm_gen.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/tb/tb_imm_gen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751224594720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224594720 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/mem/reg_file.sv " "Can't analyze file -- file src/mem/reg_file.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751224594728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/tb_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_reg_file " "Found entity 1: tb_reg_file" {  } { { "tb/tb_reg_file.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/tb/tb_reg_file.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751224594736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224594736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/execute/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/execute/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/execute/alu.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/execute/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751224594743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224594743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/tb_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alu " "Found entity 1: tb_alu" {  } { { "tb/tb_alu.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/tb/tb_alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751224594752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224594752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/execute/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/execute/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "src/execute/execute.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/execute/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751224594759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224594759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/tb_execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_execute " "Found entity 1: tb_execute" {  } { { "tb/tb_execute.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/tb/tb_execute.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751224594767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224594767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mem/data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mem/data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "src/mem/data_mem.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/mem/data_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751224594775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224594775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/tb_data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_data_mem " "Found entity 1: tb_data_mem" {  } { { "tb/tb_data_mem.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/tb/tb_data_mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751224594783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224594783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wb/wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/wb/wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb " "Found entity 1: wb" {  } { { "src/wb/wb.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/wb/wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751224594791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224594791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/tb_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_wb " "Found entity 1: tb_wb" {  } { { "tb/tb_wb.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/tb/tb_wb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751224594799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224594799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top/riscv_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top/riscv_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_top " "Found entity 1: riscv_top" {  } { { "src/top/riscv_top.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751224594807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224594807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_riscv_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/tb_riscv_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_riscv_top " "Found entity 1: tb_riscv_top" {  } { { "tb/tb_riscv_top.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/tb/tb_riscv_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751224594815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224594815 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "funct7_5 riscv_top.sv(35) " "Verilog HDL Implicit Net warning at riscv_top.sv(35): created implicit net for \"funct7_5\"" {  } { { "src/top/riscv_top.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751224594816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_top " "Elaborating entity \"riscv_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751224594910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:imem " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:imem\"" {  } { { "src/top/riscv_top.sv" "imem" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751224594928 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3 0 3 instr_mem.sv(12) " "Verilog HDL warning at instr_mem.sv(12): number of words (3) in memory file does not match the number of elements in the address range \[0:3\]" {  } { { "src/fetch/instr_mem.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/fetch/instr_mem.sv" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1751224594932 "|riscv_top|instr_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instr_mem.sv(8) " "Net \"mem.data_a\" at instr_mem.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "src/fetch/instr_mem.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/fetch/instr_mem.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751224594934 "|riscv_top|instr_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instr_mem.sv(8) " "Net \"mem.waddr_a\" at instr_mem.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "src/fetch/instr_mem.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/fetch/instr_mem.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751224594934 "|riscv_top|instr_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instr_mem.sv(8) " "Net \"mem.we_a\" at instr_mem.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "src/fetch/instr_mem.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/fetch/instr_mem.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751224594935 "|riscv_top|instr_mem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:instr_decoder " "Elaborating entity \"decode\" for hierarchy \"decode:instr_decoder\"" {  } { { "src/top/riscv_top.sv" "instr_decoder" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751224594960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder main_decoder:decoder " "Elaborating entity \"main_decoder\" for hierarchy \"main_decoder:decoder\"" {  } { { "src/top/riscv_top.sv" "decoder" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751224594963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder alu_decoder:inst_alu_decoder " "Elaborating entity \"alu_decoder\" for hierarchy \"alu_decoder:inst_alu_decoder\"" {  } { { "src/top/riscv_top.sv" "inst_alu_decoder" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751224594967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:rf\"" {  } { { "src/top/riscv_top.sv" "rf" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751224594970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:ig " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:ig\"" {  } { { "src/top/riscv_top.sv" "ig" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751224594985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"alu:alu_unit\"" {  } { { "src/top/riscv_top.sv" "alu_unit" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751224594990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:dmem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:dmem\"" {  } { { "src/top/riscv_top.sv" "dmem" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751224594995 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "12 0 255 data_mem.sv(43) " "Verilog HDL warning at data_mem.sv(43): number of words (12) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "src/mem/data_mem.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/mem/data_mem.sv" 43 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1751224595095 "|riscv_top|data_mem:dmem"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem data_mem.sv(42) " "Verilog HDL warning at data_mem.sv(42): initial value for variable mem should be constant" {  } { { "src/mem/data_mem.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/mem/data_mem.sv" 42 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1751224595095 "|riscv_top|data_mem:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb wb:writeback " "Elaborating entity \"wb\" for hierarchy \"wb:writeback\"" {  } { { "src/top/riscv_top.sv" "writeback" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751224596211 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_control\[3\] " "Net \"alu_control\[3\]\" is missing source, defaulting to GND" {  } { { "src/top/riscv_top.sv" "alu_control\[3\]" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1751224596542 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1751224596542 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "result_src\[1\] " "Net \"result_src\[1\]\" is missing source, defaulting to GND" {  } { { "src/top/riscv_top.sv" "result_src\[1\]" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1751224596542 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_control\[3\] " "Net \"alu_control\[3\]\" is missing source, defaulting to GND" {  } { { "src/top/riscv_top.sv" "alu_control\[3\]" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1751224596542 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1751224596542 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "result_src\[1\] " "Net \"result_src\[1\]\" is missing source, defaulting to GND" {  } { { "src/top/riscv_top.sv" "result_src\[1\]" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1751224596543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_control\[3\] " "Net \"alu_control\[3\]\" is missing source, defaulting to GND" {  } { { "src/top/riscv_top.sv" "alu_control\[3\]" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1751224596543 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1751224596543 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "result_src\[1\] " "Net \"result_src\[1\]\" is missing source, defaulting to GND" {  } { { "src/top/riscv_top.sv" "result_src\[1\]" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1751224596544 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_control\[3\] " "Net \"alu_control\[3\]\" is missing source, defaulting to GND" {  } { { "src/top/riscv_top.sv" "alu_control\[3\]" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1751224596544 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1751224596544 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1751224597196 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751224597498 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751224597498 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "src/top/riscv_top.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751224597556 "|riscv_top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "src/top/riscv_top.sv" "" { Text "C:/Users/satvi/Code/ENTC/Verilog/riscv32i_processor/src/top/riscv_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751224597556 "|riscv_top|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1751224597556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751224597556 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751224597556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751224597556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751224597581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 00:46:37 2025 " "Processing ended: Mon Jun 30 00:46:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751224597581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751224597581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751224597581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751224597581 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751296236619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751296236630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 20:40:36 2025 " "Processing started: Mon Jun 30 20:40:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751296236630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751296236630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp riscv32i_processor -c riscv32i_processor --netlist_type=sgate " "Command: quartus_npp riscv32i_processor -c riscv32i_processor --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751296236630 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1751296237854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751296238939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 20:40:38 2025 " "Processing ended: Mon Jun 30 20:40:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751296238939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751296238939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751296238939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751296238939 ""}
