library ieee;
use ieee.std_logic_1164.all;

library tad64;
use tad64.types.all;

entity testbench is
end testbench;


architecture implementation of testbench is	

	component tad64_keyboard is
		
		port(
			clkin	: in std_logic;
			key 	: in t_key;
			keycode : out std_logic_vector(10 downto 0);
			clkout	: out std_logic
		);
		
	end component;

	signal clkin	: std_logic := '0';
	signal key 	: t_key := c_key_zeros;
	signal keycode	: std_logic_vector(10 downto 0);
	signal clkout	: std_logic;

	signal modcode	: std_logic_vector(3 downto 0);
	signal stdcode	: std_logic_vector(6 downto 0);

begin

	cmp : tad64_keyboard
		port map (clkin, key, keycode, clkout);
	
	modcode	<= keycode(10 downto 7);
	stdcode <= keycode(6 downto 0);
	
	clkin	<= not clkin after 5 ns;
	
	process
	
	begin
		
		wait for 10 ns;

		key.lmod.ctrl <= '1';

		wait for 10 ns;
		
		key.rmod(2) <= '1'; --ctrl
		key.lmod(2) <= '0'; --ctrl
		
		wait for 10 ns;
		
		key.std(6) <= '1'; --a
		
		wait for 10 ns;
		
		key.std(29) <= '1'; --x
		key.lmod(0) <= '1'; --shift		

		wait for 10 ns;
		
		key.rmod(2) <= '0'; --ctrl
		key.std(6) <= '0'; --a
		
		wait for 10 ns;
		
		key.caps <= '1';

		wait for 10 ns;

		key.caps <= '0';
		
		wait;
		
	end process;

end implementation;