Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sclr_i' [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_3/project_3.srcs/sources_1/imports/sources_1/new/PU_1.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dsp_enable_i' [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_3/project_3.srcs/sources_1/imports/sources_1/new/PU_1.v:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
