architecture                     	circuit        	vpr_revision 	vpr_min_W_exit_status	vpr_crit_path_exit_status	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k4_N10_memSize16384_memData64.xml	ch_intrinsics.v	8c2a6d4-dirty	0                    	0                        	901                	1031                 	397                 	287                   	10          	10           	57     	99    	130        	1           	0       	2469                 	38            	6585             	27                                    	0.405485 	0.226187  	0.995082                 	0.070391            	49876      	5932        	27608      
k4_N10_memSize16384_memData64.xml	diffeq1.v      	8c2a6d4-dirty	0                    	0                        	1210               	1147                 	673                 	333                   	11          	11           	70     	162   	96         	0           	5       	4614                 	58            	11892            	30                                    	0.427457 	0.471504  	1.98331                  	0.096371            	52376      	4832        	28524      
