#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000014710660250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000147106e70e0_0 .net "PC", 31 0, v000001471069a3a0_0;  1 drivers
v00000147106e8080_0 .var "clk", 0 0;
v00000147106e6f00_0 .net "clkout", 0 0, L_00000147106e9a20;  1 drivers
v00000147106e74a0_0 .net "cycles_consumed", 31 0, v00000147106e79a0_0;  1 drivers
v00000147106e8300_0 .var "rst", 0 0;
S_0000014710660570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000014710660250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000014710675930 .param/l "RType" 0 4 2, C4<000000>;
P_0000014710675968 .param/l "add" 0 4 5, C4<100000>;
P_00000147106759a0 .param/l "addi" 0 4 8, C4<001000>;
P_00000147106759d8 .param/l "addu" 0 4 5, C4<100001>;
P_0000014710675a10 .param/l "and_" 0 4 5, C4<100100>;
P_0000014710675a48 .param/l "andi" 0 4 8, C4<001100>;
P_0000014710675a80 .param/l "beq" 0 4 10, C4<000100>;
P_0000014710675ab8 .param/l "bne" 0 4 10, C4<000101>;
P_0000014710675af0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000014710675b28 .param/l "j" 0 4 12, C4<000010>;
P_0000014710675b60 .param/l "jal" 0 4 12, C4<000011>;
P_0000014710675b98 .param/l "jr" 0 4 6, C4<001000>;
P_0000014710675bd0 .param/l "lw" 0 4 8, C4<100011>;
P_0000014710675c08 .param/l "nor_" 0 4 5, C4<100111>;
P_0000014710675c40 .param/l "or_" 0 4 5, C4<100101>;
P_0000014710675c78 .param/l "ori" 0 4 8, C4<001101>;
P_0000014710675cb0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000014710675ce8 .param/l "sll" 0 4 6, C4<000000>;
P_0000014710675d20 .param/l "slt" 0 4 5, C4<101010>;
P_0000014710675d58 .param/l "slti" 0 4 8, C4<101010>;
P_0000014710675d90 .param/l "srl" 0 4 6, C4<000010>;
P_0000014710675dc8 .param/l "sub" 0 4 5, C4<100010>;
P_0000014710675e00 .param/l "subu" 0 4 5, C4<100011>;
P_0000014710675e38 .param/l "sw" 0 4 8, C4<101011>;
P_0000014710675e70 .param/l "xor_" 0 4 5, C4<100110>;
P_0000014710675ea8 .param/l "xori" 0 4 8, C4<001110>;
L_00000147106e9940 .functor NOT 1, v00000147106e8300_0, C4<0>, C4<0>, C4<0>;
L_00000147106e98d0 .functor NOT 1, v00000147106e8300_0, C4<0>, C4<0>, C4<0>;
L_00000147106e9240 .functor NOT 1, v00000147106e8300_0, C4<0>, C4<0>, C4<0>;
L_00000147106e8c90 .functor NOT 1, v00000147106e8300_0, C4<0>, C4<0>, C4<0>;
L_00000147106e8d00 .functor NOT 1, v00000147106e8300_0, C4<0>, C4<0>, C4<0>;
L_00000147106e9b00 .functor NOT 1, v00000147106e8300_0, C4<0>, C4<0>, C4<0>;
L_00000147106e9160 .functor NOT 1, v00000147106e8300_0, C4<0>, C4<0>, C4<0>;
L_00000147106e9400 .functor NOT 1, v00000147106e8300_0, C4<0>, C4<0>, C4<0>;
L_00000147106e9a20 .functor OR 1, v00000147106e8080_0, v00000147106689a0_0, C4<0>, C4<0>;
L_00000147106e92b0 .functor OR 1, L_0000014710733290, L_00000147107321b0, C4<0>, C4<0>;
L_00000147106e8d70 .functor AND 1, L_0000014710732250, L_0000014710732070, C4<1>, C4<1>;
L_00000147106e8de0 .functor NOT 1, v00000147106e8300_0, C4<0>, C4<0>, C4<0>;
L_00000147106e9390 .functor OR 1, L_00000147107335b0, L_0000014710732570, C4<0>, C4<0>;
L_00000147106e8ec0 .functor OR 1, L_00000147106e9390, L_00000147107333d0, C4<0>, C4<0>;
L_00000147106e9630 .functor OR 1, L_0000014710731f30, L_0000014710745170, C4<0>, C4<0>;
L_00000147106e8e50 .functor AND 1, L_0000014710733470, L_00000147106e9630, C4<1>, C4<1>;
L_00000147106e9860 .functor OR 1, L_00000147107457b0, L_0000014710745a30, C4<0>, C4<0>;
L_00000147106e9320 .functor AND 1, L_0000014710745490, L_00000147106e9860, C4<1>, C4<1>;
L_00000147106e9780 .functor NOT 1, L_00000147106e9a20, C4<0>, C4<0>, C4<0>;
v000001471069a580_0 .net "ALUOp", 3 0, v0000014710668a40_0;  1 drivers
v000001471069a9e0_0 .net "ALUResult", 31 0, v000001471069b200_0;  1 drivers
v000001471069ae40_0 .net "ALUSrc", 0 0, v00000147106678c0_0;  1 drivers
v000001471069c310_0 .net "ALUin2", 31 0, L_0000014710744270;  1 drivers
v000001471069d990_0 .net "MemReadEn", 0 0, v0000014710667960_0;  1 drivers
v000001471069c6d0_0 .net "MemWriteEn", 0 0, v0000014710668040_0;  1 drivers
v000001471069cd10_0 .net "MemtoReg", 0 0, v0000014710669080_0;  1 drivers
v000001471069d350_0 .net "PC", 31 0, v000001471069a3a0_0;  alias, 1 drivers
v000001471069cbd0_0 .net "PCPlus1", 31 0, L_0000014710731cb0;  1 drivers
v000001471069db70_0 .net "PCsrc", 0 0, v000001471069ab20_0;  1 drivers
v000001471069cc70_0 .net "RegDst", 0 0, v0000014710667fa0_0;  1 drivers
v000001471069bff0_0 .net "RegWriteEn", 0 0, v0000014710667aa0_0;  1 drivers
v000001471069d710_0 .net "WriteRegister", 4 0, L_0000014710733330;  1 drivers
v000001471069cef0_0 .net *"_ivl_0", 0 0, L_00000147106e9940;  1 drivers
L_00000147106e9ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001471069c810_0 .net/2u *"_ivl_10", 4 0, L_00000147106e9ca0;  1 drivers
L_00000147106ea090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001471069cdb0_0 .net *"_ivl_101", 15 0, L_00000147106ea090;  1 drivers
v000001471069c3b0_0 .net *"_ivl_102", 31 0, L_0000014710732750;  1 drivers
L_00000147106ea0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001471069c770_0 .net *"_ivl_105", 25 0, L_00000147106ea0d8;  1 drivers
L_00000147106ea120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001471069c090_0 .net/2u *"_ivl_106", 31 0, L_00000147106ea120;  1 drivers
v000001471069c950_0 .net *"_ivl_108", 0 0, L_0000014710732250;  1 drivers
L_00000147106ea168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001471069c270_0 .net/2u *"_ivl_110", 5 0, L_00000147106ea168;  1 drivers
v000001471069cf90_0 .net *"_ivl_112", 0 0, L_0000014710732070;  1 drivers
v000001471069d170_0 .net *"_ivl_115", 0 0, L_00000147106e8d70;  1 drivers
v000001471069c130_0 .net *"_ivl_116", 47 0, L_0000014710732110;  1 drivers
L_00000147106ea1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001471069ce50_0 .net *"_ivl_119", 15 0, L_00000147106ea1b0;  1 drivers
L_00000147106e9ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001471069dcb0_0 .net/2u *"_ivl_12", 5 0, L_00000147106e9ce8;  1 drivers
v000001471069c590_0 .net *"_ivl_120", 47 0, L_0000014710732f70;  1 drivers
L_00000147106ea1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001471069d530_0 .net *"_ivl_123", 15 0, L_00000147106ea1f8;  1 drivers
v000001471069d670_0 .net *"_ivl_125", 0 0, L_0000014710731d50;  1 drivers
v000001471069c1d0_0 .net *"_ivl_126", 31 0, L_0000014710733ab0;  1 drivers
v000001471069c450_0 .net *"_ivl_128", 47 0, L_00000147107329d0;  1 drivers
v000001471069ca90_0 .net *"_ivl_130", 47 0, L_00000147107327f0;  1 drivers
v000001471069c8b0_0 .net *"_ivl_132", 47 0, L_0000014710732890;  1 drivers
v000001471069d210_0 .net *"_ivl_134", 47 0, L_0000014710733510;  1 drivers
v000001471069c9f0_0 .net *"_ivl_14", 0 0, L_00000147106e75e0;  1 drivers
v000001471069da30_0 .net *"_ivl_140", 0 0, L_00000147106e8de0;  1 drivers
L_00000147106ea288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001471069dad0_0 .net/2u *"_ivl_142", 31 0, L_00000147106ea288;  1 drivers
L_00000147106ea360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001471069d8f0_0 .net/2u *"_ivl_146", 5 0, L_00000147106ea360;  1 drivers
v000001471069d030_0 .net *"_ivl_148", 0 0, L_00000147107335b0;  1 drivers
L_00000147106ea3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001471069c4f0_0 .net/2u *"_ivl_150", 5 0, L_00000147106ea3a8;  1 drivers
v000001471069c630_0 .net *"_ivl_152", 0 0, L_0000014710732570;  1 drivers
v000001471069d0d0_0 .net *"_ivl_155", 0 0, L_00000147106e9390;  1 drivers
L_00000147106ea3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001471069d2b0_0 .net/2u *"_ivl_156", 5 0, L_00000147106ea3f0;  1 drivers
v000001471069cb30_0 .net *"_ivl_158", 0 0, L_00000147107333d0;  1 drivers
L_00000147106e9d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001471069d3f0_0 .net/2u *"_ivl_16", 4 0, L_00000147106e9d30;  1 drivers
v000001471069d490_0 .net *"_ivl_161", 0 0, L_00000147106e8ec0;  1 drivers
L_00000147106ea438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001471069d7b0_0 .net/2u *"_ivl_162", 15 0, L_00000147106ea438;  1 drivers
v000001471069d5d0_0 .net *"_ivl_164", 31 0, L_0000014710732cf0;  1 drivers
v000001471069d850_0 .net *"_ivl_167", 0 0, L_0000014710733790;  1 drivers
v000001471069dc10_0 .net *"_ivl_168", 15 0, L_0000014710731df0;  1 drivers
v000001471069dd50_0 .net *"_ivl_170", 31 0, L_0000014710732ed0;  1 drivers
v000001471069ddf0_0 .net *"_ivl_174", 31 0, L_0000014710732e30;  1 drivers
L_00000147106ea480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001471069de90_0 .net *"_ivl_177", 25 0, L_00000147106ea480;  1 drivers
L_00000147106ea4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000147106e5710_0 .net/2u *"_ivl_178", 31 0, L_00000147106ea4c8;  1 drivers
v00000147106e67f0_0 .net *"_ivl_180", 0 0, L_0000014710733470;  1 drivers
L_00000147106ea510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000147106e5850_0 .net/2u *"_ivl_182", 5 0, L_00000147106ea510;  1 drivers
v00000147106e6070_0 .net *"_ivl_184", 0 0, L_0000014710731f30;  1 drivers
L_00000147106ea558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000147106e55d0_0 .net/2u *"_ivl_186", 5 0, L_00000147106ea558;  1 drivers
v00000147106e4f90_0 .net *"_ivl_188", 0 0, L_0000014710745170;  1 drivers
v00000147106e4db0_0 .net *"_ivl_19", 4 0, L_00000147106e8580;  1 drivers
v00000147106e5210_0 .net *"_ivl_191", 0 0, L_00000147106e9630;  1 drivers
v00000147106e6a70_0 .net *"_ivl_193", 0 0, L_00000147106e8e50;  1 drivers
L_00000147106ea5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000147106e4ef0_0 .net/2u *"_ivl_194", 5 0, L_00000147106ea5a0;  1 drivers
v00000147106e6610_0 .net *"_ivl_196", 0 0, L_0000014710745850;  1 drivers
L_00000147106ea5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000147106e5490_0 .net/2u *"_ivl_198", 31 0, L_00000147106ea5e8;  1 drivers
L_00000147106e9c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000147106e53f0_0 .net/2u *"_ivl_2", 5 0, L_00000147106e9c58;  1 drivers
v00000147106e4d10_0 .net *"_ivl_20", 4 0, L_00000147106e86c0;  1 drivers
v00000147106e6430_0 .net *"_ivl_200", 31 0, L_00000147107443b0;  1 drivers
v00000147106e6750_0 .net *"_ivl_204", 31 0, L_0000014710744810;  1 drivers
L_00000147106ea630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000147106e6110_0 .net *"_ivl_207", 25 0, L_00000147106ea630;  1 drivers
L_00000147106ea678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000147106e64d0_0 .net/2u *"_ivl_208", 31 0, L_00000147106ea678;  1 drivers
v00000147106e6b10_0 .net *"_ivl_210", 0 0, L_0000014710745490;  1 drivers
L_00000147106ea6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000147106e4e50_0 .net/2u *"_ivl_212", 5 0, L_00000147106ea6c0;  1 drivers
v00000147106e5030_0 .net *"_ivl_214", 0 0, L_00000147107457b0;  1 drivers
L_00000147106ea708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000147106e61b0_0 .net/2u *"_ivl_216", 5 0, L_00000147106ea708;  1 drivers
v00000147106e6890_0 .net *"_ivl_218", 0 0, L_0000014710745a30;  1 drivers
v00000147106e5c10_0 .net *"_ivl_221", 0 0, L_00000147106e9860;  1 drivers
v00000147106e58f0_0 .net *"_ivl_223", 0 0, L_00000147106e9320;  1 drivers
L_00000147106ea750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000147106e50d0_0 .net/2u *"_ivl_224", 5 0, L_00000147106ea750;  1 drivers
v00000147106e5170_0 .net *"_ivl_226", 0 0, L_0000014710745ad0;  1 drivers
v00000147106e6570_0 .net *"_ivl_228", 31 0, L_00000147107455d0;  1 drivers
v00000147106e62f0_0 .net *"_ivl_24", 0 0, L_00000147106e9240;  1 drivers
L_00000147106e9d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000147106e5ad0_0 .net/2u *"_ivl_26", 4 0, L_00000147106e9d78;  1 drivers
v00000147106e5530_0 .net *"_ivl_29", 4 0, L_00000147106e8800;  1 drivers
v00000147106e5990_0 .net *"_ivl_32", 0 0, L_00000147106e8c90;  1 drivers
L_00000147106e9dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000147106e52b0_0 .net/2u *"_ivl_34", 4 0, L_00000147106e9dc0;  1 drivers
v00000147106e5670_0 .net *"_ivl_37", 4 0, L_00000147106e8b20;  1 drivers
v00000147106e5d50_0 .net *"_ivl_40", 0 0, L_00000147106e8d00;  1 drivers
L_00000147106e9e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000147106e5350_0 .net/2u *"_ivl_42", 15 0, L_00000147106e9e08;  1 drivers
v00000147106e57b0_0 .net *"_ivl_45", 15 0, L_0000014710733b50;  1 drivers
v00000147106e5a30_0 .net *"_ivl_48", 0 0, L_00000147106e9b00;  1 drivers
v00000147106e6930_0 .net *"_ivl_5", 5 0, L_00000147106e83a0;  1 drivers
L_00000147106e9e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000147106e69d0_0 .net/2u *"_ivl_50", 36 0, L_00000147106e9e50;  1 drivers
L_00000147106e9e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000147106e5b70_0 .net/2u *"_ivl_52", 31 0, L_00000147106e9e98;  1 drivers
v00000147106e5cb0_0 .net *"_ivl_55", 4 0, L_0000014710732a70;  1 drivers
v00000147106e5df0_0 .net *"_ivl_56", 36 0, L_0000014710732390;  1 drivers
v00000147106e5e90_0 .net *"_ivl_58", 36 0, L_0000014710733830;  1 drivers
v00000147106e5f30_0 .net *"_ivl_62", 0 0, L_00000147106e9160;  1 drivers
L_00000147106e9ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000147106e5fd0_0 .net/2u *"_ivl_64", 5 0, L_00000147106e9ee0;  1 drivers
v00000147106e4c70_0 .net *"_ivl_67", 5 0, L_0000014710732b10;  1 drivers
v00000147106e6250_0 .net *"_ivl_70", 0 0, L_00000147106e9400;  1 drivers
L_00000147106e9f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000147106e66b0_0 .net/2u *"_ivl_72", 57 0, L_00000147106e9f28;  1 drivers
L_00000147106e9f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000147106e6390_0 .net/2u *"_ivl_74", 31 0, L_00000147106e9f70;  1 drivers
v00000147106e6fa0_0 .net *"_ivl_77", 25 0, L_00000147107330b0;  1 drivers
v00000147106e6c80_0 .net *"_ivl_78", 57 0, L_0000014710732610;  1 drivers
v00000147106e89e0_0 .net *"_ivl_8", 0 0, L_00000147106e98d0;  1 drivers
v00000147106e8260_0 .net *"_ivl_80", 57 0, L_0000014710733650;  1 drivers
L_00000147106e9fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000147106e7900_0 .net/2u *"_ivl_84", 31 0, L_00000147106e9fb8;  1 drivers
L_00000147106ea000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000147106e8440_0 .net/2u *"_ivl_88", 5 0, L_00000147106ea000;  1 drivers
v00000147106e7680_0 .net *"_ivl_90", 0 0, L_0000014710733290;  1 drivers
L_00000147106ea048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000147106e8940_0 .net/2u *"_ivl_92", 5 0, L_00000147106ea048;  1 drivers
v00000147106e8620_0 .net *"_ivl_94", 0 0, L_00000147107321b0;  1 drivers
v00000147106e6d20_0 .net *"_ivl_97", 0 0, L_00000147106e92b0;  1 drivers
v00000147106e84e0_0 .net *"_ivl_98", 47 0, L_00000147107336f0;  1 drivers
v00000147106e77c0_0 .net "adderResult", 31 0, L_00000147107322f0;  1 drivers
v00000147106e72c0_0 .net "address", 31 0, L_0000014710731fd0;  1 drivers
v00000147106e8120_0 .net "clk", 0 0, L_00000147106e9a20;  alias, 1 drivers
v00000147106e79a0_0 .var "cycles_consumed", 31 0;
v00000147106e6dc0_0 .net "extImm", 31 0, L_0000014710731e90;  1 drivers
v00000147106e7ae0_0 .net "funct", 5 0, L_0000014710733970;  1 drivers
v00000147106e7860_0 .net "hlt", 0 0, v00000147106689a0_0;  1 drivers
v00000147106e7a40_0 .net "imm", 15 0, L_0000014710733010;  1 drivers
v00000147106e7220_0 .net "immediate", 31 0, L_00000147107458f0;  1 drivers
v00000147106e7b80_0 .net "input_clk", 0 0, v00000147106e8080_0;  1 drivers
v00000147106e7ea0_0 .net "instruction", 31 0, L_0000014710732bb0;  1 drivers
v00000147106e8a80_0 .net "memoryReadData", 31 0, v0000014710699fe0_0;  1 drivers
v00000147106e7720_0 .net "nextPC", 31 0, L_0000014710733150;  1 drivers
v00000147106e7c20_0 .net "opcode", 5 0, L_00000147106e7540;  1 drivers
v00000147106e81c0_0 .net "rd", 4 0, L_00000147106e8760;  1 drivers
v00000147106e7040_0 .net "readData1", 31 0, L_00000147106e99b0;  1 drivers
v00000147106e7cc0_0 .net "readData1_w", 31 0, L_00000147107444f0;  1 drivers
v00000147106e7360_0 .net "readData2", 31 0, L_00000147106e9550;  1 drivers
v00000147106e7d60_0 .net "rs", 4 0, L_00000147106e88a0;  1 drivers
v00000147106e7180_0 .net "rst", 0 0, v00000147106e8300_0;  1 drivers
v00000147106e7400_0 .net "rt", 4 0, L_00000147107331f0;  1 drivers
v00000147106e7e00_0 .net "shamt", 31 0, L_0000014710732d90;  1 drivers
v00000147106e7f40_0 .net "wire_instruction", 31 0, L_00000147106e9470;  1 drivers
v00000147106e6e60_0 .net "writeData", 31 0, L_0000014710745b70;  1 drivers
v00000147106e7fe0_0 .net "zero", 0 0, L_0000014710743d70;  1 drivers
L_00000147106e83a0 .part L_0000014710732bb0, 26, 6;
L_00000147106e7540 .functor MUXZ 6, L_00000147106e83a0, L_00000147106e9c58, L_00000147106e9940, C4<>;
L_00000147106e75e0 .cmp/eq 6, L_00000147106e7540, L_00000147106e9ce8;
L_00000147106e8580 .part L_0000014710732bb0, 11, 5;
L_00000147106e86c0 .functor MUXZ 5, L_00000147106e8580, L_00000147106e9d30, L_00000147106e75e0, C4<>;
L_00000147106e8760 .functor MUXZ 5, L_00000147106e86c0, L_00000147106e9ca0, L_00000147106e98d0, C4<>;
L_00000147106e8800 .part L_0000014710732bb0, 21, 5;
L_00000147106e88a0 .functor MUXZ 5, L_00000147106e8800, L_00000147106e9d78, L_00000147106e9240, C4<>;
L_00000147106e8b20 .part L_0000014710732bb0, 16, 5;
L_00000147107331f0 .functor MUXZ 5, L_00000147106e8b20, L_00000147106e9dc0, L_00000147106e8c90, C4<>;
L_0000014710733b50 .part L_0000014710732bb0, 0, 16;
L_0000014710733010 .functor MUXZ 16, L_0000014710733b50, L_00000147106e9e08, L_00000147106e8d00, C4<>;
L_0000014710732a70 .part L_0000014710732bb0, 6, 5;
L_0000014710732390 .concat [ 5 32 0 0], L_0000014710732a70, L_00000147106e9e98;
L_0000014710733830 .functor MUXZ 37, L_0000014710732390, L_00000147106e9e50, L_00000147106e9b00, C4<>;
L_0000014710732d90 .part L_0000014710733830, 0, 32;
L_0000014710732b10 .part L_0000014710732bb0, 0, 6;
L_0000014710733970 .functor MUXZ 6, L_0000014710732b10, L_00000147106e9ee0, L_00000147106e9160, C4<>;
L_00000147107330b0 .part L_0000014710732bb0, 0, 26;
L_0000014710732610 .concat [ 26 32 0 0], L_00000147107330b0, L_00000147106e9f70;
L_0000014710733650 .functor MUXZ 58, L_0000014710732610, L_00000147106e9f28, L_00000147106e9400, C4<>;
L_0000014710731fd0 .part L_0000014710733650, 0, 32;
L_0000014710731cb0 .arith/sum 32, v000001471069a3a0_0, L_00000147106e9fb8;
L_0000014710733290 .cmp/eq 6, L_00000147106e7540, L_00000147106ea000;
L_00000147107321b0 .cmp/eq 6, L_00000147106e7540, L_00000147106ea048;
L_00000147107336f0 .concat [ 32 16 0 0], L_0000014710731fd0, L_00000147106ea090;
L_0000014710732750 .concat [ 6 26 0 0], L_00000147106e7540, L_00000147106ea0d8;
L_0000014710732250 .cmp/eq 32, L_0000014710732750, L_00000147106ea120;
L_0000014710732070 .cmp/eq 6, L_0000014710733970, L_00000147106ea168;
L_0000014710732110 .concat [ 32 16 0 0], L_00000147106e99b0, L_00000147106ea1b0;
L_0000014710732f70 .concat [ 32 16 0 0], v000001471069a3a0_0, L_00000147106ea1f8;
L_0000014710731d50 .part L_0000014710733010, 15, 1;
LS_0000014710733ab0_0_0 .concat [ 1 1 1 1], L_0000014710731d50, L_0000014710731d50, L_0000014710731d50, L_0000014710731d50;
LS_0000014710733ab0_0_4 .concat [ 1 1 1 1], L_0000014710731d50, L_0000014710731d50, L_0000014710731d50, L_0000014710731d50;
LS_0000014710733ab0_0_8 .concat [ 1 1 1 1], L_0000014710731d50, L_0000014710731d50, L_0000014710731d50, L_0000014710731d50;
LS_0000014710733ab0_0_12 .concat [ 1 1 1 1], L_0000014710731d50, L_0000014710731d50, L_0000014710731d50, L_0000014710731d50;
LS_0000014710733ab0_0_16 .concat [ 1 1 1 1], L_0000014710731d50, L_0000014710731d50, L_0000014710731d50, L_0000014710731d50;
LS_0000014710733ab0_0_20 .concat [ 1 1 1 1], L_0000014710731d50, L_0000014710731d50, L_0000014710731d50, L_0000014710731d50;
LS_0000014710733ab0_0_24 .concat [ 1 1 1 1], L_0000014710731d50, L_0000014710731d50, L_0000014710731d50, L_0000014710731d50;
LS_0000014710733ab0_0_28 .concat [ 1 1 1 1], L_0000014710731d50, L_0000014710731d50, L_0000014710731d50, L_0000014710731d50;
LS_0000014710733ab0_1_0 .concat [ 4 4 4 4], LS_0000014710733ab0_0_0, LS_0000014710733ab0_0_4, LS_0000014710733ab0_0_8, LS_0000014710733ab0_0_12;
LS_0000014710733ab0_1_4 .concat [ 4 4 4 4], LS_0000014710733ab0_0_16, LS_0000014710733ab0_0_20, LS_0000014710733ab0_0_24, LS_0000014710733ab0_0_28;
L_0000014710733ab0 .concat [ 16 16 0 0], LS_0000014710733ab0_1_0, LS_0000014710733ab0_1_4;
L_00000147107329d0 .concat [ 16 32 0 0], L_0000014710733010, L_0000014710733ab0;
L_00000147107327f0 .arith/sum 48, L_0000014710732f70, L_00000147107329d0;
L_0000014710732890 .functor MUXZ 48, L_00000147107327f0, L_0000014710732110, L_00000147106e8d70, C4<>;
L_0000014710733510 .functor MUXZ 48, L_0000014710732890, L_00000147107336f0, L_00000147106e92b0, C4<>;
L_00000147107322f0 .part L_0000014710733510, 0, 32;
L_0000014710733150 .functor MUXZ 32, L_0000014710731cb0, L_00000147107322f0, v000001471069ab20_0, C4<>;
L_0000014710732bb0 .functor MUXZ 32, L_00000147106e9470, L_00000147106ea288, L_00000147106e8de0, C4<>;
L_00000147107335b0 .cmp/eq 6, L_00000147106e7540, L_00000147106ea360;
L_0000014710732570 .cmp/eq 6, L_00000147106e7540, L_00000147106ea3a8;
L_00000147107333d0 .cmp/eq 6, L_00000147106e7540, L_00000147106ea3f0;
L_0000014710732cf0 .concat [ 16 16 0 0], L_0000014710733010, L_00000147106ea438;
L_0000014710733790 .part L_0000014710733010, 15, 1;
LS_0000014710731df0_0_0 .concat [ 1 1 1 1], L_0000014710733790, L_0000014710733790, L_0000014710733790, L_0000014710733790;
LS_0000014710731df0_0_4 .concat [ 1 1 1 1], L_0000014710733790, L_0000014710733790, L_0000014710733790, L_0000014710733790;
LS_0000014710731df0_0_8 .concat [ 1 1 1 1], L_0000014710733790, L_0000014710733790, L_0000014710733790, L_0000014710733790;
LS_0000014710731df0_0_12 .concat [ 1 1 1 1], L_0000014710733790, L_0000014710733790, L_0000014710733790, L_0000014710733790;
L_0000014710731df0 .concat [ 4 4 4 4], LS_0000014710731df0_0_0, LS_0000014710731df0_0_4, LS_0000014710731df0_0_8, LS_0000014710731df0_0_12;
L_0000014710732ed0 .concat [ 16 16 0 0], L_0000014710733010, L_0000014710731df0;
L_0000014710731e90 .functor MUXZ 32, L_0000014710732ed0, L_0000014710732cf0, L_00000147106e8ec0, C4<>;
L_0000014710732e30 .concat [ 6 26 0 0], L_00000147106e7540, L_00000147106ea480;
L_0000014710733470 .cmp/eq 32, L_0000014710732e30, L_00000147106ea4c8;
L_0000014710731f30 .cmp/eq 6, L_0000014710733970, L_00000147106ea510;
L_0000014710745170 .cmp/eq 6, L_0000014710733970, L_00000147106ea558;
L_0000014710745850 .cmp/eq 6, L_00000147106e7540, L_00000147106ea5a0;
L_00000147107443b0 .functor MUXZ 32, L_0000014710731e90, L_00000147106ea5e8, L_0000014710745850, C4<>;
L_00000147107458f0 .functor MUXZ 32, L_00000147107443b0, L_0000014710732d90, L_00000147106e8e50, C4<>;
L_0000014710744810 .concat [ 6 26 0 0], L_00000147106e7540, L_00000147106ea630;
L_0000014710745490 .cmp/eq 32, L_0000014710744810, L_00000147106ea678;
L_00000147107457b0 .cmp/eq 6, L_0000014710733970, L_00000147106ea6c0;
L_0000014710745a30 .cmp/eq 6, L_0000014710733970, L_00000147106ea708;
L_0000014710745ad0 .cmp/eq 6, L_00000147106e7540, L_00000147106ea750;
L_00000147107455d0 .functor MUXZ 32, L_00000147106e99b0, v000001471069a3a0_0, L_0000014710745ad0, C4<>;
L_00000147107444f0 .functor MUXZ 32, L_00000147107455d0, L_00000147106e9550, L_00000147106e9320, C4<>;
S_0000014710660700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000014710660570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000014710656df0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000147106e8f30 .functor NOT 1, v00000147106678c0_0, C4<0>, C4<0>, C4<0>;
v0000014710669620_0 .net *"_ivl_0", 0 0, L_00000147106e8f30;  1 drivers
v0000014710668220_0 .net "in1", 31 0, L_00000147106e9550;  alias, 1 drivers
v0000014710667b40_0 .net "in2", 31 0, L_00000147107458f0;  alias, 1 drivers
v0000014710668360_0 .net "out", 31 0, L_0000014710744270;  alias, 1 drivers
v0000014710668fe0_0 .net "s", 0 0, v00000147106678c0_0;  alias, 1 drivers
L_0000014710744270 .functor MUXZ 32, L_00000147107458f0, L_00000147106e9550, L_00000147106e8f30, C4<>;
S_0000014710604520 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000014710660570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000147106e0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000147106e00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000147106e0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000147106e0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000147106e0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000147106e01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000147106e01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000147106e0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000147106e0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000147106e0288 .param/l "j" 0 4 12, C4<000010>;
P_00000147106e02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000147106e02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000147106e0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000147106e0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000147106e03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000147106e03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000147106e0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000147106e0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000147106e0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000147106e04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000147106e04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000147106e0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000147106e0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000147106e0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000147106e05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000147106e0608 .param/l "xori" 0 4 8, C4<001110>;
v0000014710668a40_0 .var "ALUOp", 3 0;
v00000147106678c0_0 .var "ALUSrc", 0 0;
v0000014710667960_0 .var "MemReadEn", 0 0;
v0000014710668040_0 .var "MemWriteEn", 0 0;
v0000014710669080_0 .var "MemtoReg", 0 0;
v0000014710667fa0_0 .var "RegDst", 0 0;
v0000014710667aa0_0 .var "RegWriteEn", 0 0;
v00000147106685e0_0 .net "funct", 5 0, L_0000014710733970;  alias, 1 drivers
v00000147106689a0_0 .var "hlt", 0 0;
v0000014710668680_0 .net "opcode", 5 0, L_00000147106e7540;  alias, 1 drivers
v00000147106680e0_0 .net "rst", 0 0, v00000147106e8300_0;  alias, 1 drivers
E_0000014710656e30 .event anyedge, v00000147106680e0_0, v0000014710668680_0, v00000147106685e0_0;
S_0000014710604770 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000014710660570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000147106576f0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000147106e9470 .functor BUFZ 32, L_0000014710732430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014710668b80_0 .net "Data_Out", 31 0, L_00000147106e9470;  alias, 1 drivers
v0000014710668ea0 .array "InstMem", 0 1023, 31 0;
v0000014710668180_0 .net *"_ivl_0", 31 0, L_0000014710732430;  1 drivers
v0000014710668720_0 .net *"_ivl_3", 9 0, L_00000147107326b0;  1 drivers
v00000147106691c0_0 .net *"_ivl_4", 11 0, L_0000014710732930;  1 drivers
L_00000147106ea240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000147106682c0_0 .net *"_ivl_7", 1 0, L_00000147106ea240;  1 drivers
v0000014710668860_0 .net "addr", 31 0, v000001471069a3a0_0;  alias, 1 drivers
v0000014710668ae0_0 .var/i "i", 31 0;
L_0000014710732430 .array/port v0000014710668ea0, L_0000014710732930;
L_00000147107326b0 .part v000001471069a3a0_0, 0, 10;
L_0000014710732930 .concat [ 10 2 0 0], L_00000147107326b0, L_00000147106ea240;
S_00000147106a69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000014710660570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000147106e99b0 .functor BUFZ 32, L_0000014710733a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000147106e9550 .functor BUFZ 32, L_00000147107324d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014710668cc0_0 .net *"_ivl_0", 31 0, L_0000014710733a10;  1 drivers
v0000014710669260_0 .net *"_ivl_10", 6 0, L_00000147107338d0;  1 drivers
L_00000147106ea318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014710643c30_0 .net *"_ivl_13", 1 0, L_00000147106ea318;  1 drivers
v00000147106448b0_0 .net *"_ivl_2", 6 0, L_0000014710732c50;  1 drivers
L_00000147106ea2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001471069a620_0 .net *"_ivl_5", 1 0, L_00000147106ea2d0;  1 drivers
v000001471069ada0_0 .net *"_ivl_8", 31 0, L_00000147107324d0;  1 drivers
v000001471069b020_0 .net "clk", 0 0, L_00000147106e9a20;  alias, 1 drivers
v000001471069a080_0 .var/i "i", 31 0;
v000001471069b7a0_0 .net "readData1", 31 0, L_00000147106e99b0;  alias, 1 drivers
v000001471069aa80_0 .net "readData2", 31 0, L_00000147106e9550;  alias, 1 drivers
v000001471069aee0_0 .net "readRegister1", 4 0, L_00000147106e88a0;  alias, 1 drivers
v000001471069b0c0_0 .net "readRegister2", 4 0, L_00000147107331f0;  alias, 1 drivers
v000001471069bac0 .array "registers", 31 0, 31 0;
v000001471069b980_0 .net "rst", 0 0, v00000147106e8300_0;  alias, 1 drivers
v000001471069a800_0 .net "we", 0 0, v0000014710667aa0_0;  alias, 1 drivers
v000001471069b160_0 .net "writeData", 31 0, L_0000014710745b70;  alias, 1 drivers
v000001471069bc00_0 .net "writeRegister", 4 0, L_0000014710733330;  alias, 1 drivers
E_00000147106571f0/0 .event negedge, v00000147106680e0_0;
E_00000147106571f0/1 .event posedge, v000001471069b020_0;
E_00000147106571f0 .event/or E_00000147106571f0/0, E_00000147106571f0/1;
L_0000014710733a10 .array/port v000001471069bac0, L_0000014710732c50;
L_0000014710732c50 .concat [ 5 2 0 0], L_00000147106e88a0, L_00000147106ea2d0;
L_00000147107324d0 .array/port v000001471069bac0, L_00000147107338d0;
L_00000147107338d0 .concat [ 5 2 0 0], L_00000147107331f0, L_00000147106ea318;
S_00000147106a6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000147106a69c0;
 .timescale 0 0;
v0000014710668c20_0 .var/i "i", 31 0;
S_0000014710601bc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000014710660570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000014710657270 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000147106e96a0 .functor NOT 1, v0000014710667fa0_0, C4<0>, C4<0>, C4<0>;
v000001471069ba20_0 .net *"_ivl_0", 0 0, L_00000147106e96a0;  1 drivers
v000001471069a260_0 .net "in1", 4 0, L_00000147107331f0;  alias, 1 drivers
v000001471069a6c0_0 .net "in2", 4 0, L_00000147106e8760;  alias, 1 drivers
v000001471069b480_0 .net "out", 4 0, L_0000014710733330;  alias, 1 drivers
v000001471069b700_0 .net "s", 0 0, v0000014710667fa0_0;  alias, 1 drivers
L_0000014710733330 .functor MUXZ 5, L_00000147106e8760, L_00000147107331f0, L_00000147106e96a0, C4<>;
S_0000014710601d50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000014710660570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000147106576b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000147106e9710 .functor NOT 1, v0000014710669080_0, C4<0>, C4<0>, C4<0>;
v000001471069bca0_0 .net *"_ivl_0", 0 0, L_00000147106e9710;  1 drivers
v000001471069a760_0 .net "in1", 31 0, v000001471069b200_0;  alias, 1 drivers
v000001471069b520_0 .net "in2", 31 0, v0000014710699fe0_0;  alias, 1 drivers
v000001471069b840_0 .net "out", 31 0, L_0000014710745b70;  alias, 1 drivers
v000001471069bb60_0 .net "s", 0 0, v0000014710669080_0;  alias, 1 drivers
L_0000014710745b70 .functor MUXZ 32, v0000014710699fe0_0, v000001471069b200_0, L_00000147106e9710, C4<>;
S_00000147105edd60 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000014710660570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000147105edef0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000147105edf28 .param/l "AND" 0 9 12, C4<0010>;
P_00000147105edf60 .param/l "NOR" 0 9 12, C4<0101>;
P_00000147105edf98 .param/l "OR" 0 9 12, C4<0011>;
P_00000147105edfd0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000147105ee008 .param/l "SLL" 0 9 12, C4<1000>;
P_00000147105ee040 .param/l "SLT" 0 9 12, C4<0110>;
P_00000147105ee078 .param/l "SRL" 0 9 12, C4<1001>;
P_00000147105ee0b0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000147105ee0e8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000147105ee120 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000147105ee158 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000147106ea798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001471069b340_0 .net/2u *"_ivl_0", 31 0, L_00000147106ea798;  1 drivers
v000001471069a300_0 .net "opSel", 3 0, v0000014710668a40_0;  alias, 1 drivers
v000001471069ac60_0 .net "operand1", 31 0, L_00000147107444f0;  alias, 1 drivers
v000001471069b660_0 .net "operand2", 31 0, L_0000014710744270;  alias, 1 drivers
v000001471069b200_0 .var "result", 31 0;
v000001471069ad00_0 .net "zero", 0 0, L_0000014710743d70;  alias, 1 drivers
E_0000014710656c70 .event anyedge, v0000014710668a40_0, v000001471069ac60_0, v0000014710668360_0;
L_0000014710743d70 .cmp/eq 32, v000001471069b200_0, L_00000147106ea798;
S_0000014710634a20 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000014710660570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000147106e0650 .param/l "RType" 0 4 2, C4<000000>;
P_00000147106e0688 .param/l "add" 0 4 5, C4<100000>;
P_00000147106e06c0 .param/l "addi" 0 4 8, C4<001000>;
P_00000147106e06f8 .param/l "addu" 0 4 5, C4<100001>;
P_00000147106e0730 .param/l "and_" 0 4 5, C4<100100>;
P_00000147106e0768 .param/l "andi" 0 4 8, C4<001100>;
P_00000147106e07a0 .param/l "beq" 0 4 10, C4<000100>;
P_00000147106e07d8 .param/l "bne" 0 4 10, C4<000101>;
P_00000147106e0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000147106e0848 .param/l "j" 0 4 12, C4<000010>;
P_00000147106e0880 .param/l "jal" 0 4 12, C4<000011>;
P_00000147106e08b8 .param/l "jr" 0 4 6, C4<001000>;
P_00000147106e08f0 .param/l "lw" 0 4 8, C4<100011>;
P_00000147106e0928 .param/l "nor_" 0 4 5, C4<100111>;
P_00000147106e0960 .param/l "or_" 0 4 5, C4<100101>;
P_00000147106e0998 .param/l "ori" 0 4 8, C4<001101>;
P_00000147106e09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000147106e0a08 .param/l "sll" 0 4 6, C4<000000>;
P_00000147106e0a40 .param/l "slt" 0 4 5, C4<101010>;
P_00000147106e0a78 .param/l "slti" 0 4 8, C4<101010>;
P_00000147106e0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_00000147106e0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_00000147106e0b20 .param/l "subu" 0 4 5, C4<100011>;
P_00000147106e0b58 .param/l "sw" 0 4 8, C4<101011>;
P_00000147106e0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_00000147106e0bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001471069ab20_0 .var "PCsrc", 0 0;
v000001471069b3e0_0 .net "funct", 5 0, L_0000014710733970;  alias, 1 drivers
v000001471069a120_0 .net "opcode", 5 0, L_00000147106e7540;  alias, 1 drivers
v000001471069b5c0_0 .net "operand1", 31 0, L_00000147106e99b0;  alias, 1 drivers
v000001471069be80_0 .net "operand2", 31 0, L_0000014710744270;  alias, 1 drivers
v000001471069b2a0_0 .net "rst", 0 0, v00000147106e8300_0;  alias, 1 drivers
E_00000147106572b0/0 .event anyedge, v00000147106680e0_0, v0000014710668680_0, v000001471069b7a0_0, v0000014710668360_0;
E_00000147106572b0/1 .event anyedge, v00000147106685e0_0;
E_00000147106572b0 .event/or E_00000147106572b0/0, E_00000147106572b0/1;
S_0000014710634bb0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000014710660570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001471069a8a0 .array "DataMem", 0 1023, 31 0;
v000001471069a940_0 .net "address", 31 0, v000001471069b200_0;  alias, 1 drivers
v000001471069b8e0_0 .net "clock", 0 0, L_00000147106e9780;  1 drivers
v000001471069bd40_0 .net "data", 31 0, L_00000147106e9550;  alias, 1 drivers
v000001471069bde0_0 .var/i "i", 31 0;
v0000014710699fe0_0 .var "q", 31 0;
v000001471069a1c0_0 .net "rden", 0 0, v0000014710667960_0;  alias, 1 drivers
v000001471069af80_0 .net "wren", 0 0, v0000014710668040_0;  alias, 1 drivers
E_0000014710657330 .event posedge, v000001471069b8e0_0;
S_000001471061d0b0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000014710660570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000014710656a30 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001471069a4e0_0 .net "PCin", 31 0, L_0000014710733150;  alias, 1 drivers
v000001471069a3a0_0 .var "PCout", 31 0;
v000001471069a440_0 .net "clk", 0 0, L_00000147106e9a20;  alias, 1 drivers
v000001471069abc0_0 .net "rst", 0 0, v00000147106e8300_0;  alias, 1 drivers
    .scope S_0000014710634a20;
T_0 ;
    %wait E_00000147106572b0;
    %load/vec4 v000001471069b2a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001471069ab20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001471069a120_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001471069b5c0_0;
    %load/vec4 v000001471069be80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001471069a120_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001471069b5c0_0;
    %load/vec4 v000001471069be80_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001471069a120_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001471069a120_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001471069a120_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001471069b3e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001471069ab20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001471061d0b0;
T_1 ;
    %wait E_00000147106571f0;
    %load/vec4 v000001471069abc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001471069a3a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001471069a4e0_0;
    %assign/vec4 v000001471069a3a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000014710604770;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014710668ae0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000014710668ae0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000014710668ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %load/vec4 v0000014710668ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014710668ae0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014710668ea0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000014710604520;
T_3 ;
    %wait E_0000014710656e30;
    %load/vec4 v00000147106680e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000147106689a0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000014710668a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000147106678c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014710667aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014710668040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014710669080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014710667960_0, 0;
    %assign/vec4 v0000014710667fa0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000147106689a0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000014710668a40_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000147106678c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014710667aa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014710668040_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014710669080_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014710667960_0, 0, 1;
    %store/vec4 v0000014710667fa0_0, 0, 1;
    %load/vec4 v0000014710668680_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000147106689a0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014710667fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014710667aa0_0, 0;
    %load/vec4 v00000147106685e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014710668a40_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014710668a40_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014710668a40_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014710668a40_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000014710668a40_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000014710668a40_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000014710668a40_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000014710668a40_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000014710668a40_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000014710668a40_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000147106678c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000014710668a40_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000147106678c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000014710668a40_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014710668a40_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014710667aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014710667fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000147106678c0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014710667aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014710667fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000147106678c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000014710668a40_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014710667aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000147106678c0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000014710668a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014710667aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000147106678c0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000014710668a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014710667aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000147106678c0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000014710668a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014710667aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000147106678c0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014710667960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014710667aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000147106678c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014710669080_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014710668040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000147106678c0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014710668a40_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014710668a40_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000147106a69c0;
T_4 ;
    %wait E_00000147106571f0;
    %fork t_1, S_00000147106a6b50;
    %jmp t_0;
    .scope S_00000147106a6b50;
t_1 ;
    %load/vec4 v000001471069b980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014710668c20_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000014710668c20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000014710668c20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001471069bac0, 0, 4;
    %load/vec4 v0000014710668c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014710668c20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001471069a800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001471069b160_0;
    %load/vec4 v000001471069bc00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001471069bac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001471069bac0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000147106a69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000147106a69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001471069a080_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001471069a080_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001471069a080_0;
    %ix/getv/s 4, v000001471069a080_0;
    %load/vec4a v000001471069bac0, 4;
    %ix/getv/s 4, v000001471069a080_0;
    %load/vec4a v000001471069bac0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001471069a080_0;
    %addi 1, 0, 32;
    %store/vec4 v000001471069a080_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000147105edd60;
T_6 ;
    %wait E_0000014710656c70;
    %load/vec4 v000001471069a300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001471069b200_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001471069ac60_0;
    %load/vec4 v000001471069b660_0;
    %add;
    %assign/vec4 v000001471069b200_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001471069ac60_0;
    %load/vec4 v000001471069b660_0;
    %sub;
    %assign/vec4 v000001471069b200_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001471069ac60_0;
    %load/vec4 v000001471069b660_0;
    %and;
    %assign/vec4 v000001471069b200_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001471069ac60_0;
    %load/vec4 v000001471069b660_0;
    %or;
    %assign/vec4 v000001471069b200_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001471069ac60_0;
    %load/vec4 v000001471069b660_0;
    %xor;
    %assign/vec4 v000001471069b200_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001471069ac60_0;
    %load/vec4 v000001471069b660_0;
    %or;
    %inv;
    %assign/vec4 v000001471069b200_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001471069ac60_0;
    %load/vec4 v000001471069b660_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001471069b200_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001471069b660_0;
    %load/vec4 v000001471069ac60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001471069b200_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001471069ac60_0;
    %ix/getv 4, v000001471069b660_0;
    %shiftl 4;
    %assign/vec4 v000001471069b200_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001471069ac60_0;
    %ix/getv 4, v000001471069b660_0;
    %shiftr 4;
    %assign/vec4 v000001471069b200_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000014710634bb0;
T_7 ;
    %wait E_0000014710657330;
    %load/vec4 v000001471069a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001471069a940_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001471069a8a0, 4;
    %assign/vec4 v0000014710699fe0_0, 0;
T_7.0 ;
    %load/vec4 v000001471069af80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001471069bd40_0;
    %ix/getv 3, v000001471069a940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001471069a8a0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000014710634bb0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001471069bde0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001471069bde0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001471069bde0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001471069a8a0, 0, 4;
    %load/vec4 v000001471069bde0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001471069bde0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001471069a8a0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001471069a8a0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001471069a8a0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001471069a8a0, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001471069a8a0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001471069a8a0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001471069a8a0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001471069a8a0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001471069a8a0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001471069a8a0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000014710634bb0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001471069bde0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001471069bde0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001471069bde0_0;
    %load/vec4a v000001471069a8a0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001471069bde0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001471069bde0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001471069bde0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000014710660570;
T_10 ;
    %wait E_00000147106571f0;
    %load/vec4 v00000147106e7180_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000147106e79a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000147106e79a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000147106e79a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000014710660250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000147106e8080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000147106e8300_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000014710660250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000147106e8080_0;
    %inv;
    %assign/vec4 v00000147106e8080_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000014710660250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000147106e8300_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000147106e8300_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000147106e74a0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
