<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>CNTFID&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">CNTFID&lt;n&gt;, Counter Frequency IDs, n &gt; 0, n = 1 - 1003</h1><p>The CNTFID&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
        <p>Indicates alternative system counter update frequencies.</p>
      <h2>Configuration</h2><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether CNTFID&lt;n&gt; is implemented in the Core power domain or in the Debug power domain.
    </p>
        <p>For more information, see <span class="xref">'Power and reset domains for the system level implementation of the Generic Timer'</span>.</p>

      
        <p>The possible frequencies for the system counter are stored in the Frequency modes table as 32-bit words starting with the base frequency, <a href="ext-cntfid0.html">CNTFID0</a>, see <span class="xref">'The Frequency modes table'</span>.</p>

      
        <p>The number of CNTFID&lt;n&gt; registers is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>, and the only required CNTFID&lt;n&gt; register is <a href="ext-cntfid0.html">CNTFID0</a>.</p>

      
        <p>The final entry in the Frequency modes table must be followed by a 32-bit word of zero value, to mark the end of the table.</p>

      
        <p>The architecture can support up to 1004 entries in the Frequency modes table, including the zero-word end marker, and the number of entries is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> up to this limit. For an implementation that includes registers in the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> register space <span class="hexnumber">0x0C0</span>-<span class="hexnumber">0x0FC</span>, the maximum number of entries in the Frequency modes table is 40, including the zero-word end marker.</p>

      
        <p>Typically, the Frequency modes table will be in read-only memory. However, a system implementation might use read/write memory for the table, and initialize the table entries as part of its start-up sequence.</p>

      
        <p>If the Frequency modes table is in read/write memory, Arm strongly recommends that the table is not updated once the system is running.</p>
      <h2>Attributes</h2>
        <p>CNTFID&lt;n&gt; is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-31_0">Frequency</a></td></tr></tbody></table><h4 id="fieldset_0-31_0">Frequency, bits [31:0]</h4><div class="field"><p>A system counter update frequency, in Hz. Must be an exact divisor of the base frequency. Arm strongly recommends that all frequency values in the Frequency modes table are integer power-of-two divisors of the base frequency.</p>
<p>When the system timer is operating at a lower frequency than the base frequency, the increment applied at each counter update is given by:</p>
<p>increment = (base frequency) / (selected frequency)</p><p>The reset behavior of this field is:</p><ul><li>On a Timer reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h2>Accessing CNTFID&lt;n&gt;</h2>
        <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this register is RO or RW</p>

      
        <p>In a system that supports Secure and Non-secure memory maps the CNTControlBase frame, that includes these registers, is implemented only in the Secure memory map.</p>
      <h4>CNTFID&lt;n&gt; can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>Timer</td><td>CNTControlBase</td><td><span class="hexnumber">0x020</span> + (4 * n)</td><td>CNTFID&lt;n&gt;</td></tr></table><p>Accesses on this interface are <span class="access_level">RO or RW</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:05; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
