{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683755480702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683755480724 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2021  Intel Corporation. All rights reserved. " "Copyright (C) 2021  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683755480724 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683755480724 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683755480724 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683755480724 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683755480724 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683755480724 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683755480724 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683755480724 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683755480724 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683755480724 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683755480724 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683755480724 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683755480724 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683755480724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 17:51:20 2023 " "Processing started: Wed May 10 17:51:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683755480724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755480724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map soc_system " "Command: quartus_map soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755480726 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1683755496980 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "soc_system_top.sv(299) " "Verilog HDL warning at soc_system_top.sv(299): extended using \"x\" or \"z\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 299 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683755530963 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "soc_system_top.sv(308) " "Verilog HDL warning at soc_system_top.sv(308): extended using \"x\" or \"z\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 308 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683755530964 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "soc_system_top.sv(309) " "Verilog HDL warning at soc_system_top.sv(309): extended using \"x\" or \"z\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 309 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683755530964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_top " "Found entity 1: soc_system_top" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755531050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755531050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755531192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755531192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755531299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755531299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755531404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755531404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755531487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755531487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755531608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755531608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755531700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755531700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755531787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755531787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755531870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755531870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755531971 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755531971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755531971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755532048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755532048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755532157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755532157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755532277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755532277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755532415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755532415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755532498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755532498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755532592 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755532592 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755532592 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755532592 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755532592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755532592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683755532677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755532689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755532689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755532762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755532762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683755532837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755532849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755532849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755532946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755532946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755533052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755533052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755533140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755533140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755533218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755533218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683755533294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683755533294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755533306 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755533306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755533306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683755533390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683755533391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755533402 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755533402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755533402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755533492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755533492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755533590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755533590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755533702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755533702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755533780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755533780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755533874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755533874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/vga_ball.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/vga_ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ball " "Found entity 1: vga_ball" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755533970 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_counters " "Found entity 2: vga_counters" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755533970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755533970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755534091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755534091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755534188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755534188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755534298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755534298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755534422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755534422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755534517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755534517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755534636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755534636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755534726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755534726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755534821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755534821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755534921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755534921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755535007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755535007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755535089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755535089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755535183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755535183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755535267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755535267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755535386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755535386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755535489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755535489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755535592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755535592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755535706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755535706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755535863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755535863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755536026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755536026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755536195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755536195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755536299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755536299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755536416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755536416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755536517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755536517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755536539 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc_system_top " "Elaborating entity \"soc_system_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683755537457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:soc_system0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:soc_system0\"" {  } { { "soc_system_top.sv" "soc_system0" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755537536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:soc_system0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/soc_system.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755537594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_hps_0.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755537661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_hps_0.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755537747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755537836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755537909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755537956 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683755538002 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683755538002 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755538028 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755538062 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755538109 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683755538149 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755538149 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683755538149 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683755538149 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755538174 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683755538203 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683755538203 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755538239 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683755538269 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683755538269 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683755538269 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683755538269 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755538292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755538473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755538532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755538556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755538592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755539112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755539140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755539147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755539147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755539147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755539147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755539147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755539147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755539147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755539147 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683755539147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755539501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755539501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755539502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755539724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755539858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755540021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755540496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755540634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755540781 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755540781 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755540781 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755540781 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755540781 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755540781 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755540840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755540984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ball soc_system:soc_system0\|vga_ball:vga_ball_0 " "Elaborating entity \"vga_ball\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\"" {  } { { "soc_system/synthesis/soc_system.v" "vga_ball_0" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/soc_system.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755541132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counters soc_system:soc_system0\|vga_ball:vga_ball_0\|vga_counters:counters " "Elaborating entity \"vga_counters\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|vga_counters:counters\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "counters" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755541296 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mem_top.sv 1 1 " "Using design file mem_top.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mem_top " "Found entity 1: mem_top" {  } { { "mem_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/mem_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755541765 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683755541765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_top soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0 " "Elaborating entity \"mem_top\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "mem_top0" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/vga_ball.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755541766 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ready mem_top.sv(8) " "Output port \"ready\" at mem_top.sv(8) has no driver" {  } { { "mem_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/mem_top.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683755541795 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "answer mem_top.sv(9) " "Output port \"answer\" at mem_top.sv(9) has no driver" {  } { { "mem_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/mem_top.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683755541795 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0"}
{ "Warning" "WSGN_SEARCH_FILE" "memory.sv 1 1 " "Using design file memory.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755542049 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683755542049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|memory:memory1 " "Elaborating entity \"memory\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|memory:memory1\"" {  } { { "mem_top.sv" "memory1" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/mem_top.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755542050 ""}
{ "Warning" "WSGN_SEARCH_FILE" "image_ram.v 1 1 " "Using design file image_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 image_ram " "Found entity 1: image_ram" {  } { { "image_ram.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/image_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755543237 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683755543237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_ram soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|memory:memory1\|image_ram:image_ram0 " "Elaborating entity \"image_ram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|memory:memory1\|image_ram:image_ram0\"" {  } { { "memory.sv" "image_ram0" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755543238 ""}
{ "Warning" "WSGN_SEARCH_FILE" "conv_ram.v 1 1 " "Using design file conv_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 conv_ram " "Found entity 1: conv_ram" {  } { { "conv_ram.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/conv_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755544371 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683755544371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_ram soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|memory:memory1\|conv_ram:conv_ram0 " "Elaborating entity \"conv_ram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|memory:memory1\|conv_ram:conv_ram0\"" {  } { { "memory.sv" "conv_ram0" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755544372 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dense_ram.v 1 1 " "Using design file dense_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dense_ram " "Found entity 1: dense_ram" {  } { { "dense_ram.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/dense_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755544777 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683755544777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dense_ram soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|memory:memory1\|dense_ram:dense_ram0 " "Elaborating entity \"dense_ram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|memory:memory1\|dense_ram:dense_ram0\"" {  } { { "memory.sv" "dense_ram0" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755544778 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memory_write.sv 1 1 " "Using design file memory_write.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memory_write " "Found entity 1: memory_write" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755545078 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683755545078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_write soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|memory_write:memory_write1 " "Elaborating entity \"memory_write\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|memory_write:memory_write1\"" {  } { { "mem_top.sv" "memory_write1" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/mem_top.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755545079 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_delay memory_write.sv(20) " "Verilog HDL or VHDL warning at memory_write.sv(20): object \"state_delay\" assigned a value but never read" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683755545101 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory_write.sv(62) " "Verilog HDL assignment warning at memory_write.sv(62): truncated value with size 32 to match size of target (8)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545101 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 memory_write.sv(63) " "Verilog HDL assignment warning at memory_write.sv(63): truncated value with size 32 to match size of target (10)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545101 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory_write.sv(67) " "Verilog HDL assignment warning at memory_write.sv(67): truncated value with size 32 to match size of target (8)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545101 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 memory_write.sv(68) " "Verilog HDL assignment warning at memory_write.sv(68): truncated value with size 32 to match size of target (10)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545101 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_write.sv(69) " "Verilog HDL assignment warning at memory_write.sv(69): truncated value with size 32 to match size of target (15)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545101 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_write.sv(70) " "Verilog HDL assignment warning at memory_write.sv(70): truncated value with size 32 to match size of target (15)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545101 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_write.sv(76) " "Verilog HDL assignment warning at memory_write.sv(76): truncated value with size 32 to match size of target (15)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545101 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_write.sv(77) " "Verilog HDL assignment warning at memory_write.sv(77): truncated value with size 32 to match size of target (15)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545101 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_write.sv(79) " "Verilog HDL assignment warning at memory_write.sv(79): truncated value with size 32 to match size of target (15)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545101 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_write.sv(80) " "Verilog HDL assignment warning at memory_write.sv(80): truncated value with size 32 to match size of target (15)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545101 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_write.sv(81) " "Verilog HDL assignment warning at memory_write.sv(81): truncated value with size 32 to match size of target (15)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545101 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_write.sv(82) " "Verilog HDL assignment warning at memory_write.sv(82): truncated value with size 32 to match size of target (15)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545101 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_write.sv(88) " "Verilog HDL assignment warning at memory_write.sv(88): truncated value with size 32 to match size of target (15)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545101 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_write.sv(89) " "Verilog HDL assignment warning at memory_write.sv(89): truncated value with size 32 to match size of target (15)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545101 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory_write.sv(110) " "Verilog HDL assignment warning at memory_write.sv(110): truncated value with size 32 to match size of target (1)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545101 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory_write.sv(111) " "Verilog HDL assignment warning at memory_write.sv(111): truncated value with size 32 to match size of target (1)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545102 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory_write.sv(112) " "Verilog HDL assignment warning at memory_write.sv(112): truncated value with size 32 to match size of target (1)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545102 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory_write.sv(113) " "Verilog HDL assignment warning at memory_write.sv(113): truncated value with size 32 to match size of target (1)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545102 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory_write.sv(114) " "Verilog HDL assignment warning at memory_write.sv(114): truncated value with size 32 to match size of target (1)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545102 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory_write.sv(115) " "Verilog HDL assignment warning at memory_write.sv(115): truncated value with size 32 to match size of target (1)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545102 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory_write.sv(116) " "Verilog HDL assignment warning at memory_write.sv(116): truncated value with size 32 to match size of target (1)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545102 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory_write.sv(117) " "Verilog HDL assignment warning at memory_write.sv(117): truncated value with size 32 to match size of target (1)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545102 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory_write.sv(118) " "Verilog HDL assignment warning at memory_write.sv(118): truncated value with size 32 to match size of target (1)" {  } { { "memory_write.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_write.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545102 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_write:memory_write1"}
{ "Warning" "WSGN_SEARCH_FILE" "memory_read.sv 1 1 " "Using design file memory_read.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memory_read " "Found entity 1: memory_read" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755545377 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683755545377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_read soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|memory_read:memory_read1 " "Elaborating entity \"memory_read\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|memory_read:memory_read1\"" {  } { { "mem_top.sv" "memory_read1" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/mem_top.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755545399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delayed memory_read.sv(72) " "Verilog HDL or VHDL warning at memory_read.sv(72): object \"delayed\" assigned a value but never read" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 memory_read.sv(164) " "Verilog HDL assignment warning at memory_read.sv(164): truncated value with size 32 to match size of target (2)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(166) " "Verilog HDL assignment warning at memory_read.sv(166): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 memory_read.sv(173) " "Verilog HDL assignment warning at memory_read.sv(173): truncated value with size 32 to match size of target (3)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(190) " "Verilog HDL assignment warning at memory_read.sv(190): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(201) " "Verilog HDL assignment warning at memory_read.sv(201): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(212) " "Verilog HDL assignment warning at memory_read.sv(212): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(223) " "Verilog HDL assignment warning at memory_read.sv(223): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(230) " "Verilog HDL assignment warning at memory_read.sv(230): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 memory_read.sv(289) " "Verilog HDL assignment warning at memory_read.sv(289): truncated value with size 32 to match size of target (10)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(290) " "Verilog HDL assignment warning at memory_read.sv(290): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(309) " "Verilog HDL assignment warning at memory_read.sv(309): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 memory_read.sv(324) " "Verilog HDL assignment warning at memory_read.sv(324): truncated value with size 32 to match size of target (10)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(325) " "Verilog HDL assignment warning at memory_read.sv(325): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(329) " "Verilog HDL assignment warning at memory_read.sv(329): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 memory_read.sv(343) " "Verilog HDL assignment warning at memory_read.sv(343): truncated value with size 32 to match size of target (10)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(344) " "Verilog HDL assignment warning at memory_read.sv(344): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(347) " "Verilog HDL assignment warning at memory_read.sv(347): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 memory_read.sv(361) " "Verilog HDL assignment warning at memory_read.sv(361): truncated value with size 32 to match size of target (10)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 memory_read.sv(362) " "Verilog HDL assignment warning at memory_read.sv(362): truncated value with size 32 to match size of target (10)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 memory_read.sv(363) " "Verilog HDL assignment warning at memory_read.sv(363): truncated value with size 32 to match size of target (10)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 memory_read.sv(365) " "Verilog HDL assignment warning at memory_read.sv(365): truncated value with size 32 to match size of target (10)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 memory_read.sv(366) " "Verilog HDL assignment warning at memory_read.sv(366): truncated value with size 32 to match size of target (10)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 memory_read.sv(371) " "Verilog HDL assignment warning at memory_read.sv(371): truncated value with size 32 to match size of target (2)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(373) " "Verilog HDL assignment warning at memory_read.sv(373): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(376) " "Verilog HDL assignment warning at memory_read.sv(376): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545510 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(390) " "Verilog HDL assignment warning at memory_read.sv(390): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(394) " "Verilog HDL assignment warning at memory_read.sv(394): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(404) " "Verilog HDL assignment warning at memory_read.sv(404): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(408) " "Verilog HDL assignment warning at memory_read.sv(408): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(418) " "Verilog HDL assignment warning at memory_read.sv(418): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(422) " "Verilog HDL assignment warning at memory_read.sv(422): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(432) " "Verilog HDL assignment warning at memory_read.sv(432): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(436) " "Verilog HDL assignment warning at memory_read.sv(436): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(446) " "Verilog HDL assignment warning at memory_read.sv(446): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(450) " "Verilog HDL assignment warning at memory_read.sv(450): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(460) " "Verilog HDL assignment warning at memory_read.sv(460): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(473) " "Verilog HDL assignment warning at memory_read.sv(473): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(480) " "Verilog HDL assignment warning at memory_read.sv(480): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory_read.sv(481) " "Verilog HDL assignment warning at memory_read.sv(481): truncated value with size 32 to match size of target (8)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 memory_read.sv(485) " "Verilog HDL assignment warning at memory_read.sv(485): truncated value with size 32 to match size of target (7)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 memory_read.sv(489) " "Verilog HDL assignment warning at memory_read.sv(489): truncated value with size 32 to match size of target (7)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(497) " "Verilog HDL assignment warning at memory_read.sv(497): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 memory_read.sv(498) " "Verilog HDL assignment warning at memory_read.sv(498): truncated value with size 32 to match size of target (10)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(507) " "Verilog HDL assignment warning at memory_read.sv(507): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(525) " "Verilog HDL assignment warning at memory_read.sv(525): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(526) " "Verilog HDL assignment warning at memory_read.sv(526): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(543) " "Verilog HDL assignment warning at memory_read.sv(543): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(546) " "Verilog HDL assignment warning at memory_read.sv(546): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(547) " "Verilog HDL assignment warning at memory_read.sv(547): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(563) " "Verilog HDL assignment warning at memory_read.sv(563): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(566) " "Verilog HDL assignment warning at memory_read.sv(566): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(567) " "Verilog HDL assignment warning at memory_read.sv(567): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(583) " "Verilog HDL assignment warning at memory_read.sv(583): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(587) " "Verilog HDL assignment warning at memory_read.sv(587): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(588) " "Verilog HDL assignment warning at memory_read.sv(588): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(606) " "Verilog HDL assignment warning at memory_read.sv(606): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545511 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(607) " "Verilog HDL assignment warning at memory_read.sv(607): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(620) " "Verilog HDL assignment warning at memory_read.sv(620): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(621) " "Verilog HDL assignment warning at memory_read.sv(621): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(634) " "Verilog HDL assignment warning at memory_read.sv(634): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(635) " "Verilog HDL assignment warning at memory_read.sv(635): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(649) " "Verilog HDL assignment warning at memory_read.sv(649): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(650) " "Verilog HDL assignment warning at memory_read.sv(650): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 memory_read.sv(662) " "Verilog HDL assignment warning at memory_read.sv(662): truncated value with size 32 to match size of target (6)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(665) " "Verilog HDL assignment warning at memory_read.sv(665): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(671) " "Verilog HDL assignment warning at memory_read.sv(671): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(672) " "Verilog HDL assignment warning at memory_read.sv(672): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(685) " "Verilog HDL assignment warning at memory_read.sv(685): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(712) " "Verilog HDL assignment warning at memory_read.sv(712): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 memory_read.sv(713) " "Verilog HDL assignment warning at memory_read.sv(713): truncated value with size 32 to match size of target (7)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory_read.sv(714) " "Verilog HDL assignment warning at memory_read.sv(714): truncated value with size 32 to match size of target (8)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(718) " "Verilog HDL assignment warning at memory_read.sv(718): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(722) " "Verilog HDL assignment warning at memory_read.sv(722): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 memory_read.sv(723) " "Verilog HDL assignment warning at memory_read.sv(723): truncated value with size 32 to match size of target (7)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory_read.sv(724) " "Verilog HDL assignment warning at memory_read.sv(724): truncated value with size 32 to match size of target (8)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(729) " "Verilog HDL assignment warning at memory_read.sv(729): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(736) " "Verilog HDL assignment warning at memory_read.sv(736): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(737) " "Verilog HDL assignment warning at memory_read.sv(737): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(738) " "Verilog HDL assignment warning at memory_read.sv(738): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(740) " "Verilog HDL assignment warning at memory_read.sv(740): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(741) " "Verilog HDL assignment warning at memory_read.sv(741): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 memory_read.sv(744) " "Verilog HDL assignment warning at memory_read.sv(744): truncated value with size 32 to match size of target (2)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(748) " "Verilog HDL assignment warning at memory_read.sv(748): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(749) " "Verilog HDL assignment warning at memory_read.sv(749): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory_read.sv(750) " "Verilog HDL assignment warning at memory_read.sv(750): truncated value with size 32 to match size of target (8)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(755) " "Verilog HDL assignment warning at memory_read.sv(755): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(756) " "Verilog HDL assignment warning at memory_read.sv(756): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(768) " "Verilog HDL assignment warning at memory_read.sv(768): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(769) " "Verilog HDL assignment warning at memory_read.sv(769): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(797) " "Verilog HDL assignment warning at memory_read.sv(797): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(798) " "Verilog HDL assignment warning at memory_read.sv(798): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(815) " "Verilog HDL assignment warning at memory_read.sv(815): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(818) " "Verilog HDL assignment warning at memory_read.sv(818): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(819) " "Verilog HDL assignment warning at memory_read.sv(819): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(835) " "Verilog HDL assignment warning at memory_read.sv(835): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(838) " "Verilog HDL assignment warning at memory_read.sv(838): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(839) " "Verilog HDL assignment warning at memory_read.sv(839): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(855) " "Verilog HDL assignment warning at memory_read.sv(855): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(859) " "Verilog HDL assignment warning at memory_read.sv(859): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(860) " "Verilog HDL assignment warning at memory_read.sv(860): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(878) " "Verilog HDL assignment warning at memory_read.sv(878): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(879) " "Verilog HDL assignment warning at memory_read.sv(879): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(892) " "Verilog HDL assignment warning at memory_read.sv(892): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(893) " "Verilog HDL assignment warning at memory_read.sv(893): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(906) " "Verilog HDL assignment warning at memory_read.sv(906): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(907) " "Verilog HDL assignment warning at memory_read.sv(907): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(920) " "Verilog HDL assignment warning at memory_read.sv(920): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(921) " "Verilog HDL assignment warning at memory_read.sv(921): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 memory_read.sv(933) " "Verilog HDL assignment warning at memory_read.sv(933): truncated value with size 32 to match size of target (6)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(936) " "Verilog HDL assignment warning at memory_read.sv(936): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(942) " "Verilog HDL assignment warning at memory_read.sv(942): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(943) " "Verilog HDL assignment warning at memory_read.sv(943): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(956) " "Verilog HDL assignment warning at memory_read.sv(956): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(983) " "Verilog HDL assignment warning at memory_read.sv(983): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 memory_read.sv(984) " "Verilog HDL assignment warning at memory_read.sv(984): truncated value with size 32 to match size of target (7)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory_read.sv(985) " "Verilog HDL assignment warning at memory_read.sv(985): truncated value with size 32 to match size of target (8)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(989) " "Verilog HDL assignment warning at memory_read.sv(989): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(993) " "Verilog HDL assignment warning at memory_read.sv(993): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 memory_read.sv(994) " "Verilog HDL assignment warning at memory_read.sv(994): truncated value with size 32 to match size of target (7)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory_read.sv(995) " "Verilog HDL assignment warning at memory_read.sv(995): truncated value with size 32 to match size of target (8)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(1000) " "Verilog HDL assignment warning at memory_read.sv(1000): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545513 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(1007) " "Verilog HDL assignment warning at memory_read.sv(1007): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(1008) " "Verilog HDL assignment warning at memory_read.sv(1008): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(1009) " "Verilog HDL assignment warning at memory_read.sv(1009): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(1011) " "Verilog HDL assignment warning at memory_read.sv(1011): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(1012) " "Verilog HDL assignment warning at memory_read.sv(1012): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 memory_read.sv(1015) " "Verilog HDL assignment warning at memory_read.sv(1015): truncated value with size 32 to match size of target (2)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(1019) " "Verilog HDL assignment warning at memory_read.sv(1019): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_read.sv(1020) " "Verilog HDL assignment warning at memory_read.sv(1020): truncated value with size 32 to match size of target (4)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory_read.sv(1021) " "Verilog HDL assignment warning at memory_read.sv(1021): truncated value with size 32 to match size of target (8)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(1026) " "Verilog HDL assignment warning at memory_read.sv(1026): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(1027) " "Verilog HDL assignment warning at memory_read.sv(1027): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(1040) " "Verilog HDL assignment warning at memory_read.sv(1040): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(1042) " "Verilog HDL assignment warning at memory_read.sv(1042): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(1043) " "Verilog HDL assignment warning at memory_read.sv(1043): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(1081) " "Verilog HDL assignment warning at memory_read.sv(1081): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(1082) " "Verilog HDL assignment warning at memory_read.sv(1082): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 memory_read.sv(1084) " "Verilog HDL assignment warning at memory_read.sv(1084): truncated value with size 32 to match size of target (2)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(1100) " "Verilog HDL assignment warning at memory_read.sv(1100): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(1101) " "Verilog HDL assignment warning at memory_read.sv(1101): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 memory_read.sv(1104) " "Verilog HDL assignment warning at memory_read.sv(1104): truncated value with size 32 to match size of target (10)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(1109) " "Verilog HDL assignment warning at memory_read.sv(1109): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 memory_read.sv(1110) " "Verilog HDL assignment warning at memory_read.sv(1110): truncated value with size 32 to match size of target (2)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 memory_read.sv(1112) " "Verilog HDL assignment warning at memory_read.sv(1112): truncated value with size 32 to match size of target (6)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(1117) " "Verilog HDL assignment warning at memory_read.sv(1117): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(1119) " "Verilog HDL assignment warning at memory_read.sv(1119): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(1132) " "Verilog HDL assignment warning at memory_read.sv(1132): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(1172) " "Verilog HDL assignment warning at memory_read.sv(1172): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(1173) " "Verilog HDL assignment warning at memory_read.sv(1173): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 memory_read.sv(1175) " "Verilog HDL assignment warning at memory_read.sv(1175): truncated value with size 32 to match size of target (2)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 memory_read.sv(1191) " "Verilog HDL assignment warning at memory_read.sv(1191): truncated value with size 32 to match size of target (10)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(1195) " "Verilog HDL assignment warning at memory_read.sv(1195): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(1196) " "Verilog HDL assignment warning at memory_read.sv(1196): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(1205) " "Verilog HDL assignment warning at memory_read.sv(1205): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545514 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 memory_read.sv(1206) " "Verilog HDL assignment warning at memory_read.sv(1206): truncated value with size 32 to match size of target (2)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545515 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 memory_read.sv(1208) " "Verilog HDL assignment warning at memory_read.sv(1208): truncated value with size 32 to match size of target (6)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545515 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(1214) " "Verilog HDL assignment warning at memory_read.sv(1214): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545515 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory_read.sv(1216) " "Verilog HDL assignment warning at memory_read.sv(1216): truncated value with size 32 to match size of target (14)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545515 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 memory_read.sv(1231) " "Verilog HDL assignment warning at memory_read.sv(1231): truncated value with size 32 to match size of target (15)" {  } { { "memory_read.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 1231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755545515 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|memory_read:memory_read1"}
{ "Warning" "WSGN_SEARCH_FILE" "res_ram.v 1 1 " "Using design file res_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 res_ram " "Found entity 1: res_ram" {  } { { "res_ram.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/res_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755545756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683755545756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "res_ram soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|memory_read:memory_read1\|res_ram:res_ram0 " "Elaborating entity \"res_ram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|memory_read:memory_read1\|res_ram:res_ram0\"" {  } { { "memory_read.sv" "res_ram0" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/memory_read.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755545757 ""}
{ "Warning" "WSGN_SEARCH_FILE" "npu_top.v 1 1 " "Using design file npu_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 npu_top " "Found entity 1: npu_top" {  } { { "npu_top.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755546042 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683755546042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "npu_top soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top " "Elaborating entity \"npu_top\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\"" {  } { { "mem_top.sv" "npu_top" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/mem_top.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755546044 ""}
{ "Warning" "WSGN_SEARCH_FILE" "FSM.v 2 2 " "Using design file FSM.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755546614 ""} { "Info" "ISGN_ENTITY_NAME" "2 down_counter " "Found entity 2: down_counter" {  } { { "FSM.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/FSM.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755546614 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683755546614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|FSM:FSM1 " "Elaborating entity \"FSM\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|FSM:FSM1\"" {  } { { "npu_top.v" "FSM1" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_top.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755546615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_counter soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|FSM:FSM1\|down_counter:down_counter1 " "Elaborating entity \"down_counter\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|FSM:FSM1\|down_counter:down_counter1\"" {  } { { "FSM.v" "down_counter1" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/FSM.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755546688 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(89) " "Verilog HDL assignment warning at FSM.v(89): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/FSM.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755546690 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|FSM:FSM1|down_counter:down_counter1"}
{ "Warning" "WSGN_SEARCH_FILE" "FSM_ACC.v 1 1 " "Using design file FSM_ACC.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_ACC " "Found entity 1: FSM_ACC" {  } { { "FSM_ACC.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/FSM_ACC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755547100 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683755547100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_ACC soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|FSM:FSM1\|FSM_ACC:FSM_ACC1 " "Elaborating entity \"FSM_ACC\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|FSM:FSM1\|FSM_ACC:FSM_ACC1\"" {  } { { "FSM.v" "FSM_ACC1" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/FSM.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755547101 ""}
{ "Warning" "WSGN_SEARCH_FILE" "FSM_OUT.v 1 1 " "Using design file FSM_OUT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_OUT " "Found entity 1: FSM_OUT" {  } { { "FSM_OUT.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/FSM_OUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755547530 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683755547530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_OUT soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|FSM:FSM1\|FSM_OUT:FSM_OUT1 " "Elaborating entity \"FSM_OUT\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|FSM:FSM1\|FSM_OUT:FSM_OUT1\"" {  } { { "FSM.v" "FSM_OUT1" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/FSM.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755547531 ""}
{ "Warning" "WSGN_SEARCH_FILE" "npu_v8.v 1 1 " "Using design file npu_v8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 npu_v8 " "Found entity 1: npu_v8" {  } { { "npu_v8.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_v8.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755547850 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683755547850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "npu_v8 soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|npu_v8:npu_v8_1 " "Elaborating entity \"npu_v8\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|npu_v8:npu_v8_1\"" {  } { { "npu_top.v" "npu_v8_1" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_top.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755547852 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_buffer.v 1 1 " "Using design file input_buffer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 input_buffer " "Found entity 1: input_buffer" {  } { { "input_buffer.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/input_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755548208 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683755548208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_buffer soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|npu_v8:npu_v8_1\|input_buffer:buffer1 " "Elaborating entity \"input_buffer\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|npu_v8:npu_v8_1\|input_buffer:buffer1\"" {  } { { "npu_v8.v" "buffer1" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_v8.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755548209 ""}
{ "Warning" "WSGN_SEARCH_FILE" "MAC.v 2 2 " "Using design file MAC.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "MAC.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/MAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755548663 ""} { "Info" "ISGN_ENTITY_NAME" "2 sixtheen_bit_sat_adder " "Found entity 2: sixtheen_bit_sat_adder" {  } { { "MAC.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/MAC.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755548663 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683755548663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|npu_v8:npu_v8_1\|MAC:MAC1 " "Elaborating entity \"MAC\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|npu_v8:npu_v8_1\|MAC:MAC1\"" {  } { { "npu_v8.v" "MAC1" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_v8.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755548664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixtheen_bit_sat_adder soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|npu_v8:npu_v8_1\|MAC:MAC1\|sixtheen_bit_sat_adder:adder1 " "Elaborating entity \"sixtheen_bit_sat_adder\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|npu_v8:npu_v8_1\|MAC:MAC1\|sixtheen_bit_sat_adder:adder1\"" {  } { { "MAC.v" "adder1" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/MAC.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755548755 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ReLU.v 1 1 " "Using design file ReLU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ReLU " "Found entity 1: ReLU" {  } { { "ReLU.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/ReLU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755549247 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683755549247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReLU soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|npu_v8:npu_v8_1\|ReLU:ReLU1 " "Elaborating entity \"ReLU\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|npu_v8:npu_v8_1\|ReLU:ReLU1\"" {  } { { "npu_v8.v" "ReLU1" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_v8.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755549248 ""}
{ "Warning" "WSGN_SEARCH_FILE" "piso_out.v 1 1 " "Using design file piso_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 piso_out " "Found entity 1: piso_out" {  } { { "piso_out.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/piso_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755549637 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683755549637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piso_out soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|npu_v8:npu_v8_1\|piso_out:piso_out1 " "Elaborating entity \"piso_out\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|npu_v8:npu_v8_1\|piso_out:piso_out1\"" {  } { { "npu_v8.v" "piso_out1" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_v8.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755549641 ""}
{ "Warning" "WSGN_SEARCH_FILE" "syn_fifo.v 1 1 " "Using design file syn_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 syn_fifo " "Found entity 1: syn_fifo" {  } { { "syn_fifo.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/syn_fifo.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755549951 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683755549951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syn_fifo soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|npu_v8:npu_v8_1\|syn_fifo:syn_fifo_1 " "Elaborating entity \"syn_fifo\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|npu_v8:npu_v8_1\|syn_fifo:syn_fifo_1\"" {  } { { "npu_v8.v" "syn_fifo_1" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_v8.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755549953 ""}
{ "Warning" "WSGN_SEARCH_FILE" "auto_comparator.v 1 1 " "Using design file auto_comparator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 auto_comparator " "Found entity 1: auto_comparator" {  } { { "auto_comparator.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/auto_comparator.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755550657 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683755550657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auto_comparator soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|npu_v8:npu_v8_1\|auto_comparator:comparator1 " "Elaborating entity \"auto_comparator\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|npu_v8:npu_v8_1\|auto_comparator:comparator1\"" {  } { { "npu_v8.v" "comparator1" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_v8.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755550658 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_largest auto_comparator.v(28) " "Verilog HDL or VHDL warning at auto_comparator.v(28): object \"current_largest\" assigned a value but never read" {  } { { "auto_comparator.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/auto_comparator.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683755550659 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|auto_comparator:comparator1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 auto_comparator.v(134) " "Verilog HDL assignment warning at auto_comparator.v(134): truncated value with size 32 to match size of target (8)" {  } { { "auto_comparator.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/auto_comparator.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755550660 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|auto_comparator:comparator1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 auto_comparator.v(143) " "Verilog HDL assignment warning at auto_comparator.v(143): truncated value with size 32 to match size of target (8)" {  } { { "auto_comparator.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/auto_comparator.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755550661 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|auto_comparator:comparator1"}
{ "Warning" "WSGN_SEARCH_FILE" "data_converter.v 1 1 " "Using design file data_converter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 data_converter " "Found entity 1: data_converter" {  } { { "data_converter.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/data_converter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755551088 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683755551088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_converter soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|npu_v8:npu_v8_1\|data_converter:data_converter1 " "Elaborating entity \"data_converter\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|npu_v8:npu_v8_1\|data_converter:data_converter1\"" {  } { { "npu_v8.v" "data_converter1" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_v8.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755551089 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buffer_stable data_converter.v(30) " "Verilog HDL or VHDL warning at data_converter.v(30): object \"buffer_stable\" assigned a value but never read" {  } { { "data_converter.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/data_converter.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683755551090 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|data_converter:data_converter1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_converter.v(82) " "Verilog HDL assignment warning at data_converter.v(82): truncated value with size 32 to match size of target (8)" {  } { { "data_converter.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/data_converter.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755551091 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|data_converter:data_converter1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_converter.v(91) " "Verilog HDL assignment warning at data_converter.v(91): truncated value with size 32 to match size of target (8)" {  } { { "data_converter.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/data_converter.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755551091 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|mem_top:mem_top0|npu_top:npu_top|npu_v8:npu_v8_1|data_converter:data_converter1"}
{ "Warning" "WSGN_SEARCH_FILE" "SSFR.v 1 1 " "Using design file SSFR.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SSFR " "Found entity 1: SSFR" {  } { { "SSFR.v" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/SSFR.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755551516 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683755551516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSFR soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|SSFR:SSFR_0 " "Elaborating entity \"SSFR\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|mem_top:mem_top0\|npu_top:npu_top\|SSFR:SSFR_0\"" {  } { { "npu_top.v" "SSFR_0" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/npu_top.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755551518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/soc_system.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755551582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_translator" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755551650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755551702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755551759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_agent" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755551804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755551851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_agent_rsp_fifo" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755551907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_agent_rdata_fifo" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755551971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755551999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_burst_adapter" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:soc_system0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:soc_system0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/soc_system.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:soc_system0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/soc_system.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755552900 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "34 " "34 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683755560538 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 124 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 133 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 134 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 135 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 136 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 137 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 145 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755561203 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683755561203 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683755561210 "|soc_system_top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683755561210 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755562247 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "417 " "417 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683755563414 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755564421 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/output_files/soc_system.map.smsg " "Generated suppressed messages file /homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/output_files/soc_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755566639 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "11 0 0 0 0 " "Adding 11 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683755780541 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755780541 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 174 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 176 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/hz2833/Documents/CSEE4840/ee4840project/project-hw/soc_system_top.sv" 178 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755782035 "|soc_system_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683755782035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1565 " "Implemented 1565 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683755782048 ""} { "Info" "ICUT_CUT_TM_OPINS" "155 " "Implemented 155 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683755782048 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "163 " "Implemented 163 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1683755782048 ""} { "Info" "ICUT_CUT_TM_LCELLS" "549 " "Implemented 549 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683755782048 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1683755782048 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1683755782048 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683755782048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 327 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 327 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "815 " "Peak virtual memory: 815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683755782348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 17:56:22 2023 " "Processing ended: Wed May 10 17:56:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683755782348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:02 " "Elapsed time: 00:05:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683755782348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:23 " "Total CPU time (on all processors): 00:04:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683755782348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755782348 ""}
