# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -work flagging_tb -2002  $dsn/../HDL/flagging_SM.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_SM.vhd
# Compile Entity "flagging_SM"
# Compile Architecture "rtl" of Entity "flagging_SM"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
runscript -start 1 -stop 5 -do "D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\runsim.do"
acom -O3 -work flagging_tb -2002  $dsn/../HDL/flag_define.vhd $dsn/../HDL/flagging_mblaze_intf.vhd $dsn/../HDL/flagging_SM.vhd $dsn/../HDL/flagging_top.bde $dsn/../../../../FIR-00251-Common/VHDL/tel2000pkg.vhd $dsn/../../../../Common_HDL/Utilities/double_sync.vhd $dsn/../../../../Common_HDL/Utilities/double_sync_vector.vhd $dsn/../../../../Common_HDL/Utilities/sync_reset.vhd $dsn/src/flagging_tb.bde $dsn/src/ublaze_sim.vhd
# Compile...
# DRC: Checking file 'D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_top.bde'.
# DRC: flagging_top.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating D:\Telops\FIR-00251-Proc\src\Flagging\Sim\compile\flagging_top.vhd from D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_top.bde ... 
# Generation successful 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flag_define.vhd
# Compile Package "flag_define"
# Compile Package Body "flag_define"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_mblaze_intf.vhd
# Compile Entity "flagging_mblaze_intf"
# Compile Architecture "rtl" of Entity "flagging_mblaze_intf"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_SM.vhd
# Compile Entity "flagging_SM"
# Compile Architecture "rtl" of Entity "flagging_SM"
# File: .\flagging_top.vhd
# Compile Entity "flagging_top"
# Compile Architecture "flagging_top" of Entity "flagging_top"
# File: D:\Telops\FIR-00251-Common\VHDL\tel2000pkg.vhd
# Compile Package "TEL2000"
# Compile Package Body "TEL2000"
# File: D:\Telops\Common_HDL\Utilities\double_sync.vhd
# Compile Entity "double_sync"
# Compile Architecture "RTL" of Entity "double_sync"
# File: D:\Telops\Common_HDL\Utilities\double_sync_vector.vhd
# Compile Entity "double_sync_vector"
# Compile Architecture "RTL" of Entity "double_sync_vector"
# File: D:\Telops\Common_HDL\Utilities\sync_reset.vhd
# Compile Entity "sync_reset"
# Compile Architecture "RTL" of Entity "sync_reset"
# File: .\flagging_tb.vhd
# Compile Entity "flagging_tb"
# Compile Architecture "flagging_tb" of Entity "flagging_tb"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim -O5 +access +r +m+flagging_tb flagging_tb flagging_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 9623 kB (elbread=3071 elab2=6399 kernel=153 sdf=0)
# KERNEL: ASDB file was created in location D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\wave.asdb
#  09:47, 10 août 2015
#  Simulation has been initialized
#  Selected Top-Level: flagging_tb (flagging_tb)
do waveform.do
onerror { resume }
transcript off
# 29 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/Telops/FIR-00251-Proc/src/Flagging/Sim/src/wave.asdb'.
run 2 us
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /flagging_tb/U1/U3,  Process: line__262.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /flagging_tb/U1/U3,  Process: line__262.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 10 ns,  Iteration: 3,  Instance: /flagging_tb/U1/U3,  Process: line__262.
# EXECUTION:: NOTE   : FCR written
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# EXECUTION:: ERROR  : END OF SIMULATION
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# KERNEL: stopped at time: 2 us
runscript -start 1 -stop 5 -do "D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\runsim.do"
acom -O3 -work flagging_tb -2002  $dsn/../HDL/flag_define.vhd $dsn/../HDL/flagging_mblaze_intf.vhd $dsn/../HDL/flagging_SM.vhd $dsn/../HDL/flagging_top.bde $dsn/../../../../FIR-00251-Common/VHDL/tel2000pkg.vhd $dsn/../../../../Common_HDL/Utilities/double_sync.vhd $dsn/../../../../Common_HDL/Utilities/double_sync_vector.vhd $dsn/../../../../Common_HDL/Utilities/sync_reset.vhd $dsn/src/flagging_tb.bde $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flag_define.vhd
# Compile Package "flag_define"
# Compile Package Body "flag_define"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_mblaze_intf.vhd
# Compile Entity "flagging_mblaze_intf"
# Compile Architecture "rtl" of Entity "flagging_mblaze_intf"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_SM.vhd
# Compile Entity "flagging_SM"
# Compile Architecture "rtl" of Entity "flagging_SM"
# File: .\flagging_top.vhd
# Compile Entity "flagging_top"
# Compile Architecture "flagging_top" of Entity "flagging_top"
# File: D:\Telops\FIR-00251-Common\VHDL\tel2000pkg.vhd
# Compile Package "TEL2000"
# Compile Package Body "TEL2000"
# File: D:\Telops\Common_HDL\Utilities\double_sync.vhd
# Compile Entity "double_sync"
# Compile Architecture "RTL" of Entity "double_sync"
# File: D:\Telops\Common_HDL\Utilities\double_sync_vector.vhd
# Compile Entity "double_sync_vector"
# Compile Architecture "RTL" of Entity "double_sync_vector"
# File: D:\Telops\Common_HDL\Utilities\sync_reset.vhd
# Compile Entity "sync_reset"
# Compile Architecture "RTL" of Entity "sync_reset"
# File: .\flagging_tb.vhd
# Compile Entity "flagging_tb"
# Compile Architecture "flagging_tb" of Entity "flagging_tb"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim -O5 +access +r +m+flagging_tb flagging_tb flagging_tb
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 9623 kB (elbread=3071 elab2=6399 kernel=153 sdf=0)
# KERNEL: ASDB file was created in location D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\wave.asdb
#  09:48, 10 août 2015
#  Simulation has been initialized
#  Selected Top-Level: flagging_tb (flagging_tb)
# Waveform file 'untitled.awc' connected to 'D:/Telops/FIR-00251-Proc/src/Flagging/Sim/src/wave.asdb'.
do waveform.do
onerror { resume }
transcript off
# 29 signal(s) traced.
run 2 us
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /flagging_tb/U1/U3,  Process: line__262.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /flagging_tb/U1/U3,  Process: line__262.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 10 ns,  Iteration: 3,  Instance: /flagging_tb/U1/U3,  Process: line__262.
# EXECUTION:: NOTE   : FCR written
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# EXECUTION:: ERROR  : END OF SIMULATION
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# KERNEL: stopped at time: 2 us
RUN 2 US
# KERNEL: stopped at time: 4 us
runscript -start 1 -stop 5 -do "D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\runsim.do"
acom -O3 -work flagging_tb -2002  $dsn/../HDL/flag_define.vhd $dsn/../HDL/flagging_mblaze_intf.vhd $dsn/../HDL/flagging_SM.vhd $dsn/../HDL/flagging_top.bde $dsn/../../../../FIR-00251-Common/VHDL/tel2000pkg.vhd $dsn/../../../../Common_HDL/Utilities/double_sync.vhd $dsn/../../../../Common_HDL/Utilities/double_sync_vector.vhd $dsn/../../../../Common_HDL/Utilities/sync_reset.vhd $dsn/src/flagging_tb.bde $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flag_define.vhd
# Compile Package "flag_define"
# Compile Package Body "flag_define"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_mblaze_intf.vhd
# Compile Entity "flagging_mblaze_intf"
# Compile Architecture "rtl" of Entity "flagging_mblaze_intf"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_SM.vhd
# Compile Entity "flagging_SM"
# Compile Architecture "rtl" of Entity "flagging_SM"
# File: .\flagging_top.vhd
# Compile Entity "flagging_top"
# Compile Architecture "flagging_top" of Entity "flagging_top"
# File: D:\Telops\FIR-00251-Common\VHDL\tel2000pkg.vhd
# Compile Package "TEL2000"
# Compile Package Body "TEL2000"
# File: D:\Telops\Common_HDL\Utilities\double_sync.vhd
# Compile Entity "double_sync"
# Compile Architecture "RTL" of Entity "double_sync"
# File: D:\Telops\Common_HDL\Utilities\double_sync_vector.vhd
# Compile Entity "double_sync_vector"
# Compile Architecture "RTL" of Entity "double_sync_vector"
# File: D:\Telops\Common_HDL\Utilities\sync_reset.vhd
# Compile Entity "sync_reset"
# Compile Architecture "RTL" of Entity "sync_reset"
# File: .\flagging_tb.vhd
# Compile Entity "flagging_tb"
# Compile Architecture "flagging_tb" of Entity "flagging_tb"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
asim -O5 +access +r +m+flagging_tb flagging_tb flagging_tb
#  Simulation has been stopped
# Warning: Failed to connect to the license server. 4 tries left.
# ELBREAD: Elaboration process.
# ELBREAD: Warning: The contents of entity 'ublaze_sim' instantiated in architecture 'flagging_tb' differ from the contents available during the compilation of this architecture.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
acom -O3 -work flagging_tb -2002  $dsn/src/flagging_tb.bde
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\flagging_tb.vhd
# Compile Entity "flagging_tb"
# Compile Architecture "flagging_tb" of Entity "flagging_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Error: DO_001 in file D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\runsim.do line 2
# Error: Cannot run D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\runsim.do
runscript -start 1 -stop 5 -do "D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\runsim.do"
acom -O3 -work flagging_tb -2002  $dsn/../HDL/flag_define.vhd $dsn/../HDL/flagging_mblaze_intf.vhd $dsn/../HDL/flagging_SM.vhd $dsn/../HDL/flagging_top.bde $dsn/../../../../FIR-00251-Common/VHDL/tel2000pkg.vhd $dsn/../../../../Common_HDL/Utilities/double_sync.vhd $dsn/../../../../Common_HDL/Utilities/double_sync_vector.vhd $dsn/../../../../Common_HDL/Utilities/sync_reset.vhd $dsn/src/flagging_tb.bde $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flag_define.vhd
# Compile Package "flag_define"
# Compile Package Body "flag_define"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_mblaze_intf.vhd
# Compile Entity "flagging_mblaze_intf"
# Compile Architecture "rtl" of Entity "flagging_mblaze_intf"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_SM.vhd
# Compile Entity "flagging_SM"
# Compile Architecture "rtl" of Entity "flagging_SM"
# File: .\flagging_top.vhd
# Compile Entity "flagging_top"
# Compile Architecture "flagging_top" of Entity "flagging_top"
# File: D:\Telops\FIR-00251-Common\VHDL\tel2000pkg.vhd
# Compile Package "TEL2000"
# Compile Package Body "TEL2000"
# File: D:\Telops\Common_HDL\Utilities\double_sync.vhd
# Compile Entity "double_sync"
# Compile Architecture "RTL" of Entity "double_sync"
# File: D:\Telops\Common_HDL\Utilities\double_sync_vector.vhd
# Compile Entity "double_sync_vector"
# Compile Architecture "RTL" of Entity "double_sync_vector"
# File: D:\Telops\Common_HDL\Utilities\sync_reset.vhd
# Compile Entity "sync_reset"
# Compile Architecture "RTL" of Entity "sync_reset"
# File: .\flagging_tb.vhd
# Compile Entity "flagging_tb"
# Compile Architecture "flagging_tb" of Entity "flagging_tb"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim -O5 +access +r +m+flagging_tb flagging_tb flagging_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 9623 kB (elbread=3071 elab2=6399 kernel=153 sdf=0)
# KERNEL: ASDB file was created in location D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\wave.asdb
#  09:26, 11 août 2015
#  Simulation has been initialized
#  Selected Top-Level: flagging_tb (flagging_tb)
# Waveform file 'untitled.awc' connected to 'D:/Telops/FIR-00251-Proc/src/Flagging/Sim/src/wave.asdb'.
do waveform.do
onerror { resume }
transcript off
# 29 signal(s) traced.
run 2 us
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 10 ns,  Iteration: 3,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# EXECUTION:: NOTE   : FCR written
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# EXECUTION:: ERROR  : END OF SIMULATION
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# KERNEL: stopped at time: 2 us
acom -O3 -work flagging_tb -2002  $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
runscript -start 1 -stop 5 -do "D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\runsim.do"
acom -O3 -work flagging_tb -2002  $dsn/../HDL/flag_define.vhd $dsn/../HDL/flagging_mblaze_intf.vhd $dsn/../HDL/flagging_SM.vhd $dsn/../HDL/flagging_top.bde $dsn/../../../../FIR-00251-Common/VHDL/tel2000pkg.vhd $dsn/../../../../Common_HDL/Utilities/double_sync.vhd $dsn/../../../../Common_HDL/Utilities/double_sync_vector.vhd $dsn/../../../../Common_HDL/Utilities/sync_reset.vhd $dsn/src/flagging_tb.bde $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flag_define.vhd
# Compile Package "flag_define"
# Compile Package Body "flag_define"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_mblaze_intf.vhd
# Compile Entity "flagging_mblaze_intf"
# Compile Architecture "rtl" of Entity "flagging_mblaze_intf"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_SM.vhd
# Compile Entity "flagging_SM"
# Compile Architecture "rtl" of Entity "flagging_SM"
# File: .\flagging_top.vhd
# Compile Entity "flagging_top"
# Compile Architecture "flagging_top" of Entity "flagging_top"
# File: D:\Telops\FIR-00251-Common\VHDL\tel2000pkg.vhd
# Compile Package "TEL2000"
# Compile Package Body "TEL2000"
# File: D:\Telops\Common_HDL\Utilities\double_sync.vhd
# Compile Entity "double_sync"
# Compile Architecture "RTL" of Entity "double_sync"
# File: D:\Telops\Common_HDL\Utilities\double_sync_vector.vhd
# Compile Entity "double_sync_vector"
# Compile Architecture "RTL" of Entity "double_sync_vector"
# File: D:\Telops\Common_HDL\Utilities\sync_reset.vhd
# Compile Entity "sync_reset"
# Compile Architecture "RTL" of Entity "sync_reset"
# File: .\flagging_tb.vhd
# Compile Entity "flagging_tb"
# Compile Architecture "flagging_tb" of Entity "flagging_tb"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim -O5 +access +r +m+flagging_tb flagging_tb flagging_tb
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 9623 kB (elbread=3071 elab2=6399 kernel=153 sdf=0)
# KERNEL: ASDB file was created in location D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\wave.asdb
#  09:29, 11 août 2015
#  Simulation has been initialized
#  Selected Top-Level: flagging_tb (flagging_tb)
# Waveform file 'untitled.awc' connected to 'D:/Telops/FIR-00251-Proc/src/Flagging/Sim/src/wave.asdb'.
do waveform.do
onerror { resume }
transcript off
# 29 signal(s) traced.
run 2 us
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 10 ns,  Iteration: 3,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# EXECUTION:: NOTE   : FCR written
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# EXECUTION:: ERROR  : END OF SIMULATION
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# KERNEL: stopped at time: 2 us
# 1 signal(s) traced.
# Format saved to file: D:/Telops/FIR-00251-Proc/src/Flagging/Sim/src/waveform.do
# Adding file D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\waveform.do ... Done
runscript -start 1 -stop 5 -do "D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\runsim.do"
acom -O3 -work flagging_tb -2002  $dsn/../HDL/flag_define.vhd $dsn/../HDL/flagging_mblaze_intf.vhd $dsn/../HDL/flagging_SM.vhd $dsn/../HDL/flagging_top.bde $dsn/../../../../FIR-00251-Common/VHDL/tel2000pkg.vhd $dsn/../../../../Common_HDL/Utilities/double_sync.vhd $dsn/../../../../Common_HDL/Utilities/double_sync_vector.vhd $dsn/../../../../Common_HDL/Utilities/sync_reset.vhd $dsn/src/flagging_tb.bde $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flag_define.vhd
# Compile Package "flag_define"
# Compile Package Body "flag_define"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_mblaze_intf.vhd
# Compile Entity "flagging_mblaze_intf"
# Compile Architecture "rtl" of Entity "flagging_mblaze_intf"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_SM.vhd
# Compile Entity "flagging_SM"
# Compile Architecture "rtl" of Entity "flagging_SM"
# File: .\flagging_top.vhd
# Compile Entity "flagging_top"
# Compile Architecture "flagging_top" of Entity "flagging_top"
# File: D:\Telops\FIR-00251-Common\VHDL\tel2000pkg.vhd
# Compile Package "TEL2000"
# Compile Package Body "TEL2000"
# File: D:\Telops\Common_HDL\Utilities\double_sync.vhd
# Compile Entity "double_sync"
# Compile Architecture "RTL" of Entity "double_sync"
# File: D:\Telops\Common_HDL\Utilities\double_sync_vector.vhd
# Compile Entity "double_sync_vector"
# Compile Architecture "RTL" of Entity "double_sync_vector"
# File: D:\Telops\Common_HDL\Utilities\sync_reset.vhd
# Compile Entity "sync_reset"
# Compile Architecture "RTL" of Entity "sync_reset"
# File: .\flagging_tb.vhd
# Compile Entity "flagging_tb"
# Compile Architecture "flagging_tb" of Entity "flagging_tb"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim -O5 +access +r +m+flagging_tb flagging_tb flagging_tb
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 9623 kB (elbread=3071 elab2=6399 kernel=153 sdf=0)
# KERNEL: ASDB file was created in location D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\wave.asdb
#  09:32, 11 août 2015
#  Simulation has been initialized
#  Selected Top-Level: flagging_tb (flagging_tb)
# Waveform file 'untitled.awc' connected to 'D:/Telops/FIR-00251-Proc/src/Flagging/Sim/src/wave.asdb'.
do waveform.do
onerror { resume }
transcript off
# 30 signal(s) traced.
run 2 us
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 10 ns,  Iteration: 3,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# EXECUTION:: NOTE   : FCR written
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# EXECUTION:: ERROR  : END OF SIMULATION
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# KERNEL: stopped at time: 2 us
acom -O3 -work flagging_tb -2002  $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
runscript -start 1 -stop 5 -do "D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\runsim.do"
acom -O3 -work flagging_tb -2002  $dsn/../HDL/flag_define.vhd $dsn/../HDL/flagging_mblaze_intf.vhd $dsn/../HDL/flagging_SM.vhd $dsn/../HDL/flagging_top.bde $dsn/../../../../FIR-00251-Common/VHDL/tel2000pkg.vhd $dsn/../../../../Common_HDL/Utilities/double_sync.vhd $dsn/../../../../Common_HDL/Utilities/double_sync_vector.vhd $dsn/../../../../Common_HDL/Utilities/sync_reset.vhd $dsn/src/flagging_tb.bde $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flag_define.vhd
# Compile Package "flag_define"
# Compile Package Body "flag_define"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_mblaze_intf.vhd
# Compile Entity "flagging_mblaze_intf"
# Compile Architecture "rtl" of Entity "flagging_mblaze_intf"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_SM.vhd
# Compile Entity "flagging_SM"
# Compile Architecture "rtl" of Entity "flagging_SM"
# File: .\flagging_top.vhd
# Compile Entity "flagging_top"
# Compile Architecture "flagging_top" of Entity "flagging_top"
# File: D:\Telops\FIR-00251-Common\VHDL\tel2000pkg.vhd
# Compile Package "TEL2000"
# Compile Package Body "TEL2000"
# File: D:\Telops\Common_HDL\Utilities\double_sync.vhd
# Compile Entity "double_sync"
# Compile Architecture "RTL" of Entity "double_sync"
# File: D:\Telops\Common_HDL\Utilities\double_sync_vector.vhd
# Compile Entity "double_sync_vector"
# Compile Architecture "RTL" of Entity "double_sync_vector"
# File: D:\Telops\Common_HDL\Utilities\sync_reset.vhd
# Compile Entity "sync_reset"
# Compile Architecture "RTL" of Entity "sync_reset"
# File: .\flagging_tb.vhd
# Compile Entity "flagging_tb"
# Compile Architecture "flagging_tb" of Entity "flagging_tb"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim -O5 +access +r +m+flagging_tb flagging_tb flagging_tb
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 9623 kB (elbread=3071 elab2=6399 kernel=153 sdf=0)
# KERNEL: ASDB file was created in location D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\wave.asdb
#  09:37, 11 août 2015
#  Simulation has been initialized
#  Selected Top-Level: flagging_tb (flagging_tb)
# Waveform file 'untitled.awc' connected to 'D:/Telops/FIR-00251-Proc/src/Flagging/Sim/src/wave.asdb'.
do waveform.do
onerror { resume }
transcript off
# 30 signal(s) traced.
run 2 us
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 10 ns,  Iteration: 3,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# EXECUTION:: NOTE   : FCR written
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# EXECUTION:: ERROR  : END OF SIMULATION
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# KERNEL: stopped at time: 2 us
acom -O3 -work flagging_tb -2002  $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
runscript -start 1 -stop 5 -do "D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\runsim.do"
acom -O3 -work flagging_tb -2002  $dsn/../HDL/flag_define.vhd $dsn/../HDL/flagging_mblaze_intf.vhd $dsn/../HDL/flagging_SM.vhd $dsn/../HDL/flagging_top.bde $dsn/../../../../FIR-00251-Common/VHDL/tel2000pkg.vhd $dsn/../../../../Common_HDL/Utilities/double_sync.vhd $dsn/../../../../Common_HDL/Utilities/double_sync_vector.vhd $dsn/../../../../Common_HDL/Utilities/sync_reset.vhd $dsn/src/flagging_tb.bde $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flag_define.vhd
# Compile Package "flag_define"
# Compile Package Body "flag_define"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_mblaze_intf.vhd
# Compile Entity "flagging_mblaze_intf"
# Compile Architecture "rtl" of Entity "flagging_mblaze_intf"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_SM.vhd
# Compile Entity "flagging_SM"
# Compile Architecture "rtl" of Entity "flagging_SM"
# File: .\flagging_top.vhd
# Compile Entity "flagging_top"
# Compile Architecture "flagging_top" of Entity "flagging_top"
# File: D:\Telops\FIR-00251-Common\VHDL\tel2000pkg.vhd
# Compile Package "TEL2000"
# Compile Package Body "TEL2000"
# File: D:\Telops\Common_HDL\Utilities\double_sync.vhd
# Compile Entity "double_sync"
# Compile Architecture "RTL" of Entity "double_sync"
# File: D:\Telops\Common_HDL\Utilities\double_sync_vector.vhd
# Compile Entity "double_sync_vector"
# Compile Architecture "RTL" of Entity "double_sync_vector"
# File: D:\Telops\Common_HDL\Utilities\sync_reset.vhd
# Compile Entity "sync_reset"
# Compile Architecture "RTL" of Entity "sync_reset"
# File: .\flagging_tb.vhd
# Compile Entity "flagging_tb"
# Compile Architecture "flagging_tb" of Entity "flagging_tb"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
asim -O5 +access +r +m+flagging_tb flagging_tb flagging_tb
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 9623 kB (elbread=3071 elab2=6399 kernel=153 sdf=0)
# KERNEL: ASDB file was created in location D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\wave.asdb
#  09:40, 11 août 2015
#  Simulation has been initialized
#  Selected Top-Level: flagging_tb (flagging_tb)
# Waveform file 'untitled.awc' connected to 'D:/Telops/FIR-00251-Proc/src/Flagging/Sim/src/wave.asdb'.
do waveform.do
onerror { resume }
transcript off
# 30 signal(s) traced.
run 2 us
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 10 ns,  Iteration: 3,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# EXECUTION:: NOTE   : FCR written
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# EXECUTION:: ERROR  : END OF SIMULATION
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# KERNEL: stopped at time: 2 us
runscript -start 1 -stop 5 -do "D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\runsim.do"
acom -O3 -work flagging_tb -2002  $dsn/../HDL/flag_define.vhd $dsn/../HDL/flagging_mblaze_intf.vhd $dsn/../HDL/flagging_SM.vhd $dsn/../HDL/flagging_top.bde $dsn/../../../../FIR-00251-Common/VHDL/tel2000pkg.vhd $dsn/../../../../Common_HDL/Utilities/double_sync.vhd $dsn/../../../../Common_HDL/Utilities/double_sync_vector.vhd $dsn/../../../../Common_HDL/Utilities/sync_reset.vhd $dsn/src/flagging_tb.bde $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flag_define.vhd
# Compile Package "flag_define"
# Compile Package Body "flag_define"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_mblaze_intf.vhd
# Compile Entity "flagging_mblaze_intf"
# Compile Architecture "rtl" of Entity "flagging_mblaze_intf"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_SM.vhd
# Compile Entity "flagging_SM"
# Compile Architecture "rtl" of Entity "flagging_SM"
# File: .\flagging_top.vhd
# Compile Entity "flagging_top"
# Compile Architecture "flagging_top" of Entity "flagging_top"
# File: D:\Telops\FIR-00251-Common\VHDL\tel2000pkg.vhd
# Compile Package "TEL2000"
# Compile Package Body "TEL2000"
# File: D:\Telops\Common_HDL\Utilities\double_sync.vhd
# Compile Entity "double_sync"
# Compile Architecture "RTL" of Entity "double_sync"
# File: D:\Telops\Common_HDL\Utilities\double_sync_vector.vhd
# Compile Entity "double_sync_vector"
# Compile Architecture "RTL" of Entity "double_sync_vector"
# File: D:\Telops\Common_HDL\Utilities\sync_reset.vhd
# Compile Entity "sync_reset"
# Compile Architecture "RTL" of Entity "sync_reset"
# File: .\flagging_tb.vhd
# Compile Entity "flagging_tb"
# Compile Architecture "flagging_tb" of Entity "flagging_tb"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim -O5 +access +r +m+flagging_tb flagging_tb flagging_tb
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 9623 kB (elbread=3071 elab2=6399 kernel=153 sdf=0)
# KERNEL: ASDB file was created in location D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\wave.asdb
#  09:43, 11 août 2015
#  Simulation has been initialized
#  Selected Top-Level: flagging_tb (flagging_tb)
# Waveform file 'untitled.awc' connected to 'D:/Telops/FIR-00251-Proc/src/Flagging/Sim/src/wave.asdb'.
do waveform.do
onerror { resume }
transcript off
# 30 signal(s) traced.
run 2 us
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 10 ns,  Iteration: 3,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# EXECUTION:: NOTE   : FCR written
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# EXECUTION:: ERROR  : END OF SIMULATION
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# KERNEL: stopped at time: 2 us
acom -O3 -work flagging_tb -2002  $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
runscript -start 1 -stop 5 -do "D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\runsim.do"
acom -O3 -work flagging_tb -2002  $dsn/../HDL/flag_define.vhd $dsn/../HDL/flagging_mblaze_intf.vhd $dsn/../HDL/flagging_SM.vhd $dsn/../HDL/flagging_top.bde $dsn/../../../../FIR-00251-Common/VHDL/tel2000pkg.vhd $dsn/../../../../Common_HDL/Utilities/double_sync.vhd $dsn/../../../../Common_HDL/Utilities/double_sync_vector.vhd $dsn/../../../../Common_HDL/Utilities/sync_reset.vhd $dsn/src/flagging_tb.bde $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flag_define.vhd
# Compile Package "flag_define"
# Compile Package Body "flag_define"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_mblaze_intf.vhd
# Compile Entity "flagging_mblaze_intf"
# Compile Architecture "rtl" of Entity "flagging_mblaze_intf"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_SM.vhd
# Compile Entity "flagging_SM"
# Compile Architecture "rtl" of Entity "flagging_SM"
# File: .\flagging_top.vhd
# Compile Entity "flagging_top"
# Compile Architecture "flagging_top" of Entity "flagging_top"
# File: D:\Telops\FIR-00251-Common\VHDL\tel2000pkg.vhd
# Compile Package "TEL2000"
# Compile Package Body "TEL2000"
# File: D:\Telops\Common_HDL\Utilities\double_sync.vhd
# Compile Entity "double_sync"
# Compile Architecture "RTL" of Entity "double_sync"
# File: D:\Telops\Common_HDL\Utilities\double_sync_vector.vhd
# Compile Entity "double_sync_vector"
# Compile Architecture "RTL" of Entity "double_sync_vector"
# File: D:\Telops\Common_HDL\Utilities\sync_reset.vhd
# Compile Entity "sync_reset"
# Compile Architecture "RTL" of Entity "sync_reset"
# File: .\flagging_tb.vhd
# Compile Entity "flagging_tb"
# Compile Architecture "flagging_tb" of Entity "flagging_tb"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim -O5 +access +r +m+flagging_tb flagging_tb flagging_tb
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 9623 kB (elbread=3071 elab2=6399 kernel=153 sdf=0)
# KERNEL: ASDB file was created in location D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\wave.asdb
#  09:45, 11 août 2015
#  Simulation has been initialized
#  Selected Top-Level: flagging_tb (flagging_tb)
# Waveform file 'untitled.awc' connected to 'D:/Telops/FIR-00251-Proc/src/Flagging/Sim/src/wave.asdb'.
do waveform.do
onerror { resume }
transcript off
# 30 signal(s) traced.
run 2 us
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 10 ns,  Iteration: 3,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# EXECUTION:: NOTE   : FCR written
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# EXECUTION:: ERROR  : END OF SIMULATION
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# KERNEL: stopped at time: 2 us
acom -O3 -work flagging_tb -2002  $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
runscript -start 1 -stop 5 -do "D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\runsim.do"
acom -O3 -work flagging_tb -2002  $dsn/../HDL/flag_define.vhd $dsn/../HDL/flagging_mblaze_intf.vhd $dsn/../HDL/flagging_SM.vhd $dsn/../HDL/flagging_top.bde $dsn/../../../../FIR-00251-Common/VHDL/tel2000pkg.vhd $dsn/../../../../Common_HDL/Utilities/double_sync.vhd $dsn/../../../../Common_HDL/Utilities/double_sync_vector.vhd $dsn/../../../../Common_HDL/Utilities/sync_reset.vhd $dsn/src/flagging_tb.bde $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flag_define.vhd
# Compile Package "flag_define"
# Compile Package Body "flag_define"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_mblaze_intf.vhd
# Compile Entity "flagging_mblaze_intf"
# Compile Architecture "rtl" of Entity "flagging_mblaze_intf"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_SM.vhd
# Compile Entity "flagging_SM"
# Compile Architecture "rtl" of Entity "flagging_SM"
# File: .\flagging_top.vhd
# Compile Entity "flagging_top"
# Compile Architecture "flagging_top" of Entity "flagging_top"
# File: D:\Telops\FIR-00251-Common\VHDL\tel2000pkg.vhd
# Compile Package "TEL2000"
# Compile Package Body "TEL2000"
# File: D:\Telops\Common_HDL\Utilities\double_sync.vhd
# Compile Entity "double_sync"
# Compile Architecture "RTL" of Entity "double_sync"
# File: D:\Telops\Common_HDL\Utilities\double_sync_vector.vhd
# Compile Entity "double_sync_vector"
# Compile Architecture "RTL" of Entity "double_sync_vector"
# File: D:\Telops\Common_HDL\Utilities\sync_reset.vhd
# Compile Entity "sync_reset"
# Compile Architecture "RTL" of Entity "sync_reset"
# File: .\flagging_tb.vhd
# Compile Entity "flagging_tb"
# Compile Architecture "flagging_tb" of Entity "flagging_tb"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim -O5 +access +r +m+flagging_tb flagging_tb flagging_tb
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 9623 kB (elbread=3071 elab2=6399 kernel=153 sdf=0)
# KERNEL: ASDB file was created in location D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\wave.asdb
#  09:46, 11 août 2015
#  Simulation has been initialized
#  Selected Top-Level: flagging_tb (flagging_tb)
# Waveform file 'untitled.awc' connected to 'D:/Telops/FIR-00251-Proc/src/Flagging/Sim/src/wave.asdb'.
do waveform.do
onerror { resume }
transcript off
# 30 signal(s) traced.
run 2 us
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 10 ns,  Iteration: 3,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# EXECUTION:: NOTE   : FCR written
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# EXECUTION:: ERROR  : END OF SIMULATION
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# KERNEL: stopped at time: 2 us
acom -O3 -work flagging_tb -2002  $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
runscript -start 1 -stop 5 -do "D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\runsim.do"
acom -O3 -work flagging_tb -2002  $dsn/../HDL/flag_define.vhd $dsn/../HDL/flagging_mblaze_intf.vhd $dsn/../HDL/flagging_SM.vhd $dsn/../HDL/flagging_top.bde $dsn/../../../../FIR-00251-Common/VHDL/tel2000pkg.vhd $dsn/../../../../Common_HDL/Utilities/double_sync.vhd $dsn/../../../../Common_HDL/Utilities/double_sync_vector.vhd $dsn/../../../../Common_HDL/Utilities/sync_reset.vhd $dsn/src/flagging_tb.bde $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flag_define.vhd
# Compile Package "flag_define"
# Compile Package Body "flag_define"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_mblaze_intf.vhd
# Compile Entity "flagging_mblaze_intf"
# Compile Architecture "rtl" of Entity "flagging_mblaze_intf"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_SM.vhd
# Compile Entity "flagging_SM"
# Compile Architecture "rtl" of Entity "flagging_SM"
# File: .\flagging_top.vhd
# Compile Entity "flagging_top"
# Compile Architecture "flagging_top" of Entity "flagging_top"
# File: D:\Telops\FIR-00251-Common\VHDL\tel2000pkg.vhd
# Compile Package "TEL2000"
# Compile Package Body "TEL2000"
# File: D:\Telops\Common_HDL\Utilities\double_sync.vhd
# Compile Entity "double_sync"
# Compile Architecture "RTL" of Entity "double_sync"
# File: D:\Telops\Common_HDL\Utilities\double_sync_vector.vhd
# Compile Entity "double_sync_vector"
# Compile Architecture "RTL" of Entity "double_sync_vector"
# File: D:\Telops\Common_HDL\Utilities\sync_reset.vhd
# Compile Entity "sync_reset"
# Compile Architecture "RTL" of Entity "sync_reset"
# File: .\flagging_tb.vhd
# Compile Entity "flagging_tb"
# Compile Architecture "flagging_tb" of Entity "flagging_tb"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim -O5 +access +r +m+flagging_tb flagging_tb flagging_tb
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 9623 kB (elbread=3071 elab2=6399 kernel=153 sdf=0)
# KERNEL: ASDB file was created in location D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\wave.asdb
#  09:55, 11 août 2015
#  Simulation has been initialized
#  Selected Top-Level: flagging_tb (flagging_tb)
# Waveform file 'untitled.awc' connected to 'D:/Telops/FIR-00251-Proc/src/Flagging/Sim/src/wave.asdb'.
do waveform.do
onerror { resume }
transcript off
# 30 signal(s) traced.
run 2 us
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 10 ns,  Iteration: 3,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# EXECUTION:: NOTE   : FCR written
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# EXECUTION:: ERROR  : END OF SIMULATION
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# KERNEL: stopped at time: 2 us
acom -O3 -work flagging_tb -2002  $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
runscript -start 1 -stop 5 -do "D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\runsim.do"
acom -O3 -work flagging_tb -2002  $dsn/../HDL/flag_define.vhd $dsn/../HDL/flagging_mblaze_intf.vhd $dsn/../HDL/flagging_SM.vhd $dsn/../HDL/flagging_top.bde $dsn/../../../../FIR-00251-Common/VHDL/tel2000pkg.vhd $dsn/../../../../Common_HDL/Utilities/double_sync.vhd $dsn/../../../../Common_HDL/Utilities/double_sync_vector.vhd $dsn/../../../../Common_HDL/Utilities/sync_reset.vhd $dsn/src/flagging_tb.bde $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flag_define.vhd
# Compile Package "flag_define"
# Compile Package Body "flag_define"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_mblaze_intf.vhd
# Compile Entity "flagging_mblaze_intf"
# Compile Architecture "rtl" of Entity "flagging_mblaze_intf"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_SM.vhd
# Compile Entity "flagging_SM"
# Compile Architecture "rtl" of Entity "flagging_SM"
# File: .\flagging_top.vhd
# Compile Entity "flagging_top"
# Compile Architecture "flagging_top" of Entity "flagging_top"
# File: D:\Telops\FIR-00251-Common\VHDL\tel2000pkg.vhd
# Compile Package "TEL2000"
# Compile Package Body "TEL2000"
# File: D:\Telops\Common_HDL\Utilities\double_sync.vhd
# Compile Entity "double_sync"
# Compile Architecture "RTL" of Entity "double_sync"
# File: D:\Telops\Common_HDL\Utilities\double_sync_vector.vhd
# Compile Entity "double_sync_vector"
# Compile Architecture "RTL" of Entity "double_sync_vector"
# File: D:\Telops\Common_HDL\Utilities\sync_reset.vhd
# Compile Entity "sync_reset"
# Compile Architecture "RTL" of Entity "sync_reset"
# File: .\flagging_tb.vhd
# Compile Entity "flagging_tb"
# Compile Architecture "flagging_tb" of Entity "flagging_tb"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim -O5 +access +r +m+flagging_tb flagging_tb flagging_tb
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 9623 kB (elbread=3071 elab2=6399 kernel=153 sdf=0)
# KERNEL: ASDB file was created in location D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\wave.asdb
#  09:56, 11 août 2015
#  Simulation has been initialized
#  Selected Top-Level: flagging_tb (flagging_tb)
# Waveform file 'untitled.awc' connected to 'D:/Telops/FIR-00251-Proc/src/Flagging/Sim/src/wave.asdb'.
do waveform.do
onerror { resume }
transcript off
# 30 signal(s) traced.
run 2 us
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 10 ns,  Iteration: 3,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# EXECUTION:: NOTE   : FCR written
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# EXECUTION:: ERROR  : END OF SIMULATION
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# KERNEL: stopped at time: 2 us
acom -O3 -work flagging_tb -2002  $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
runscript -start 1 -stop 5 -do "D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\runsim.do"
acom -O3 -work flagging_tb -2002  $dsn/../HDL/flag_define.vhd $dsn/../HDL/flagging_mblaze_intf.vhd $dsn/../HDL/flagging_SM.vhd $dsn/../HDL/flagging_top.bde $dsn/../../../../FIR-00251-Common/VHDL/tel2000pkg.vhd $dsn/../../../../Common_HDL/Utilities/double_sync.vhd $dsn/../../../../Common_HDL/Utilities/double_sync_vector.vhd $dsn/../../../../Common_HDL/Utilities/sync_reset.vhd $dsn/src/flagging_tb.bde $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flag_define.vhd
# Compile Package "flag_define"
# Compile Package Body "flag_define"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_mblaze_intf.vhd
# Compile Entity "flagging_mblaze_intf"
# Compile Architecture "rtl" of Entity "flagging_mblaze_intf"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_SM.vhd
# Compile Entity "flagging_SM"
# Compile Architecture "rtl" of Entity "flagging_SM"
# File: .\flagging_top.vhd
# Compile Entity "flagging_top"
# Compile Architecture "flagging_top" of Entity "flagging_top"
# File: D:\Telops\FIR-00251-Common\VHDL\tel2000pkg.vhd
# Compile Package "TEL2000"
# Compile Package Body "TEL2000"
# File: D:\Telops\Common_HDL\Utilities\double_sync.vhd
# Compile Entity "double_sync"
# Compile Architecture "RTL" of Entity "double_sync"
# File: D:\Telops\Common_HDL\Utilities\double_sync_vector.vhd
# Compile Entity "double_sync_vector"
# Compile Architecture "RTL" of Entity "double_sync_vector"
# File: D:\Telops\Common_HDL\Utilities\sync_reset.vhd
# Compile Entity "sync_reset"
# Compile Architecture "RTL" of Entity "sync_reset"
# File: .\flagging_tb.vhd
# Compile Entity "flagging_tb"
# Compile Architecture "flagging_tb" of Entity "flagging_tb"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim -O5 +access +r +m+flagging_tb flagging_tb flagging_tb
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 9623 kB (elbread=3071 elab2=6399 kernel=153 sdf=0)
# KERNEL: ASDB file was created in location D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\wave.asdb
#  09:57, 11 août 2015
#  Simulation has been initialized
#  Selected Top-Level: flagging_tb (flagging_tb)
# Waveform file 'untitled.awc' connected to 'D:/Telops/FIR-00251-Proc/src/Flagging/Sim/src/wave.asdb'.
do waveform.do
onerror { resume }
transcript off
# 30 signal(s) traced.
run 2 us
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 10 ns,  Iteration: 3,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# EXECUTION:: NOTE   : FCR written
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# EXECUTION:: ERROR  : END OF SIMULATION
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# KERNEL: stopped at time: 2 us
acom -O3 -work flagging_tb -2002  $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
runscript -start 1 -stop 5 -do "D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\runsim.do"
acom -O3 -work flagging_tb -2002  $dsn/../HDL/flag_define.vhd $dsn/../HDL/flagging_mblaze_intf.vhd $dsn/../HDL/flagging_SM.vhd $dsn/../HDL/flagging_top.bde $dsn/../../../../FIR-00251-Common/VHDL/tel2000pkg.vhd $dsn/../../../../Common_HDL/Utilities/double_sync.vhd $dsn/../../../../Common_HDL/Utilities/double_sync_vector.vhd $dsn/../../../../Common_HDL/Utilities/sync_reset.vhd $dsn/src/flagging_tb.bde $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flag_define.vhd
# Compile Package "flag_define"
# Compile Package Body "flag_define"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_mblaze_intf.vhd
# Compile Entity "flagging_mblaze_intf"
# Compile Architecture "rtl" of Entity "flagging_mblaze_intf"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_SM.vhd
# Compile Entity "flagging_SM"
# Compile Architecture "rtl" of Entity "flagging_SM"
# File: .\flagging_top.vhd
# Compile Entity "flagging_top"
# Compile Architecture "flagging_top" of Entity "flagging_top"
# File: D:\Telops\FIR-00251-Common\VHDL\tel2000pkg.vhd
# Compile Package "TEL2000"
# Compile Package Body "TEL2000"
# File: D:\Telops\Common_HDL\Utilities\double_sync.vhd
# Compile Entity "double_sync"
# Compile Architecture "RTL" of Entity "double_sync"
# File: D:\Telops\Common_HDL\Utilities\double_sync_vector.vhd
# Compile Entity "double_sync_vector"
# Compile Architecture "RTL" of Entity "double_sync_vector"
# File: D:\Telops\Common_HDL\Utilities\sync_reset.vhd
# Compile Entity "sync_reset"
# Compile Architecture "RTL" of Entity "sync_reset"
# File: .\flagging_tb.vhd
# Compile Entity "flagging_tb"
# Compile Architecture "flagging_tb" of Entity "flagging_tb"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim -O5 +access +r +m+flagging_tb flagging_tb flagging_tb
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 9623 kB (elbread=3071 elab2=6399 kernel=153 sdf=0)
# KERNEL: ASDB file was created in location D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\wave.asdb
#  09:58, 11 août 2015
#  Simulation has been initialized
#  Selected Top-Level: flagging_tb (flagging_tb)
# Waveform file 'untitled.awc' connected to 'D:/Telops/FIR-00251-Proc/src/Flagging/Sim/src/wave.asdb'.
do waveform.do
onerror { resume }
transcript off
# 30 signal(s) traced.
run 2 us
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 10 ns,  Iteration: 3,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# EXECUTION:: NOTE   : FCR written
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# EXECUTION:: ERROR  : END OF SIMULATION
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# KERNEL: stopped at time: 2 us
acom -O3 -work flagging_tb -2002  $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
runscript -start 1 -stop 5 -do "D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\runsim.do"
acom -O3 -work flagging_tb -2002  $dsn/../HDL/flag_define.vhd $dsn/../HDL/flagging_mblaze_intf.vhd $dsn/../HDL/flagging_SM.vhd $dsn/../HDL/flagging_top.bde $dsn/../../../../FIR-00251-Common/VHDL/tel2000pkg.vhd $dsn/../../../../Common_HDL/Utilities/double_sync.vhd $dsn/../../../../Common_HDL/Utilities/double_sync_vector.vhd $dsn/../../../../Common_HDL/Utilities/sync_reset.vhd $dsn/src/flagging_tb.bde $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flag_define.vhd
# Compile Package "flag_define"
# Compile Package Body "flag_define"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_mblaze_intf.vhd
# Compile Entity "flagging_mblaze_intf"
# Compile Architecture "rtl" of Entity "flagging_mblaze_intf"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_SM.vhd
# Compile Entity "flagging_SM"
# Compile Architecture "rtl" of Entity "flagging_SM"
# File: .\flagging_top.vhd
# Compile Entity "flagging_top"
# Compile Architecture "flagging_top" of Entity "flagging_top"
# File: D:\Telops\FIR-00251-Common\VHDL\tel2000pkg.vhd
# Compile Package "TEL2000"
# Compile Package Body "TEL2000"
# File: D:\Telops\Common_HDL\Utilities\double_sync.vhd
# Compile Entity "double_sync"
# Compile Architecture "RTL" of Entity "double_sync"
# File: D:\Telops\Common_HDL\Utilities\double_sync_vector.vhd
# Compile Entity "double_sync_vector"
# Compile Architecture "RTL" of Entity "double_sync_vector"
# File: D:\Telops\Common_HDL\Utilities\sync_reset.vhd
# Compile Entity "sync_reset"
# Compile Architecture "RTL" of Entity "sync_reset"
# File: .\flagging_tb.vhd
# Compile Entity "flagging_tb"
# Compile Architecture "flagging_tb" of Entity "flagging_tb"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim -O5 +access +r +m+flagging_tb flagging_tb flagging_tb
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 9623 kB (elbread=3071 elab2=6399 kernel=153 sdf=0)
# KERNEL: ASDB file was created in location D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\wave.asdb
#  10:00, 11 août 2015
#  Simulation has been initialized
#  Selected Top-Level: flagging_tb (flagging_tb)
# Waveform file 'untitled.awc' connected to 'D:/Telops/FIR-00251-Proc/src/Flagging/Sim/src/wave.asdb'.
do waveform.do
onerror { resume }
transcript off
# 30 signal(s) traced.
run 2 us
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 10 ns,  Iteration: 3,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# EXECUTION:: NOTE   : FCR written
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# EXECUTION:: ERROR  : END OF SIMULATION
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# KERNEL: stopped at time: 2 us
acom -O3 -work flagging_tb -2002  $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
runscript -start 1 -stop 5 -do "D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\runsim.do"
acom -O3 -work flagging_tb -2002  $dsn/../HDL/flag_define.vhd $dsn/../HDL/flagging_mblaze_intf.vhd $dsn/../HDL/flagging_SM.vhd $dsn/../HDL/flagging_top.bde $dsn/../../../../FIR-00251-Common/VHDL/tel2000pkg.vhd $dsn/../../../../Common_HDL/Utilities/double_sync.vhd $dsn/../../../../Common_HDL/Utilities/double_sync_vector.vhd $dsn/../../../../Common_HDL/Utilities/sync_reset.vhd $dsn/src/flagging_tb.bde $dsn/src/ublaze_sim.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flag_define.vhd
# Compile Package "flag_define"
# Compile Package Body "flag_define"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_mblaze_intf.vhd
# Compile Entity "flagging_mblaze_intf"
# Compile Architecture "rtl" of Entity "flagging_mblaze_intf"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\HDL\flagging_SM.vhd
# Compile Entity "flagging_SM"
# Compile Architecture "rtl" of Entity "flagging_SM"
# File: .\flagging_top.vhd
# Compile Entity "flagging_top"
# Compile Architecture "flagging_top" of Entity "flagging_top"
# File: D:\Telops\FIR-00251-Common\VHDL\tel2000pkg.vhd
# Compile Package "TEL2000"
# Compile Package Body "TEL2000"
# File: D:\Telops\Common_HDL\Utilities\double_sync.vhd
# Compile Entity "double_sync"
# Compile Architecture "RTL" of Entity "double_sync"
# File: D:\Telops\Common_HDL\Utilities\double_sync_vector.vhd
# Compile Entity "double_sync_vector"
# Compile Architecture "RTL" of Entity "double_sync_vector"
# File: D:\Telops\Common_HDL\Utilities\sync_reset.vhd
# Compile Entity "sync_reset"
# Compile Architecture "RTL" of Entity "sync_reset"
# File: .\flagging_tb.vhd
# Compile Entity "flagging_tb"
# Compile Architecture "flagging_tb" of Entity "flagging_tb"
# File: D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim -O5 +access +r +m+flagging_tb flagging_tb flagging_tb
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 9623 kB (elbread=3071 elab2=6399 kernel=153 sdf=0)
# KERNEL: ASDB file was created in location D:\Telops\FIR-00251-Proc\src\Flagging\Sim\src\wave.asdb
#  10:01, 11 août 2015
#  Simulation has been initialized
#  Selected Top-Level: flagging_tb (flagging_tb)
# Waveform file 'untitled.awc' connected to 'D:/Telops/FIR-00251-Proc/src/Flagging/Sim/src/wave.asdb'.
do waveform.do
onerror { resume }
transcript off
# 30 signal(s) traced.
run 2 us
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 10 ns,  Iteration: 3,  Instance: /flagging_tb/U1/U3,  Process: line__263.
# EXECUTION:: NOTE   : FCR written
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# EXECUTION:: ERROR  : END OF SIMULATION
# EXECUTION:: Time: 1970 ns,  Iteration: 1,  Instance: /flagging_tb/U2,  Process: ublaze_stim.
# KERNEL: stopped at time: 2 us
#  Simulation has been stopped
