--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml nec_receiver.twx nec_receiver.ncd -o nec_receiver.twr
nec_receiver.pcf -ucf test.ucf

Design file:              nec_receiver.ncd
Physical constraint file: nec_receiver.pcf
Device,package,speed:     xc3s400,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gclk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
nec_in      |    6.486(R)|   -0.477(R)|gclk_BUFGP        |   0.000|
reset       |    3.487(R)|   -0.496(R)|gclk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock gclk to Pad
------------------------+------------+------------------+--------+
                        | clk (edge) |                  | Clock  |
Destination             |   to PAD   |Internal Clock(s) | Phase  |
------------------------+------------+------------------+--------+
key_down                |   10.165(R)|gclk_BUFGP        |   0.000|
last_received_command<0>|    8.438(R)|gclk_BUFGP        |   0.000|
last_received_command<1>|    8.385(R)|gclk_BUFGP        |   0.000|
last_received_command<2>|    8.364(R)|gclk_BUFGP        |   0.000|
last_received_command<3>|    8.385(R)|gclk_BUFGP        |   0.000|
last_received_command<4>|    8.725(R)|gclk_BUFGP        |   0.000|
last_received_command<5>|    8.676(R)|gclk_BUFGP        |   0.000|
last_received_command<6>|    8.754(R)|gclk_BUFGP        |   0.000|
last_received_command<7>|    8.840(R)|gclk_BUFGP        |   0.000|
------------------------+------------+------------------+--------+

Clock to Setup on destination clock gclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gclk           |    6.534|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jan 10 11:35:10 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 153 MB



