Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 20 Nov 2018 00:35:57 -0000
Received: from icoremail.net (unknown [209.85.215.180])
	by mail-app4 (Coremail) with SMTP id cS_KCgCn3zyJMvNbQb7aAQ--.37552S3;
	Tue, 20 Nov 2018 06:00:42 +0800 (CST)
Received: from mail-pg1-f180.google.com (unknown [209.85.215.180])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwBHLkqHMvNbrV1aAA--.4385S3;
	Tue, 20 Nov 2018 06:00:39 +0800 (CST)
Received: by mail-pg1-f180.google.com with SMTP id 17so14159280pgg.1
        for <xuliker@zju.edu.cn>; Mon, 19 Nov 2018 14:00:39 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:subject:to:cc:references:from
         :message-id:date:user-agent:mime-version:in-reply-to
         :content-language:content-transfer-encoding:dkim-signature:sender
         :precedence:list-id;
        bh=MzBx2B/Yx+7wJ0B97M+RZbJ6wstQhmoG2oBl6Gnj+Xs=;
        b=bP1zmdt935L9G/Y2x1EPe59TZm7uVyp8fKjSkzfr4Fq/sais+21qQgGjSX7Z+OEPrY
         GlY8gGMISVdSg9O/S96YLg4REgKk5dFYedW8mAepRZM7Cug55rl+X9oLlyd5z7aWgHvU
         wx17/FrzmnwqILEoSJKPK8VTwctXuB4auFOaAO1qk+LkJQ3PDNKwowGbzBBkk0AzPw/m
         p/W98OU1bB1M0qEVnI4dJ0i+Q6X+9YHub+c7xGSPiLZOFl2ObYK7cLJdwk+micZ00yRt
         LtgyZsIiwfqUCWjVYdtkD2jFVbRKWdaKFR4VtqgmD1b2jLZr0eU0i5wvV1qiisTf2W2c
         c7+A==
X-Gm-Message-State: AGRZ1gLByt52Ep8bFerjtNOBUqRM4A/8rmFRpJ5xP+jeQlCvZOQJ7E01
	LXB5WoIwWrApSH26N5LOWz3wzb3Finnd54daQWfr7uAWiCF/TR0=
X-Received: by 2002:a62:2b17:: with SMTP id r23-v6mr10352802pfr.251.1542664839523;
        Mon, 19 Nov 2018 14:00:39 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp3240849pju;
        Mon, 19 Nov 2018 14:00:38 -0800 (PST)
X-Google-Smtp-Source: AJdET5dLNYlvORPRTaL4uwa4VanXlKcGlRVNxW66NffipjdLLZxjCW2301uu6Uyzh4Ciq7dP+Zn5
X-Received: by 2002:aa7:87ce:: with SMTP id i14mr17041482pfo.20.1542664838633;
        Mon, 19 Nov 2018 14:00:38 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542664838; cv=none;
        d=google.com; s=arc-20160816;
        b=tdttkDhmx7ON9BX7Q8VNE/vButTNavWJqn2/OCAWQMZAW72HbrFK4E1+mJ7vmAoPbd
         jTEiPl++92qmGdAiaBGd1xT+6p+gvYFEfmJ3KB1dpOc5MWCZK+6x1glQn4JI7XLUUzPS
         h2bfFj+jA3AvsXqxuvf0+bI0eu//qZC3/w0+51rZNgPh3uZ2Gyz9ZsuoOVI9PcPIeyz+
         3NTxAvOYtJ1y8x4OGUWvBlDZ6jat3ZkrEZ85xj4r3129IkvW+vSMgotiQaqzsPwy0I8x
         e3qbu+5T6m14DeWvUusH05Akhn9hrml0vffkNfweQiMsbWy0/z/WhlHFSFENsVW2tO+y
         fmgQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:cc:to:subject;
        bh=MzBx2B/Yx+7wJ0B97M+RZbJ6wstQhmoG2oBl6Gnj+Xs=;
        b=f26JQCnV7GlplqxZVZ687kQaj+PSrJr7QjKul+tfZ5tYrwy9ggdnDt7lxfl9ycVMre
         B1Clmb+kLxWNqRf+dgdDeL5No0r9uOgC17xQsykf5+TZP2b6D4a1qwWoqaUv54PX6exf
         eGNTfXYtqA5MfKzQZytvzNia8FT0OuXmca70HNIL4B4Xp1W0eE8u2wmjoF9szEe/dRu+
         0QF59Yw6lgwnDqZiYDnLtmEdyvMUsMHc78VN5vFgxMSucUeN+kqu6yE45GevwLPwlxhH
         eEezAJqk96zQneRZi/DftUaKzvxdwY8KLDlH7dmHKmo81MQf4Ibh4vMBB+YFTYngRuaf
         0lGw==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=guftr7tn;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id 132si41480887pge.141.2018.11.19.14.00.23;
        Mon, 19 Nov 2018 14:00:38 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1731360AbeKTIZ7 (ORCPT <rfc822;nullbytes00@gmail.com>
        + 99 others); Tue, 20 Nov 2018 03:25:59 -0500
Received: from hqemgate16.nvidia.com ([216.228.121.65]:1619 "EHLO
        hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1730482AbeKTIZ7 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 20 Nov 2018 03:25:59 -0500
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5bf332790003>; Mon, 19 Nov 2018 14:00:25 -0800
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Mon, 19 Nov 2018 14:00:16 -0800
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Mon, 19 Nov 2018 14:00:16 -0800
Received: from [10.26.11.92] (172.20.13.39) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Mon, 19 Nov
 2018 22:00:14 +0000
Subject: Re: [PATCH v1 4/4] ARM: tegra: Clear EMC interrupts on resume from
 LP1 on Tegra30+
To: Dmitry Osipenko <digetx@gmail.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        Peter De Schrijver <pdeschrijver@nvidia.com>
CC: <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>
References: <20180830185404.7224-1-digetx@gmail.com>
 <20180830185404.7224-5-digetx@gmail.com>
From: Jon Hunter <jonathanh@nvidia.com>
Message-ID: <9c085248-41df-c8be-294d-6bf8b95c1085@nvidia.com>
Date: Mon, 19 Nov 2018 22:00:12 +0000
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.2.1
MIME-Version: 1.0
In-Reply-To: <20180830185404.7224-5-digetx@gmail.com>
X-Originating-IP: [172.20.13.39]
X-ClientProxiedBy: HQMAIL103.nvidia.com (172.20.187.11) To
 HQMAIL101.nvidia.com (172.20.187.10)
Content-Type: text/plain; charset="utf-8"
Content-Language: en-US
Content-Transfer-Encoding: 7bit
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1542664825; bh=MzBx2B/Yx+7wJ0B97M+RZbJ6wstQhmoG2oBl6Gnj+Xs=;
        h=X-PGP-Universal:Subject:To:CC:References:From:Message-ID:Date:
         User-Agent:MIME-Version:In-Reply-To:X-Originating-IP:
         X-ClientProxiedBy:Content-Type:Content-Language:
         Content-Transfer-Encoding;
        b=guftr7tnIea3OAUUjK7ZheVsMlex6UsJh+3ML+mysdho/wqME5P/5Mbh7MYUPK/Wk
         aJ2v3eeekWi3tbSFIfAaGX8vvGTnHLt6RtmOCJE7nYaCs3kjLIkH0TRmzyfqZfAhVU
         7MdHTjb3aCR3GlciFdoRu8QlMEld/nQHA920gJ+iXl3NcFrZw5T6msERD2BJ/RwsJ1
         2AzUJmqSWLQ8vDSjOYlSiXHLkHQGq2WYmnwqEWLvmaXlcT0dvjxK9vm+o8emRc7rol
         yIqazTX0kTKXMo1gemlLTUDENINvbNJFp4KrofQ6jx2t2Zr77mxxYHc2wk5GWEUafr
         KWzEqSAyGph3A==
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwBHLkqHMvNbrV1aAA--.4385S3
Authentication-Results: mail-app4; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoW7ArW5Aw13Wr1UCFykCF43Awb_yoW8CFWUpr
	WDCa48Krs8JFsrG34Iqr4fZrW5uF1fJr1a934Fg3yUAw4DX348Wr1FgFW5uF1DWrWkJ34F
	qrZ5tayUW3yqvw7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUmFb7Iv0xC_Zr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1Y
	6r17McIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr4
	1l7I0Y6sxI4wCYjI0SjxkI62AI1cAE67vIY487MxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik2
	6cxK6xAEc7vF6xCjj44lc2xSY4AK6IIF6Fylc2IjII80xcxEwVAKI48JMxvI42IY6xIIjx
	v20xvE14v26F1j6w1UMxvI42IY6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1lcIIF0xvEx4A2
	jsIE14v26rxl6s0DMxvI42IY6I8E87Iv6xkF7I0E14v26rxl6s0DMxAIw28IcxkI7VAKI4
	8JMxAIw28IcVAKzI0EY4vE52x082I5MxCjnVCjjxCrMxC20s026xCaFVCjc4AY6r1j6r4U
	MI8I3I0E5I8CrVAFwI0_Jr0_Jr4lx2IqxVCjr7xvwVAFwI0_JrI_JrWlx4CE17CEb7AF67
	AKxVWUAVWUtwCIc40Y0x0EwIxGrwCI42IY6xAIw20EY4v20xvaj40_Gr0_ZrUvcSsGvfC2
	KfnxnUUI43ZEXa7IU5qQ6PUUUUU==


On 30/08/2018 19:54, Dmitry Osipenko wrote:
> Two interrupts are raised on resume from LP1 on Tegra30+: first is the
> clock change completed interrupt which is set after updating timing
> configuration, second is DLL alarm interrupt which is set when DLL
> starts re-calibration after being reset. Clear these two interrupts
> in the end of exiting from the self-refresh mode for consistency, that
> will also allow to not receive spurious interrupts in the EMC driver
> after resume from suspend.
> 
> Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
> ---
>  arch/arm/mach-tegra/sleep-tegra30.S | 7 +++++++
>  1 file changed, 7 insertions(+)
> 
> diff --git a/arch/arm/mach-tegra/sleep-tegra30.S b/arch/arm/mach-tegra/sleep-tegra30.S
> index 828f6c37afde..78c6e9fb56e7 100644
> --- a/arch/arm/mach-tegra/sleep-tegra30.S
> +++ b/arch/arm/mach-tegra/sleep-tegra30.S
> @@ -26,6 +26,7 @@
>  #include "irammap.h"
>  #include "sleep.h"
>  
> +#define EMC_INTSTATUS			0x0
>  #define EMC_CFG				0xc
>  #define EMC_ADR_CFG			0x10
>  #define EMC_TIMING_CONTROL		0x28
> @@ -44,6 +45,9 @@
>  #define EMC_XM2VTTGENPADCTRL		0x310
>  #define EMC_XM2VTTGENPADCTRL2		0x314
>  
> +#define EMC_CLKCHANGE_COMPLETE_INT	(1 << 4)
> +#define EMC_DLL_ALARM_INT		(1 << 7)
> +
>  #define MC_EMEM_ARB_CFG			0x90
>  
>  #define PMC_CTRL			0x0
> @@ -539,6 +543,9 @@ zcal_done:
>  
>  	emc_timing_update r1, r0
>  
> +	mov	r1, #(EMC_CLKCHANGE_COMPLETE_INT | EMC_DLL_ALARM_INT)
> +	str	r1, [r0, #EMC_INTSTATUS]	@ clear interrupts
> +
>  	/* Tegra114 had dual EMC channel, now config the other one */
>  	cmp	r10, #TEGRA114
>  	bne	__no_dual_emc_chanl
> 

Where are these interrupts enabled? I did not see where they are
enabled. I see that the Tegra24 EMC driver does poll these, but it did
not look like they were enabled. If they are enabled, I wondering if
they should be masked on entering self-refresh?

Cheers
Jon

-- 
nvpublic
