<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="generator" content="rustdoc">
    <title>Instruction Reference</title>

    <link rel="stylesheet" href="./formatting.css">
    
</head>
<body class="rustdoc">
    <!--[if lte IE 8]>
    <div class="warning">
        This old browser is unsupported and will most likely display funky
        things.
    </div>
    <![endif]-->

    <nav class="sidebar">
  <h2 class="location">
    <a href="#">Dynasm-rs reference</a>
  </h2>
  <div class="sidebar-elems">
    <h3>Components</h3>
    <ul class="block crate">
      <li>
        <a href="../language/index.html">Syntax</a>
      </li>
      <li>
        <a href="../dynasm/index.html">Plugin (dynasm)</a>
      </li>
      <li>
        <a href="../dynasmrt/index.html">Runtime (dynasmrt)</a>
      </li>
    </ul>
    <h3>Syntax</h3>
    <ul class="block crate">
      <li>
        <a href="./index.html">Home</a>
      </li>
      <li>
        <a href="./tutorial.html">Tutorial</a>
      </li>
      <li>
        <a href="./langref_common.html">Language</a>
      </li>
      <li>
        <a href="./releasenotes.html">Release Notes</a>
      </li>
    </ul>
    <h3>Architectures</h3>
    <h4>x64/x86</h4>
    <ul class="block crate">
      <li>
        <a href="./langref_x64.html">Language dialect</a>
      </li>
      <li>
        <a href="./instructionref_x64.html">Instruction reference</a>
      </li>
    </ul>
    <h4>aarch64</h4>
    <ul class="block crate">
      <li>
        <a href="./langref_aarch64.html">Language dialect</a>
      </li>
      <li>
        <a href="./instructionref_aarch64.html">Instruction reference</a>
      </li>
    </ul>
    <h4>riscv32/riscv64</h4>
    <ul class="block crate">
      <li>
        <a href="./langref_riscv.html">Language dialect</a>
      </li>
      <li>
        <a href="./instructionref_riscv.html">Instruction reference</a>
      </li>
    </ul>
  </div>
</nav>
<section id="main" class="content mod docblock">

    <h1 class="title">Instruction Reference</h1>
    <h3 id="add"><a class="doc-anchor" href="#add">§</a>add</h3><div class="example-wrap"><pre class="language-insref"><code>add xd, xs1, xs2                                                                                 (RV32/64I)</code></pre></div><h3 id="adduw"><a class="doc-anchor" href="#adduw">§</a>add.uw</h3><div class="example-wrap"><pre class="language-insref"><code>add.uw xd, xs1, xs2                                                                              (RV64Zba)</code></pre></div><h3 id="addi"><a class="doc-anchor" href="#addi">§</a>addi</h3><div class="example-wrap"><pre class="language-insref"><code>addi xd, xs1, simm                                                       (-2048 &lt;= simm &lt;= 2047) (RV32/64I)
addi xd, xs1, &lt;offset&gt;                         (offset is the 12 lowest bits of a 32-bit offset) (RV32/64I)</code></pre></div><h3 id="addiw"><a class="doc-anchor" href="#addiw">§</a>addiw</h3><div class="example-wrap"><pre class="language-insref"><code>addiw xd, xs1, simm                                                      (-2048 &lt;= simm &lt;= 2047) (RV64I)</code></pre></div><h3 id="addw"><a class="doc-anchor" href="#addw">§</a>addw</h3><div class="example-wrap"><pre class="language-insref"><code>addw xd, xs1, xs2                                                                                (RV64I)</code></pre></div><h3 id="aes32dsi"><a class="doc-anchor" href="#aes32dsi">§</a>aes32dsi</h3><div class="example-wrap"><pre class="language-insref"><code>aes32dsi xd, xs1, xs2, uimm                                                        (uimm &lt;= 0x3) (RV32Zk or RV32Zkn or RV32Zknd)</code></pre></div><h3 id="aes32dsmi"><a class="doc-anchor" href="#aes32dsmi">§</a>aes32dsmi</h3><div class="example-wrap"><pre class="language-insref"><code>aes32dsmi xd, xs1, xs2, uimm                                                       (uimm &lt;= 0x3) (RV32Zk or RV32Zkn or RV32Zknd)</code></pre></div><h3 id="aes32esi"><a class="doc-anchor" href="#aes32esi">§</a>aes32esi</h3><div class="example-wrap"><pre class="language-insref"><code>aes32esi xd, xs1, xs2, uimm                                                        (uimm &lt;= 0x3) (RV32Zk or RV32Zkn or RV32Zkne)</code></pre></div><h3 id="aes32esmi"><a class="doc-anchor" href="#aes32esmi">§</a>aes32esmi</h3><div class="example-wrap"><pre class="language-insref"><code>aes32esmi xd, xs1, xs2, uimm                                                       (uimm &lt;= 0x3) (RV32Zk or RV32Zkn or RV32Zkne)</code></pre></div><h3 id="aes64ds"><a class="doc-anchor" href="#aes64ds">§</a>aes64ds</h3><div class="example-wrap"><pre class="language-insref"><code>aes64ds xd, xs1, xs2                                                                             (RV64Zk or RV64Zkn or RV64Zknd)</code></pre></div><h3 id="aes64dsm"><a class="doc-anchor" href="#aes64dsm">§</a>aes64dsm</h3><div class="example-wrap"><pre class="language-insref"><code>aes64dsm xd, xs1, xs2                                                                            (RV64Zk or RV64Zkn or RV64Zknd)</code></pre></div><h3 id="aes64es"><a class="doc-anchor" href="#aes64es">§</a>aes64es</h3><div class="example-wrap"><pre class="language-insref"><code>aes64es xd, xs1, xs2                                                                             (RV64Zk or RV64Zkn or RV64Zkne)</code></pre></div><h3 id="aes64esm"><a class="doc-anchor" href="#aes64esm">§</a>aes64esm</h3><div class="example-wrap"><pre class="language-insref"><code>aes64esm xd, xs1, xs2                                                                            (RV64Zk or RV64Zkn or RV64Zkne)</code></pre></div><h3 id="aes64im"><a class="doc-anchor" href="#aes64im">§</a>aes64im</h3><div class="example-wrap"><pre class="language-insref"><code>aes64im xd, xs1                                                                                  (RV64Zk or RV64Zkn or RV64Zknd)</code></pre></div><h3 id="aes64ks1i"><a class="doc-anchor" href="#aes64ks1i">§</a>aes64ks1i</h3><div class="example-wrap"><pre class="language-insref"><code>aes64ks1i xd, xs1, uimm                                                        (0 &lt;= uimm &lt;= 10) (RV64Zk or RV64Zkn or RV64Zknd or RV64Zkne)</code></pre></div><h3 id="aes64ks2"><a class="doc-anchor" href="#aes64ks2">§</a>aes64ks2</h3><div class="example-wrap"><pre class="language-insref"><code>aes64ks2 xd, xs1, xs2                                                                            (RV64Zk or RV64Zkn or RV64Zknd or RV64Zkne)</code></pre></div><h3 id="amoaddb"><a class="doc-anchor" href="#amoaddb">§</a>amoadd.b</h3><div class="example-wrap"><pre class="language-insref"><code>amoadd.b xd, xs1, [xs2]                                                                          (RV32/64Zabha)</code></pre></div><h3 id="amoaddbaq"><a class="doc-anchor" href="#amoaddbaq">§</a>amoadd.b.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amoadd.b.aq xd, xs1, [xs2]                                                                       (RV32/64Zabha)</code></pre></div><h3 id="amoaddbaqrl"><a class="doc-anchor" href="#amoaddbaqrl">§</a>amoadd.b.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amoadd.b.aqrl xd, xs1, [xs2]                                                                     (RV32/64Zabha)</code></pre></div><h3 id="amoaddbrl"><a class="doc-anchor" href="#amoaddbrl">§</a>amoadd.b.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amoadd.b.rl xd, xs1, [xs2]                                                                       (RV32/64Zabha)</code></pre></div><h3 id="amoaddd"><a class="doc-anchor" href="#amoaddd">§</a>amoadd.d</h3><div class="example-wrap"><pre class="language-insref"><code>amoadd.d xd, xs1, [xs2]                                                                          (RV64A)</code></pre></div><h3 id="amoadddaq"><a class="doc-anchor" href="#amoadddaq">§</a>amoadd.d.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amoadd.d.aq xd, xs1, [xs2]                                                                       (RV64A)</code></pre></div><h3 id="amoadddaqrl"><a class="doc-anchor" href="#amoadddaqrl">§</a>amoadd.d.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amoadd.d.aqrl xd, xs1, [xs2]                                                                     (RV64A)</code></pre></div><h3 id="amoadddrl"><a class="doc-anchor" href="#amoadddrl">§</a>amoadd.d.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amoadd.d.rl xd, xs1, [xs2]                                                                       (RV64A)</code></pre></div><h3 id="amoaddh"><a class="doc-anchor" href="#amoaddh">§</a>amoadd.h</h3><div class="example-wrap"><pre class="language-insref"><code>amoadd.h xd, xs1, [xs2]                                                                          (RV32/64Zabha)</code></pre></div><h3 id="amoaddhaq"><a class="doc-anchor" href="#amoaddhaq">§</a>amoadd.h.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amoadd.h.aq xd, xs1, [xs2]                                                                       (RV32/64Zabha)</code></pre></div><h3 id="amoaddhaqrl"><a class="doc-anchor" href="#amoaddhaqrl">§</a>amoadd.h.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amoadd.h.aqrl xd, xs1, [xs2]                                                                     (RV32/64Zabha)</code></pre></div><h3 id="amoaddhrl"><a class="doc-anchor" href="#amoaddhrl">§</a>amoadd.h.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amoadd.h.rl xd, xs1, [xs2]                                                                       (RV32/64Zabha)</code></pre></div><h3 id="amoaddw"><a class="doc-anchor" href="#amoaddw">§</a>amoadd.w</h3><div class="example-wrap"><pre class="language-insref"><code>amoadd.w xd, xs1, [xs2]                                                                          (RV32/64A)</code></pre></div><h3 id="amoaddwaq"><a class="doc-anchor" href="#amoaddwaq">§</a>amoadd.w.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amoadd.w.aq xd, xs1, [xs2]                                                                       (RV32/64A)</code></pre></div><h3 id="amoaddwaqrl"><a class="doc-anchor" href="#amoaddwaqrl">§</a>amoadd.w.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amoadd.w.aqrl xd, xs1, [xs2]                                                                     (RV32/64A)</code></pre></div><h3 id="amoaddwrl"><a class="doc-anchor" href="#amoaddwrl">§</a>amoadd.w.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amoadd.w.rl xd, xs1, [xs2]                                                                       (RV32/64A)</code></pre></div><h3 id="amoandb"><a class="doc-anchor" href="#amoandb">§</a>amoand.b</h3><div class="example-wrap"><pre class="language-insref"><code>amoand.b xd, xs1, [xs2]                                                                          (RV32/64Zabha)</code></pre></div><h3 id="amoandbaq"><a class="doc-anchor" href="#amoandbaq">§</a>amoand.b.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amoand.b.aq xd, xs1, [xs2]                                                                       (RV32/64Zabha)</code></pre></div><h3 id="amoandbaqrl"><a class="doc-anchor" href="#amoandbaqrl">§</a>amoand.b.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amoand.b.aqrl xd, xs1, [xs2]                                                                     (RV32/64Zabha)</code></pre></div><h3 id="amoandbrl"><a class="doc-anchor" href="#amoandbrl">§</a>amoand.b.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amoand.b.rl xd, xs1, [xs2]                                                                       (RV32/64Zabha)</code></pre></div><h3 id="amoandd"><a class="doc-anchor" href="#amoandd">§</a>amoand.d</h3><div class="example-wrap"><pre class="language-insref"><code>amoand.d xd, xs1, [xs2]                                                                          (RV64A)</code></pre></div><h3 id="amoanddaq"><a class="doc-anchor" href="#amoanddaq">§</a>amoand.d.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amoand.d.aq xd, xs1, [xs2]                                                                       (RV64A)</code></pre></div><h3 id="amoanddaqrl"><a class="doc-anchor" href="#amoanddaqrl">§</a>amoand.d.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amoand.d.aqrl xd, xs1, [xs2]                                                                     (RV64A)</code></pre></div><h3 id="amoanddrl"><a class="doc-anchor" href="#amoanddrl">§</a>amoand.d.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amoand.d.rl xd, xs1, [xs2]                                                                       (RV64A)</code></pre></div><h3 id="amoandh"><a class="doc-anchor" href="#amoandh">§</a>amoand.h</h3><div class="example-wrap"><pre class="language-insref"><code>amoand.h xd, xs1, [xs2]                                                                          (RV32/64Zabha)</code></pre></div><h3 id="amoandhaq"><a class="doc-anchor" href="#amoandhaq">§</a>amoand.h.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amoand.h.aq xd, xs1, [xs2]                                                                       (RV32/64Zabha)</code></pre></div><h3 id="amoandhaqrl"><a class="doc-anchor" href="#amoandhaqrl">§</a>amoand.h.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amoand.h.aqrl xd, xs1, [xs2]                                                                     (RV32/64Zabha)</code></pre></div><h3 id="amoandhrl"><a class="doc-anchor" href="#amoandhrl">§</a>amoand.h.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amoand.h.rl xd, xs1, [xs2]                                                                       (RV32/64Zabha)</code></pre></div><h3 id="amoandw"><a class="doc-anchor" href="#amoandw">§</a>amoand.w</h3><div class="example-wrap"><pre class="language-insref"><code>amoand.w xd, xs1, [xs2]                                                                          (RV32/64A)</code></pre></div><h3 id="amoandwaq"><a class="doc-anchor" href="#amoandwaq">§</a>amoand.w.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amoand.w.aq xd, xs1, [xs2]                                                                       (RV32/64A)</code></pre></div><h3 id="amoandwaqrl"><a class="doc-anchor" href="#amoandwaqrl">§</a>amoand.w.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amoand.w.aqrl xd, xs1, [xs2]                                                                     (RV32/64A)</code></pre></div><h3 id="amoandwrl"><a class="doc-anchor" href="#amoandwrl">§</a>amoand.w.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amoand.w.rl xd, xs1, [xs2]                                                                       (RV32/64A)</code></pre></div><h3 id="amocasb"><a class="doc-anchor" href="#amocasb">§</a>amocas.b</h3><div class="example-wrap"><pre class="language-insref"><code>amocas.b xd, xs1, [xs2]                                                                          (RV32/64Zabha_Zacas)</code></pre></div><h3 id="amocasbaq"><a class="doc-anchor" href="#amocasbaq">§</a>amocas.b.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amocas.b.aq xd, xs1, [xs2]                                                                       (RV32/64Zabha_Zacas)</code></pre></div><h3 id="amocasbaqrl"><a class="doc-anchor" href="#amocasbaqrl">§</a>amocas.b.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amocas.b.aqrl xd, xs1, [xs2]                                                                     (RV32/64Zabha_Zacas)</code></pre></div><h3 id="amocasbrl"><a class="doc-anchor" href="#amocasbrl">§</a>amocas.b.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amocas.b.rl xd, xs1, [xs2]                                                                       (RV32/64Zabha_Zacas)</code></pre></div><h3 id="amocasd"><a class="doc-anchor" href="#amocasd">§</a>amocas.d</h3><div class="example-wrap"><pre class="language-insref"><code>amocas.d xd, xs1, [xs2]                                                  (d is even, s1 is even) (RV32Zacas)
amocas.d xd, xs1, [xs2]                                                                          (RV64Zacas)</code></pre></div><h3 id="amocasdaq"><a class="doc-anchor" href="#amocasdaq">§</a>amocas.d.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amocas.d.aq xd, xs1, [xs2]                                               (d is even, s1 is even) (RV32Zacas)
amocas.d.aq xd, xs1, [xs2]                                                                       (RV64Zacas)</code></pre></div><h3 id="amocasdaqrl"><a class="doc-anchor" href="#amocasdaqrl">§</a>amocas.d.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amocas.d.aqrl xd, xs1, [xs2]                                             (d is even, s1 is even) (RV32Zacas)
amocas.d.aqrl xd, xs1, [xs2]                                                                     (RV64Zacas)</code></pre></div><h3 id="amocasdrl"><a class="doc-anchor" href="#amocasdrl">§</a>amocas.d.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amocas.d.rl xd, xs1, [xs2]                                               (d is even, s1 is even) (RV32Zacas)
amocas.d.rl xd, xs1, [xs2]                                                                       (RV64Zacas)</code></pre></div><h3 id="amocash"><a class="doc-anchor" href="#amocash">§</a>amocas.h</h3><div class="example-wrap"><pre class="language-insref"><code>amocas.h xd, xs1, [xs2]                                                                          (RV32/64Zabha_Zacas)</code></pre></div><h3 id="amocashaq"><a class="doc-anchor" href="#amocashaq">§</a>amocas.h.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amocas.h.aq xd, xs1, [xs2]                                                                       (RV32/64Zabha_Zacas)</code></pre></div><h3 id="amocashaqrl"><a class="doc-anchor" href="#amocashaqrl">§</a>amocas.h.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amocas.h.aqrl xd, xs1, [xs2]                                                                     (RV32/64Zabha_Zacas)</code></pre></div><h3 id="amocashrl"><a class="doc-anchor" href="#amocashrl">§</a>amocas.h.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amocas.h.rl xd, xs1, [xs2]                                                                       (RV32/64Zabha_Zacas)</code></pre></div><h3 id="amocasq"><a class="doc-anchor" href="#amocasq">§</a>amocas.q</h3><div class="example-wrap"><pre class="language-insref"><code>amocas.q xd, xs1, [xs2]                                                  (d is even, s1 is even) (RV64Zacas)</code></pre></div><h3 id="amocasqaq"><a class="doc-anchor" href="#amocasqaq">§</a>amocas.q.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amocas.q.aq xd, xs1, [xs2]                                               (d is even, s1 is even) (RV64Zacas)</code></pre></div><h3 id="amocasqaqrl"><a class="doc-anchor" href="#amocasqaqrl">§</a>amocas.q.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amocas.q.aqrl xd, xs1, [xs2]                                             (d is even, s1 is even) (RV64Zacas)</code></pre></div><h3 id="amocasqrl"><a class="doc-anchor" href="#amocasqrl">§</a>amocas.q.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amocas.q.rl xd, xs1, [xs2]                                               (d is even, s1 is even) (RV64Zacas)</code></pre></div><h3 id="amocasw"><a class="doc-anchor" href="#amocasw">§</a>amocas.w</h3><div class="example-wrap"><pre class="language-insref"><code>amocas.w xd, xs1, [xs2]                                                                          (RV32/64Zacas)</code></pre></div><h3 id="amocaswaq"><a class="doc-anchor" href="#amocaswaq">§</a>amocas.w.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amocas.w.aq xd, xs1, [xs2]                                                                       (RV32/64Zacas)</code></pre></div><h3 id="amocaswaqrl"><a class="doc-anchor" href="#amocaswaqrl">§</a>amocas.w.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amocas.w.aqrl xd, xs1, [xs2]                                                                     (RV32/64Zacas)</code></pre></div><h3 id="amocaswrl"><a class="doc-anchor" href="#amocaswrl">§</a>amocas.w.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amocas.w.rl xd, xs1, [xs2]                                                                       (RV32/64Zacas)</code></pre></div><h3 id="amomaxb"><a class="doc-anchor" href="#amomaxb">§</a>amomax.b</h3><div class="example-wrap"><pre class="language-insref"><code>amomax.b xd, xs1, [xs2]                                                                          (RV32/64Zabha)</code></pre></div><h3 id="amomaxbaq"><a class="doc-anchor" href="#amomaxbaq">§</a>amomax.b.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amomax.b.aq xd, xs1, [xs2]                                                                       (RV32/64Zabha)</code></pre></div><h3 id="amomaxbaqrl"><a class="doc-anchor" href="#amomaxbaqrl">§</a>amomax.b.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amomax.b.aqrl xd, xs1, [xs2]                                                                     (RV32/64Zabha)</code></pre></div><h3 id="amomaxbrl"><a class="doc-anchor" href="#amomaxbrl">§</a>amomax.b.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amomax.b.rl xd, xs1, [xs2]                                                                       (RV32/64Zabha)</code></pre></div><h3 id="amomaxd"><a class="doc-anchor" href="#amomaxd">§</a>amomax.d</h3><div class="example-wrap"><pre class="language-insref"><code>amomax.d xd, xs1, [xs2]                                                                          (RV64A)</code></pre></div><h3 id="amomaxdaq"><a class="doc-anchor" href="#amomaxdaq">§</a>amomax.d.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amomax.d.aq xd, xs1, [xs2]                                                                       (RV64A)</code></pre></div><h3 id="amomaxdaqrl"><a class="doc-anchor" href="#amomaxdaqrl">§</a>amomax.d.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amomax.d.aqrl xd, xs1, [xs2]                                                                     (RV64A)</code></pre></div><h3 id="amomaxdrl"><a class="doc-anchor" href="#amomaxdrl">§</a>amomax.d.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amomax.d.rl xd, xs1, [xs2]                                                                       (RV64A)</code></pre></div><h3 id="amomaxh"><a class="doc-anchor" href="#amomaxh">§</a>amomax.h</h3><div class="example-wrap"><pre class="language-insref"><code>amomax.h xd, xs1, [xs2]                                                                          (RV32/64Zabha)</code></pre></div><h3 id="amomaxhaq"><a class="doc-anchor" href="#amomaxhaq">§</a>amomax.h.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amomax.h.aq xd, xs1, [xs2]                                                                       (RV32/64Zabha)</code></pre></div><h3 id="amomaxhaqrl"><a class="doc-anchor" href="#amomaxhaqrl">§</a>amomax.h.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amomax.h.aqrl xd, xs1, [xs2]                                                                     (RV32/64Zabha)</code></pre></div><h3 id="amomaxhrl"><a class="doc-anchor" href="#amomaxhrl">§</a>amomax.h.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amomax.h.rl xd, xs1, [xs2]                                                                       (RV32/64Zabha)</code></pre></div><h3 id="amomaxw"><a class="doc-anchor" href="#amomaxw">§</a>amomax.w</h3><div class="example-wrap"><pre class="language-insref"><code>amomax.w xd, xs1, [xs2]                                                                          (RV32/64A)</code></pre></div><h3 id="amomaxwaq"><a class="doc-anchor" href="#amomaxwaq">§</a>amomax.w.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amomax.w.aq xd, xs1, [xs2]                                                                       (RV32/64A)</code></pre></div><h3 id="amomaxwaqrl"><a class="doc-anchor" href="#amomaxwaqrl">§</a>amomax.w.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amomax.w.aqrl xd, xs1, [xs2]                                                                     (RV32/64A)</code></pre></div><h3 id="amomaxwrl"><a class="doc-anchor" href="#amomaxwrl">§</a>amomax.w.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amomax.w.rl xd, xs1, [xs2]                                                                       (RV32/64A)</code></pre></div><h3 id="amomaxub"><a class="doc-anchor" href="#amomaxub">§</a>amomaxu.b</h3><div class="example-wrap"><pre class="language-insref"><code>amomaxu.b xd, xs1, [xs2]                                                                         (RV32/64Zabha)</code></pre></div><h3 id="amomaxubaq"><a class="doc-anchor" href="#amomaxubaq">§</a>amomaxu.b.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amomaxu.b.aq xd, xs1, [xs2]                                                                      (RV32/64Zabha)</code></pre></div><h3 id="amomaxubaqrl"><a class="doc-anchor" href="#amomaxubaqrl">§</a>amomaxu.b.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amomaxu.b.aqrl xd, xs1, [xs2]                                                                    (RV32/64Zabha)</code></pre></div><h3 id="amomaxubrl"><a class="doc-anchor" href="#amomaxubrl">§</a>amomaxu.b.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amomaxu.b.rl xd, xs1, [xs2]                                                                      (RV32/64Zabha)</code></pre></div><h3 id="amomaxud"><a class="doc-anchor" href="#amomaxud">§</a>amomaxu.d</h3><div class="example-wrap"><pre class="language-insref"><code>amomaxu.d xd, xs1, [xs2]                                                                         (RV64A)</code></pre></div><h3 id="amomaxudaq"><a class="doc-anchor" href="#amomaxudaq">§</a>amomaxu.d.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amomaxu.d.aq xd, xs1, [xs2]                                                                      (RV64A)</code></pre></div><h3 id="amomaxudaqrl"><a class="doc-anchor" href="#amomaxudaqrl">§</a>amomaxu.d.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amomaxu.d.aqrl xd, xs1, [xs2]                                                                    (RV64A)</code></pre></div><h3 id="amomaxudrl"><a class="doc-anchor" href="#amomaxudrl">§</a>amomaxu.d.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amomaxu.d.rl xd, xs1, [xs2]                                                                      (RV64A)</code></pre></div><h3 id="amomaxuh"><a class="doc-anchor" href="#amomaxuh">§</a>amomaxu.h</h3><div class="example-wrap"><pre class="language-insref"><code>amomaxu.h xd, xs1, [xs2]                                                                         (RV32/64Zabha)</code></pre></div><h3 id="amomaxuhaq"><a class="doc-anchor" href="#amomaxuhaq">§</a>amomaxu.h.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amomaxu.h.aq xd, xs1, [xs2]                                                                      (RV32/64Zabha)</code></pre></div><h3 id="amomaxuhaqrl"><a class="doc-anchor" href="#amomaxuhaqrl">§</a>amomaxu.h.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amomaxu.h.aqrl xd, xs1, [xs2]                                                                    (RV32/64Zabha)</code></pre></div><h3 id="amomaxuhrl"><a class="doc-anchor" href="#amomaxuhrl">§</a>amomaxu.h.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amomaxu.h.rl xd, xs1, [xs2]                                                                      (RV32/64Zabha)</code></pre></div><h3 id="amomaxuw"><a class="doc-anchor" href="#amomaxuw">§</a>amomaxu.w</h3><div class="example-wrap"><pre class="language-insref"><code>amomaxu.w xd, xs1, [xs2]                                                                         (RV32/64A)</code></pre></div><h3 id="amomaxuwaq"><a class="doc-anchor" href="#amomaxuwaq">§</a>amomaxu.w.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amomaxu.w.aq xd, xs1, [xs2]                                                                      (RV32/64A)</code></pre></div><h3 id="amomaxuwaqrl"><a class="doc-anchor" href="#amomaxuwaqrl">§</a>amomaxu.w.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amomaxu.w.aqrl xd, xs1, [xs2]                                                                    (RV32/64A)</code></pre></div><h3 id="amomaxuwrl"><a class="doc-anchor" href="#amomaxuwrl">§</a>amomaxu.w.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amomaxu.w.rl xd, xs1, [xs2]                                                                      (RV32/64A)</code></pre></div><h3 id="amominb"><a class="doc-anchor" href="#amominb">§</a>amomin.b</h3><div class="example-wrap"><pre class="language-insref"><code>amomin.b xd, xs1, [xs2]                                                                          (RV32/64Zabha)</code></pre></div><h3 id="amominbaq"><a class="doc-anchor" href="#amominbaq">§</a>amomin.b.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amomin.b.aq xd, xs1, [xs2]                                                                       (RV32/64Zabha)</code></pre></div><h3 id="amominbaqrl"><a class="doc-anchor" href="#amominbaqrl">§</a>amomin.b.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amomin.b.aqrl xd, xs1, [xs2]                                                                     (RV32/64Zabha)</code></pre></div><h3 id="amominbrl"><a class="doc-anchor" href="#amominbrl">§</a>amomin.b.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amomin.b.rl xd, xs1, [xs2]                                                                       (RV32/64Zabha)</code></pre></div><h3 id="amomind"><a class="doc-anchor" href="#amomind">§</a>amomin.d</h3><div class="example-wrap"><pre class="language-insref"><code>amomin.d xd, xs1, [xs2]                                                                          (RV64A)</code></pre></div><h3 id="amomindaq"><a class="doc-anchor" href="#amomindaq">§</a>amomin.d.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amomin.d.aq xd, xs1, [xs2]                                                                       (RV64A)</code></pre></div><h3 id="amomindaqrl"><a class="doc-anchor" href="#amomindaqrl">§</a>amomin.d.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amomin.d.aqrl xd, xs1, [xs2]                                                                     (RV64A)</code></pre></div><h3 id="amomindrl"><a class="doc-anchor" href="#amomindrl">§</a>amomin.d.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amomin.d.rl xd, xs1, [xs2]                                                                       (RV64A)</code></pre></div><h3 id="amominh"><a class="doc-anchor" href="#amominh">§</a>amomin.h</h3><div class="example-wrap"><pre class="language-insref"><code>amomin.h xd, xs1, [xs2]                                                                          (RV32/64Zabha)</code></pre></div><h3 id="amominhaq"><a class="doc-anchor" href="#amominhaq">§</a>amomin.h.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amomin.h.aq xd, xs1, [xs2]                                                                       (RV32/64Zabha)</code></pre></div><h3 id="amominhaqrl"><a class="doc-anchor" href="#amominhaqrl">§</a>amomin.h.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amomin.h.aqrl xd, xs1, [xs2]                                                                     (RV32/64Zabha)</code></pre></div><h3 id="amominhrl"><a class="doc-anchor" href="#amominhrl">§</a>amomin.h.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amomin.h.rl xd, xs1, [xs2]                                                                       (RV32/64Zabha)</code></pre></div><h3 id="amominw"><a class="doc-anchor" href="#amominw">§</a>amomin.w</h3><div class="example-wrap"><pre class="language-insref"><code>amomin.w xd, xs1, [xs2]                                                                          (RV32/64A)</code></pre></div><h3 id="amominwaq"><a class="doc-anchor" href="#amominwaq">§</a>amomin.w.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amomin.w.aq xd, xs1, [xs2]                                                                       (RV32/64A)</code></pre></div><h3 id="amominwaqrl"><a class="doc-anchor" href="#amominwaqrl">§</a>amomin.w.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amomin.w.aqrl xd, xs1, [xs2]                                                                     (RV32/64A)</code></pre></div><h3 id="amominwrl"><a class="doc-anchor" href="#amominwrl">§</a>amomin.w.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amomin.w.rl xd, xs1, [xs2]                                                                       (RV32/64A)</code></pre></div><h3 id="amominub"><a class="doc-anchor" href="#amominub">§</a>amominu.b</h3><div class="example-wrap"><pre class="language-insref"><code>amominu.b xd, xs1, [xs2]                                                                         (RV32/64Zabha)</code></pre></div><h3 id="amominubaq"><a class="doc-anchor" href="#amominubaq">§</a>amominu.b.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amominu.b.aq xd, xs1, [xs2]                                                                      (RV32/64Zabha)</code></pre></div><h3 id="amominubaqrl"><a class="doc-anchor" href="#amominubaqrl">§</a>amominu.b.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amominu.b.aqrl xd, xs1, [xs2]                                                                    (RV32/64Zabha)</code></pre></div><h3 id="amominubrl"><a class="doc-anchor" href="#amominubrl">§</a>amominu.b.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amominu.b.rl xd, xs1, [xs2]                                                                      (RV32/64Zabha)</code></pre></div><h3 id="amominud"><a class="doc-anchor" href="#amominud">§</a>amominu.d</h3><div class="example-wrap"><pre class="language-insref"><code>amominu.d xd, xs1, [xs2]                                                                         (RV64A)</code></pre></div><h3 id="amominudaq"><a class="doc-anchor" href="#amominudaq">§</a>amominu.d.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amominu.d.aq xd, xs1, [xs2]                                                                      (RV64A)</code></pre></div><h3 id="amominudaqrl"><a class="doc-anchor" href="#amominudaqrl">§</a>amominu.d.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amominu.d.aqrl xd, xs1, [xs2]                                                                    (RV64A)</code></pre></div><h3 id="amominudrl"><a class="doc-anchor" href="#amominudrl">§</a>amominu.d.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amominu.d.rl xd, xs1, [xs2]                                                                      (RV64A)</code></pre></div><h3 id="amominuh"><a class="doc-anchor" href="#amominuh">§</a>amominu.h</h3><div class="example-wrap"><pre class="language-insref"><code>amominu.h xd, xs1, [xs2]                                                                         (RV32/64Zabha)</code></pre></div><h3 id="amominuhaq"><a class="doc-anchor" href="#amominuhaq">§</a>amominu.h.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amominu.h.aq xd, xs1, [xs2]                                                                      (RV32/64Zabha)</code></pre></div><h3 id="amominuhaqrl"><a class="doc-anchor" href="#amominuhaqrl">§</a>amominu.h.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amominu.h.aqrl xd, xs1, [xs2]                                                                    (RV32/64Zabha)</code></pre></div><h3 id="amominuhrl"><a class="doc-anchor" href="#amominuhrl">§</a>amominu.h.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amominu.h.rl xd, xs1, [xs2]                                                                      (RV32/64Zabha)</code></pre></div><h3 id="amominuw"><a class="doc-anchor" href="#amominuw">§</a>amominu.w</h3><div class="example-wrap"><pre class="language-insref"><code>amominu.w xd, xs1, [xs2]                                                                         (RV32/64A)</code></pre></div><h3 id="amominuwaq"><a class="doc-anchor" href="#amominuwaq">§</a>amominu.w.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amominu.w.aq xd, xs1, [xs2]                                                                      (RV32/64A)</code></pre></div><h3 id="amominuwaqrl"><a class="doc-anchor" href="#amominuwaqrl">§</a>amominu.w.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amominu.w.aqrl xd, xs1, [xs2]                                                                    (RV32/64A)</code></pre></div><h3 id="amominuwrl"><a class="doc-anchor" href="#amominuwrl">§</a>amominu.w.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amominu.w.rl xd, xs1, [xs2]                                                                      (RV32/64A)</code></pre></div><h3 id="amoorb"><a class="doc-anchor" href="#amoorb">§</a>amoor.b</h3><div class="example-wrap"><pre class="language-insref"><code>amoor.b xd, xs1, [xs2]                                                                           (RV32/64Zabha)</code></pre></div><h3 id="amoorbaq"><a class="doc-anchor" href="#amoorbaq">§</a>amoor.b.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amoor.b.aq xd, xs1, [xs2]                                                                        (RV32/64Zabha)</code></pre></div><h3 id="amoorbaqrl"><a class="doc-anchor" href="#amoorbaqrl">§</a>amoor.b.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amoor.b.aqrl xd, xs1, [xs2]                                                                      (RV32/64Zabha)</code></pre></div><h3 id="amoorbrl"><a class="doc-anchor" href="#amoorbrl">§</a>amoor.b.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amoor.b.rl xd, xs1, [xs2]                                                                        (RV32/64Zabha)</code></pre></div><h3 id="amoord"><a class="doc-anchor" href="#amoord">§</a>amoor.d</h3><div class="example-wrap"><pre class="language-insref"><code>amoor.d xd, xs1, [xs2]                                                                           (RV64A)</code></pre></div><h3 id="amoordaq"><a class="doc-anchor" href="#amoordaq">§</a>amoor.d.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amoor.d.aq xd, xs1, [xs2]                                                                        (RV64A)</code></pre></div><h3 id="amoordaqrl"><a class="doc-anchor" href="#amoordaqrl">§</a>amoor.d.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amoor.d.aqrl xd, xs1, [xs2]                                                                      (RV64A)</code></pre></div><h3 id="amoordrl"><a class="doc-anchor" href="#amoordrl">§</a>amoor.d.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amoor.d.rl xd, xs1, [xs2]                                                                        (RV64A)</code></pre></div><h3 id="amoorh"><a class="doc-anchor" href="#amoorh">§</a>amoor.h</h3><div class="example-wrap"><pre class="language-insref"><code>amoor.h xd, xs1, [xs2]                                                                           (RV32/64Zabha)</code></pre></div><h3 id="amoorhaq"><a class="doc-anchor" href="#amoorhaq">§</a>amoor.h.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amoor.h.aq xd, xs1, [xs2]                                                                        (RV32/64Zabha)</code></pre></div><h3 id="amoorhaqrl"><a class="doc-anchor" href="#amoorhaqrl">§</a>amoor.h.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amoor.h.aqrl xd, xs1, [xs2]                                                                      (RV32/64Zabha)</code></pre></div><h3 id="amoorhrl"><a class="doc-anchor" href="#amoorhrl">§</a>amoor.h.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amoor.h.rl xd, xs1, [xs2]                                                                        (RV32/64Zabha)</code></pre></div><h3 id="amoorw"><a class="doc-anchor" href="#amoorw">§</a>amoor.w</h3><div class="example-wrap"><pre class="language-insref"><code>amoor.w xd, xs1, [xs2]                                                                           (RV32/64A)</code></pre></div><h3 id="amoorwaq"><a class="doc-anchor" href="#amoorwaq">§</a>amoor.w.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amoor.w.aq xd, xs1, [xs2]                                                                        (RV32/64A)</code></pre></div><h3 id="amoorwaqrl"><a class="doc-anchor" href="#amoorwaqrl">§</a>amoor.w.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amoor.w.aqrl xd, xs1, [xs2]                                                                      (RV32/64A)</code></pre></div><h3 id="amoorwrl"><a class="doc-anchor" href="#amoorwrl">§</a>amoor.w.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amoor.w.rl xd, xs1, [xs2]                                                                        (RV32/64A)</code></pre></div><h3 id="amoswapb"><a class="doc-anchor" href="#amoswapb">§</a>amoswap.b</h3><div class="example-wrap"><pre class="language-insref"><code>amoswap.b xd, xs1, [xs2]                                                                         (RV32/64Zabha)</code></pre></div><h3 id="amoswapbaq"><a class="doc-anchor" href="#amoswapbaq">§</a>amoswap.b.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amoswap.b.aq xd, xs1, [xs2]                                                                      (RV32/64Zabha)</code></pre></div><h3 id="amoswapbaqrl"><a class="doc-anchor" href="#amoswapbaqrl">§</a>amoswap.b.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amoswap.b.aqrl xd, xs1, [xs2]                                                                    (RV32/64Zabha)</code></pre></div><h3 id="amoswapbrl"><a class="doc-anchor" href="#amoswapbrl">§</a>amoswap.b.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amoswap.b.rl xd, xs1, [xs2]                                                                      (RV32/64Zabha)</code></pre></div><h3 id="amoswapd"><a class="doc-anchor" href="#amoswapd">§</a>amoswap.d</h3><div class="example-wrap"><pre class="language-insref"><code>amoswap.d xd, xs1, [xs2]                                                                         (RV64A)</code></pre></div><h3 id="amoswapdaq"><a class="doc-anchor" href="#amoswapdaq">§</a>amoswap.d.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amoswap.d.aq xd, xs1, [xs2]                                                                      (RV64A)</code></pre></div><h3 id="amoswapdaqrl"><a class="doc-anchor" href="#amoswapdaqrl">§</a>amoswap.d.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amoswap.d.aqrl xd, xs1, [xs2]                                                                    (RV64A)</code></pre></div><h3 id="amoswapdrl"><a class="doc-anchor" href="#amoswapdrl">§</a>amoswap.d.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amoswap.d.rl xd, xs1, [xs2]                                                                      (RV64A)</code></pre></div><h3 id="amoswaph"><a class="doc-anchor" href="#amoswaph">§</a>amoswap.h</h3><div class="example-wrap"><pre class="language-insref"><code>amoswap.h xd, xs1, [xs2]                                                                         (RV32/64Zabha)</code></pre></div><h3 id="amoswaphaq"><a class="doc-anchor" href="#amoswaphaq">§</a>amoswap.h.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amoswap.h.aq xd, xs1, [xs2]                                                                      (RV32/64Zabha)</code></pre></div><h3 id="amoswaphaqrl"><a class="doc-anchor" href="#amoswaphaqrl">§</a>amoswap.h.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amoswap.h.aqrl xd, xs1, [xs2]                                                                    (RV32/64Zabha)</code></pre></div><h3 id="amoswaphrl"><a class="doc-anchor" href="#amoswaphrl">§</a>amoswap.h.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amoswap.h.rl xd, xs1, [xs2]                                                                      (RV32/64Zabha)</code></pre></div><h3 id="amoswapw"><a class="doc-anchor" href="#amoswapw">§</a>amoswap.w</h3><div class="example-wrap"><pre class="language-insref"><code>amoswap.w xd, xs1, [xs2]                                                                         (RV32/64A)</code></pre></div><h3 id="amoswapwaq"><a class="doc-anchor" href="#amoswapwaq">§</a>amoswap.w.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amoswap.w.aq xd, xs1, [xs2]                                                                      (RV32/64A)</code></pre></div><h3 id="amoswapwaqrl"><a class="doc-anchor" href="#amoswapwaqrl">§</a>amoswap.w.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amoswap.w.aqrl xd, xs1, [xs2]                                                                    (RV32/64A)</code></pre></div><h3 id="amoswapwrl"><a class="doc-anchor" href="#amoswapwrl">§</a>amoswap.w.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amoswap.w.rl xd, xs1, [xs2]                                                                      (RV32/64A)</code></pre></div><h3 id="amoxorb"><a class="doc-anchor" href="#amoxorb">§</a>amoxor.b</h3><div class="example-wrap"><pre class="language-insref"><code>amoxor.b xd, xs1, [xs2]                                                                          (RV32/64Zabha)</code></pre></div><h3 id="amoxorbaq"><a class="doc-anchor" href="#amoxorbaq">§</a>amoxor.b.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amoxor.b.aq xd, xs1, [xs2]                                                                       (RV32/64Zabha)</code></pre></div><h3 id="amoxorbaqrl"><a class="doc-anchor" href="#amoxorbaqrl">§</a>amoxor.b.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amoxor.b.aqrl xd, xs1, [xs2]                                                                     (RV32/64Zabha)</code></pre></div><h3 id="amoxorbrl"><a class="doc-anchor" href="#amoxorbrl">§</a>amoxor.b.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amoxor.b.rl xd, xs1, [xs2]                                                                       (RV32/64Zabha)</code></pre></div><h3 id="amoxord"><a class="doc-anchor" href="#amoxord">§</a>amoxor.d</h3><div class="example-wrap"><pre class="language-insref"><code>amoxor.d xd, xs1, [xs2]                                                                          (RV64A)</code></pre></div><h3 id="amoxordaq"><a class="doc-anchor" href="#amoxordaq">§</a>amoxor.d.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amoxor.d.aq xd, xs1, [xs2]                                                                       (RV64A)</code></pre></div><h3 id="amoxordaqrl"><a class="doc-anchor" href="#amoxordaqrl">§</a>amoxor.d.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amoxor.d.aqrl xd, xs1, [xs2]                                                                     (RV64A)</code></pre></div><h3 id="amoxordrl"><a class="doc-anchor" href="#amoxordrl">§</a>amoxor.d.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amoxor.d.rl xd, xs1, [xs2]                                                                       (RV64A)</code></pre></div><h3 id="amoxorh"><a class="doc-anchor" href="#amoxorh">§</a>amoxor.h</h3><div class="example-wrap"><pre class="language-insref"><code>amoxor.h xd, xs1, [xs2]                                                                          (RV32/64Zabha)</code></pre></div><h3 id="amoxorhaq"><a class="doc-anchor" href="#amoxorhaq">§</a>amoxor.h.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amoxor.h.aq xd, xs1, [xs2]                                                                       (RV32/64Zabha)</code></pre></div><h3 id="amoxorhaqrl"><a class="doc-anchor" href="#amoxorhaqrl">§</a>amoxor.h.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amoxor.h.aqrl xd, xs1, [xs2]                                                                     (RV32/64Zabha)</code></pre></div><h3 id="amoxorhrl"><a class="doc-anchor" href="#amoxorhrl">§</a>amoxor.h.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amoxor.h.rl xd, xs1, [xs2]                                                                       (RV32/64Zabha)</code></pre></div><h3 id="amoxorw"><a class="doc-anchor" href="#amoxorw">§</a>amoxor.w</h3><div class="example-wrap"><pre class="language-insref"><code>amoxor.w xd, xs1, [xs2]                                                                          (RV32/64A)</code></pre></div><h3 id="amoxorwaq"><a class="doc-anchor" href="#amoxorwaq">§</a>amoxor.w.aq</h3><div class="example-wrap"><pre class="language-insref"><code>amoxor.w.aq xd, xs1, [xs2]                                                                       (RV32/64A)</code></pre></div><h3 id="amoxorwaqrl"><a class="doc-anchor" href="#amoxorwaqrl">§</a>amoxor.w.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>amoxor.w.aqrl xd, xs1, [xs2]                                                                     (RV32/64A)</code></pre></div><h3 id="amoxorwrl"><a class="doc-anchor" href="#amoxorwrl">§</a>amoxor.w.rl</h3><div class="example-wrap"><pre class="language-insref"><code>amoxor.w.rl xd, xs1, [xs2]                                                                       (RV32/64A)</code></pre></div><h3 id="and"><a class="doc-anchor" href="#and">§</a>and</h3><div class="example-wrap"><pre class="language-insref"><code>and xd, xs1, xs2                                                                                 (RV32/64I)</code></pre></div><h3 id="andi"><a class="doc-anchor" href="#andi">§</a>andi</h3><div class="example-wrap"><pre class="language-insref"><code>andi xd, xs1, simm                                                       (-2048 &lt;= simm &lt;= 2047) (RV32/64I)</code></pre></div><h3 id="andn"><a class="doc-anchor" href="#andn">§</a>andn</h3><div class="example-wrap"><pre class="language-insref"><code>andn xd, xs1, xs2                                                                                (RV32/64Zbb or RV32/64Zbkb or RV32/64Zk or RV32/64Zkn or RV32/64Zks)</code></pre></div><h3 id="auipc"><a class="doc-anchor" href="#auipc">§</a>auipc</h3><div class="example-wrap"><pre class="language-insref"><code>auipc xd, &lt;offset&gt;                            (offset is the 20 highest bits of a 32-bit offset) (RV32/64I)</code></pre></div><h3 id="bclr"><a class="doc-anchor" href="#bclr">§</a>bclr</h3><div class="example-wrap"><pre class="language-insref"><code>bclr xd, xs1, xs2                                                                                (RV32/64Zbs)</code></pre></div><h3 id="bclri"><a class="doc-anchor" href="#bclri">§</a>bclri</h3><div class="example-wrap"><pre class="language-insref"><code>bclri xd, xs1, uimm                                                               (uimm &lt;= 0x1F) (RV32Zbs)
bclri xd, xs1, uimm                                                               (uimm &lt;= 0x3F) (RV64Zbs)</code></pre></div><h3 id="beq"><a class="doc-anchor" href="#beq">§</a>beq</h3><div class="example-wrap"><pre class="language-insref"><code>beq xd, xs1, &lt;offset&gt;                                         (offset is 11 bit, 2-byte aligned) (RV32/64I)</code></pre></div><h3 id="beqz"><a class="doc-anchor" href="#beqz">§</a>beqz</h3><div class="example-wrap"><pre class="language-insref"><code>beqz xd, &lt;offset&gt;                                             (offset is 11 bit, 2-byte aligned) (RV32/64I)</code></pre></div><h3 id="bext"><a class="doc-anchor" href="#bext">§</a>bext</h3><div class="example-wrap"><pre class="language-insref"><code>bext xd, xs1, xs2                                                                                (RV32/64Zbs)</code></pre></div><h3 id="bexti"><a class="doc-anchor" href="#bexti">§</a>bexti</h3><div class="example-wrap"><pre class="language-insref"><code>bexti xd, xs1, uimm                                                               (uimm &lt;= 0x1F) (RV32Zbs)
bexti xd, xs1, uimm                                                               (uimm &lt;= 0x3F) (RV64Zbs)</code></pre></div><h3 id="bge"><a class="doc-anchor" href="#bge">§</a>bge</h3><div class="example-wrap"><pre class="language-insref"><code>bge xd, xs1, &lt;offset&gt;                                         (offset is 11 bit, 2-byte aligned) (RV32/64I)</code></pre></div><h3 id="bgeu"><a class="doc-anchor" href="#bgeu">§</a>bgeu</h3><div class="example-wrap"><pre class="language-insref"><code>bgeu xd, xs1, &lt;offset&gt;                                        (offset is 11 bit, 2-byte aligned) (RV32/64I)</code></pre></div><h3 id="bgez"><a class="doc-anchor" href="#bgez">§</a>bgez</h3><div class="example-wrap"><pre class="language-insref"><code>bgez xd, &lt;offset&gt;                                             (offset is 11 bit, 2-byte aligned) (RV32/64I)</code></pre></div><h3 id="bgt"><a class="doc-anchor" href="#bgt">§</a>bgt</h3><div class="example-wrap"><pre class="language-insref"><code>bgt xd, xs1, &lt;offset&gt;                                         (offset is 11 bit, 2-byte aligned) (RV32/64I)</code></pre></div><h3 id="bgtu"><a class="doc-anchor" href="#bgtu">§</a>bgtu</h3><div class="example-wrap"><pre class="language-insref"><code>bgtu xd, xs1, &lt;offset&gt;                                        (offset is 11 bit, 2-byte aligned) (RV32/64I)</code></pre></div><h3 id="bgtz"><a class="doc-anchor" href="#bgtz">§</a>bgtz</h3><div class="example-wrap"><pre class="language-insref"><code>bgtz xd, &lt;offset&gt;                                             (offset is 11 bit, 2-byte aligned) (RV32/64I)</code></pre></div><h3 id="binv"><a class="doc-anchor" href="#binv">§</a>binv</h3><div class="example-wrap"><pre class="language-insref"><code>binv xd, xs1, xs2                                                                                (RV32/64Zbs)</code></pre></div><h3 id="binvi"><a class="doc-anchor" href="#binvi">§</a>binvi</h3><div class="example-wrap"><pre class="language-insref"><code>binvi xd, xs1, uimm                                                               (uimm &lt;= 0x1F) (RV32Zbs)
binvi xd, xs1, uimm                                                               (uimm &lt;= 0x3F) (RV64Zbs)</code></pre></div><h3 id="ble"><a class="doc-anchor" href="#ble">§</a>ble</h3><div class="example-wrap"><pre class="language-insref"><code>ble xd, xs1, &lt;offset&gt;                                         (offset is 11 bit, 2-byte aligned) (RV32/64I)</code></pre></div><h3 id="bleu"><a class="doc-anchor" href="#bleu">§</a>bleu</h3><div class="example-wrap"><pre class="language-insref"><code>bleu xd, xs1, &lt;offset&gt;                                        (offset is 11 bit, 2-byte aligned) (RV32/64I)</code></pre></div><h3 id="blez"><a class="doc-anchor" href="#blez">§</a>blez</h3><div class="example-wrap"><pre class="language-insref"><code>blez xd, &lt;offset&gt;                                             (offset is 11 bit, 2-byte aligned) (RV32/64I)</code></pre></div><h3 id="blt"><a class="doc-anchor" href="#blt">§</a>blt</h3><div class="example-wrap"><pre class="language-insref"><code>blt xd, xs1, &lt;offset&gt;                                         (offset is 11 bit, 2-byte aligned) (RV32/64I)</code></pre></div><h3 id="bltu"><a class="doc-anchor" href="#bltu">§</a>bltu</h3><div class="example-wrap"><pre class="language-insref"><code>bltu xd, xs1, &lt;offset&gt;                                        (offset is 11 bit, 2-byte aligned) (RV32/64I)</code></pre></div><h3 id="bltz"><a class="doc-anchor" href="#bltz">§</a>bltz</h3><div class="example-wrap"><pre class="language-insref"><code>bltz xd, &lt;offset&gt;                                             (offset is 11 bit, 2-byte aligned) (RV32/64I)</code></pre></div><h3 id="bne"><a class="doc-anchor" href="#bne">§</a>bne</h3><div class="example-wrap"><pre class="language-insref"><code>bne xd, xs1, &lt;offset&gt;                                         (offset is 11 bit, 2-byte aligned) (RV32/64I)</code></pre></div><h3 id="bnez"><a class="doc-anchor" href="#bnez">§</a>bnez</h3><div class="example-wrap"><pre class="language-insref"><code>bnez xd, &lt;offset&gt;                                             (offset is 11 bit, 2-byte aligned) (RV32/64I)</code></pre></div><h3 id="brev8"><a class="doc-anchor" href="#brev8">§</a>brev8</h3><div class="example-wrap"><pre class="language-insref"><code>brev8 xd, xs1                                                                                    (RV32/64Zbkb or RV32/64Zk or RV32/64Zkn or RV32/64Zks)</code></pre></div><h3 id="bset"><a class="doc-anchor" href="#bset">§</a>bset</h3><div class="example-wrap"><pre class="language-insref"><code>bset xd, xs1, xs2                                                                                (RV32/64Zbs)</code></pre></div><h3 id="bseti"><a class="doc-anchor" href="#bseti">§</a>bseti</h3><div class="example-wrap"><pre class="language-insref"><code>bseti xd, xs1, uimm                                                               (uimm &lt;= 0x1F) (RV32Zbs)
bseti xd, xs1, uimm                                                               (uimm &lt;= 0x3F) (RV64Zbs)</code></pre></div><h3 id="cadd"><a class="doc-anchor" href="#cadd">§</a>c.add</h3><div class="example-wrap"><pre class="language-insref"><code>c.add xd, xs1                                                    (d cannot be 0, s1 cannot be 0) (RV32/64C)</code></pre></div><h3 id="caddi"><a class="doc-anchor" href="#caddi">§</a>c.addi</h3><div class="example-wrap"><pre class="language-insref"><code>c.addi xd, simm                                    (d cannot be 0, -32 &lt;= simm &lt;= 31, simm != 0) (RV32/64C)</code></pre></div><h3 id="caddi16sp"><a class="doc-anchor" href="#caddi16sp">§</a>c.addi16sp</h3><div class="example-wrap"><pre class="language-insref"><code>c.addi16sp x2, simm                              (-512 &lt;= simm &lt;= 496, simm != 0, simm = 16 * N) (RV32/64C)</code></pre></div><h3 id="caddi4spn"><a class="doc-anchor" href="#caddi4spn">§</a>c.addi4spn</h3><div class="example-wrap"><pre class="language-insref"><code>c.addi4spn xd, x2, uimm                             (d is 8-15, 1 &lt;= uimm &lt;= 1020, uimm = 4 * N) (RV32/64C)</code></pre></div><h3 id="caddiw"><a class="doc-anchor" href="#caddiw">§</a>c.addiw</h3><div class="example-wrap"><pre class="language-insref"><code>c.addiw xd, simm                                              (d cannot be 0, -32 &lt;= simm &lt;= 31) (RV64C)</code></pre></div><h3 id="caddw"><a class="doc-anchor" href="#caddw">§</a>c.addw</h3><div class="example-wrap"><pre class="language-insref"><code>c.addw xd, xs1                                                           (d is 8-15, s1 is 8-15) (RV64C)</code></pre></div><h3 id="cand"><a class="doc-anchor" href="#cand">§</a>c.and</h3><div class="example-wrap"><pre class="language-insref"><code>c.and xd, xs1                                                            (d is 8-15, s1 is 8-15) (RV32/64C)</code></pre></div><h3 id="candi"><a class="doc-anchor" href="#candi">§</a>c.andi</h3><div class="example-wrap"><pre class="language-insref"><code>c.andi xd, simm                                                   (d is 8-15, -32 &lt;= simm &lt;= 31) (RV32/64C)</code></pre></div><h3 id="cbeqz"><a class="doc-anchor" href="#cbeqz">§</a>c.beqz</h3><div class="example-wrap"><pre class="language-insref"><code>c.beqz xd, &lt;offset&gt;                                (d is 8-15, offset is 8 bits, 2-byte aligned) (RV32/64C)</code></pre></div><h3 id="cbnez"><a class="doc-anchor" href="#cbnez">§</a>c.bnez</h3><div class="example-wrap"><pre class="language-insref"><code>c.bnez xd, &lt;offset&gt;                                (d is 8-15, offset is 8 bits, 2-byte aligned) (RV32/64C)</code></pre></div><h3 id="cebreak"><a class="doc-anchor" href="#cebreak">§</a>c.ebreak</h3><div class="example-wrap"><pre class="language-insref"><code>c.ebreak                                                                                         (RV32/64C)</code></pre></div><h3 id="cfld"><a class="doc-anchor" href="#cfld">§</a>c.fld</h3><div class="example-wrap"><pre class="language-insref"><code>c.fld fv, [xb, uimm]                           (v is 8-15, b is 8-15, uimm &lt;= 248, uimm = 8 * N) (RV32/64CD)</code></pre></div><h3 id="cfldsp"><a class="doc-anchor" href="#cfldsp">§</a>c.fldsp</h3><div class="example-wrap"><pre class="language-insref"><code>c.fldsp fd, [sp, uimm]                                               (uimm &lt;= 504, uimm = 8 * N) (RV32/64CD)</code></pre></div><h3 id="cflw"><a class="doc-anchor" href="#cflw">§</a>c.flw</h3><div class="example-wrap"><pre class="language-insref"><code>c.flw fv, [xb, uimm]                           (v is 8-15, b is 8-15, uimm &lt;= 124, uimm = 4 * N) (RV32CF)</code></pre></div><h3 id="cflwsp"><a class="doc-anchor" href="#cflwsp">§</a>c.flwsp</h3><div class="example-wrap"><pre class="language-insref"><code>c.flwsp fd, [sp, uimm]                                               (uimm &lt;= 252, uimm = 4 * N) (RV32CF)</code></pre></div><h3 id="cfsd"><a class="doc-anchor" href="#cfsd">§</a>c.fsd</h3><div class="example-wrap"><pre class="language-insref"><code>c.fsd fv, [xb, uimm]                           (v is 8-15, b is 8-15, uimm &lt;= 248, uimm = 8 * N) (RV32/64CD)</code></pre></div><h3 id="cfsdsp"><a class="doc-anchor" href="#cfsdsp">§</a>c.fsdsp</h3><div class="example-wrap"><pre class="language-insref"><code>c.fsdsp fd, [sp, uimm]                                               (uimm &lt;= 504, uimm = 8 * N) (RV32/64CD)</code></pre></div><h3 id="cfsw"><a class="doc-anchor" href="#cfsw">§</a>c.fsw</h3><div class="example-wrap"><pre class="language-insref"><code>c.fsw fv, [xb, uimm]                           (v is 8-15, b is 8-15, uimm &lt;= 124, uimm = 4 * N) (RV32CF)</code></pre></div><h3 id="cfswsp"><a class="doc-anchor" href="#cfswsp">§</a>c.fswsp</h3><div class="example-wrap"><pre class="language-insref"><code>c.fswsp fd, [sp, uimm]                                               (uimm &lt;= 252, uimm = 4 * N) (RV32CF)</code></pre></div><h3 id="cj"><a class="doc-anchor" href="#cj">§</a>c.j</h3><div class="example-wrap"><pre class="language-insref"><code>c.j &lt;offset&gt;                                                 (offset is 11 bits, 2-byte aligned) (RV32/64C)</code></pre></div><h3 id="cjal"><a class="doc-anchor" href="#cjal">§</a>c.jal</h3><div class="example-wrap"><pre class="language-insref"><code>c.jal &lt;offset&gt;                                               (offset is 11 bits, 2-byte aligned) (RV32C)</code></pre></div><h3 id="cjalr"><a class="doc-anchor" href="#cjalr">§</a>c.jalr</h3><div class="example-wrap"><pre class="language-insref"><code>c.jalr xd                                                                        (d cannot be 0) (RV32/64C)</code></pre></div><h3 id="cjr"><a class="doc-anchor" href="#cjr">§</a>c.jr</h3><div class="example-wrap"><pre class="language-insref"><code>c.jr xd                                                                          (d cannot be 0) (RV32/64C)</code></pre></div><h3 id="clbu"><a class="doc-anchor" href="#clbu">§</a>c.lbu</h3><div class="example-wrap"><pre class="language-insref"><code>c.lbu xv, [xb, uimm]                                         (v is 8-15, b is 8-15, uimm &lt;= 0x3) (RV32/64Zcb)</code></pre></div><h3 id="cld"><a class="doc-anchor" href="#cld">§</a>c.ld</h3><div class="example-wrap"><pre class="language-insref"><code>c.ld xv, [xb, uimm]                            (v is 8-15, b is 8-15, uimm &lt;= 248, uimm = 8 * N) (RV64C)</code></pre></div><h3 id="cldsp"><a class="doc-anchor" href="#cldsp">§</a>c.ldsp</h3><div class="example-wrap"><pre class="language-insref"><code>c.ldsp xd, [sp, uimm]                                 (d cannot be 0, uimm &lt;= 504, uimm = 8 * N) (RV64C)</code></pre></div><h3 id="clh"><a class="doc-anchor" href="#clh">§</a>c.lh</h3><div class="example-wrap"><pre class="language-insref"><code>c.lh xv, [xb, uimm]                              (v is 8-15, b is 8-15, uimm &lt;= 2, uimm = 2 * N) (RV32/64Zcb)</code></pre></div><h3 id="clhu"><a class="doc-anchor" href="#clhu">§</a>c.lhu</h3><div class="example-wrap"><pre class="language-insref"><code>c.lhu xv, [xb, uimm]                             (v is 8-15, b is 8-15, uimm &lt;= 2, uimm = 2 * N) (RV32/64Zcb)</code></pre></div><h3 id="cli"><a class="doc-anchor" href="#cli">§</a>c.li</h3><div class="example-wrap"><pre class="language-insref"><code>c.li xd, simm                                                 (d cannot be 0, -32 &lt;= simm &lt;= 31) (RV32/64C)</code></pre></div><h3 id="clui"><a class="doc-anchor" href="#clui">§</a>c.lui</h3><div class="example-wrap"><pre class="language-insref"><code>c.lui xd, simm   (d cannot be 0 or 2, -0x20000 &lt;= simm &lt;= 0x1F000, simm != 0, simm = 0x1000 * N) (RV32/64C)</code></pre></div><h3 id="clw"><a class="doc-anchor" href="#clw">§</a>c.lw</h3><div class="example-wrap"><pre class="language-insref"><code>c.lw xv, [xb, uimm]                            (v is 8-15, b is 8-15, uimm &lt;= 124, uimm = 4 * N) (RV32/64C)</code></pre></div><h3 id="clwsp"><a class="doc-anchor" href="#clwsp">§</a>c.lwsp</h3><div class="example-wrap"><pre class="language-insref"><code>c.lwsp xd, [sp, uimm]                                 (d cannot be 0, uimm &lt;= 252, uimm = 4 * N) (RV32/64C)</code></pre></div><h3 id="cmop1"><a class="doc-anchor" href="#cmop1">§</a>c.mop.1</h3><div class="example-wrap"><pre class="language-insref"><code>c.mop.1                                                                                          (RV32/64Zcmop)</code></pre></div><h3 id="cmop11"><a class="doc-anchor" href="#cmop11">§</a>c.mop.11</h3><div class="example-wrap"><pre class="language-insref"><code>c.mop.11                                                                                         (RV32/64Zcmop)</code></pre></div><h3 id="cmop13"><a class="doc-anchor" href="#cmop13">§</a>c.mop.13</h3><div class="example-wrap"><pre class="language-insref"><code>c.mop.13                                                                                         (RV32/64Zcmop)</code></pre></div><h3 id="cmop15"><a class="doc-anchor" href="#cmop15">§</a>c.mop.15</h3><div class="example-wrap"><pre class="language-insref"><code>c.mop.15                                                                                         (RV32/64Zcmop)</code></pre></div><h3 id="cmop3"><a class="doc-anchor" href="#cmop3">§</a>c.mop.3</h3><div class="example-wrap"><pre class="language-insref"><code>c.mop.3                                                                                          (RV32/64Zcmop)</code></pre></div><h3 id="cmop5"><a class="doc-anchor" href="#cmop5">§</a>c.mop.5</h3><div class="example-wrap"><pre class="language-insref"><code>c.mop.5                                                                                          (RV32/64Zcmop)</code></pre></div><h3 id="cmop7"><a class="doc-anchor" href="#cmop7">§</a>c.mop.7</h3><div class="example-wrap"><pre class="language-insref"><code>c.mop.7                                                                                          (RV32/64Zcmop)</code></pre></div><h3 id="cmop9"><a class="doc-anchor" href="#cmop9">§</a>c.mop.9</h3><div class="example-wrap"><pre class="language-insref"><code>c.mop.9                                                                                          (RV32/64Zcmop)</code></pre></div><h3 id="cmopn"><a class="doc-anchor" href="#cmopn">§</a>c.mop.N</h3><div class="example-wrap"><pre class="language-insref"><code>c.mop.N uimm                                                 (1 &lt;= uimm &lt;= 15, uimm = 2 * N + 1) (RV32/64Zcmop)</code></pre></div><h3 id="cmul"><a class="doc-anchor" href="#cmul">§</a>c.mul</h3><div class="example-wrap"><pre class="language-insref"><code>c.mul xd, xs1                                                            (d is 8-15, s1 is 8-15) (RV32/64MZcb)</code></pre></div><h3 id="cmv"><a class="doc-anchor" href="#cmv">§</a>c.mv</h3><div class="example-wrap"><pre class="language-insref"><code>c.mv xd, xs1                                                     (d cannot be 0, s1 cannot be 0) (RV32/64C)</code></pre></div><h3 id="cnop"><a class="doc-anchor" href="#cnop">§</a>c.nop</h3><div class="example-wrap"><pre class="language-insref"><code>c.nop                                                                                            (RV32/64C)</code></pre></div><h3 id="cnot"><a class="doc-anchor" href="#cnot">§</a>c.not</h3><div class="example-wrap"><pre class="language-insref"><code>c.not xd                                                                             (d is 8-15) (RV32/64Zcb)</code></pre></div><h3 id="cntlall"><a class="doc-anchor" href="#cntlall">§</a>c.ntl.all</h3><div class="example-wrap"><pre class="language-insref"><code>c.ntl.all                                                                                        (RV32/64CZihintntl)</code></pre></div><h3 id="cntlp1"><a class="doc-anchor" href="#cntlp1">§</a>c.ntl.p1</h3><div class="example-wrap"><pre class="language-insref"><code>c.ntl.p1                                                                                         (RV32/64CZihintntl)</code></pre></div><h3 id="cntlpall"><a class="doc-anchor" href="#cntlpall">§</a>c.ntl.pall</h3><div class="example-wrap"><pre class="language-insref"><code>c.ntl.pall                                                                                       (RV32/64CZihintntl)</code></pre></div><h3 id="cntls1"><a class="doc-anchor" href="#cntls1">§</a>c.ntl.s1</h3><div class="example-wrap"><pre class="language-insref"><code>c.ntl.s1                                                                                         (RV32/64CZihintntl)</code></pre></div><h3 id="cor"><a class="doc-anchor" href="#cor">§</a>c.or</h3><div class="example-wrap"><pre class="language-insref"><code>c.or xd, xs1                                                             (d is 8-15, s1 is 8-15) (RV32/64C)</code></pre></div><h3 id="csb"><a class="doc-anchor" href="#csb">§</a>c.sb</h3><div class="example-wrap"><pre class="language-insref"><code>c.sb xv, [xb, uimm]                                          (v is 8-15, b is 8-15, uimm &lt;= 0x3) (RV32/64Zcb)</code></pre></div><h3 id="csd"><a class="doc-anchor" href="#csd">§</a>c.sd</h3><div class="example-wrap"><pre class="language-insref"><code>c.sd xv, [xb, uimm]                            (v is 8-15, b is 8-15, uimm &lt;= 248, uimm = 8 * N) (RV64C)</code></pre></div><h3 id="csdsp"><a class="doc-anchor" href="#csdsp">§</a>c.sdsp</h3><div class="example-wrap"><pre class="language-insref"><code>c.sdsp xd, [sp, uimm]                                                (uimm &lt;= 504, uimm = 8 * N) (RV64C)</code></pre></div><h3 id="csextb"><a class="doc-anchor" href="#csextb">§</a>c.sext.b</h3><div class="example-wrap"><pre class="language-insref"><code>c.sext.b xd                                                                          (d is 8-15) (RV32/64Zbb_Zcb)</code></pre></div><h3 id="csexth"><a class="doc-anchor" href="#csexth">§</a>c.sext.h</h3><div class="example-wrap"><pre class="language-insref"><code>c.sext.h xd                                                                          (d is 8-15) (RV32/64Zbb_Zcb)</code></pre></div><h3 id="csextw"><a class="doc-anchor" href="#csextw">§</a>c.sext.w</h3><div class="example-wrap"><pre class="language-insref"><code>c.sext.w xd                                                                      (d cannot be 0) (RV64Zbb_Zcb)</code></pre></div><h3 id="csh"><a class="doc-anchor" href="#csh">§</a>c.sh</h3><div class="example-wrap"><pre class="language-insref"><code>c.sh xv, [xb, uimm]                              (v is 8-15, b is 8-15, uimm &lt;= 2, uimm = 2 * N) (RV32/64Zbb_Zcb)</code></pre></div><h3 id="cslli"><a class="doc-anchor" href="#cslli">§</a>c.slli</h3><div class="example-wrap"><pre class="language-insref"><code>c.slli xd, uimm                                                 (d cannot be 0, 1 &lt;= uimm &lt;= 31) (RV32C)
c.slli xd, uimm                                                 (d cannot be 0, 1 &lt;= uimm &lt;= 63) (RV64C)</code></pre></div><h3 id="csrai"><a class="doc-anchor" href="#csrai">§</a>c.srai</h3><div class="example-wrap"><pre class="language-insref"><code>c.srai xd, uimm                                                     (d is 8-15, 1 &lt;= uimm &lt;= 31) (RV32C)
c.srai xd, uimm                                                     (d is 8-15, 1 &lt;= uimm &lt;= 63) (RV64C)</code></pre></div><h3 id="csrli"><a class="doc-anchor" href="#csrli">§</a>c.srli</h3><div class="example-wrap"><pre class="language-insref"><code>c.srli xd, uimm                                                     (d is 8-15, 1 &lt;= uimm &lt;= 31) (RV32C)
c.srli xd, uimm                                                     (d is 8-15, 1 &lt;= uimm &lt;= 63) (RV64C)</code></pre></div><h3 id="csspopchk"><a class="doc-anchor" href="#csspopchk">§</a>c.sspopchk</h3><div class="example-wrap"><pre class="language-insref"><code>c.sspopchk x5                                                                                    (RV32/64Zcmop_Zicfiss)</code></pre></div><h3 id="csspush"><a class="doc-anchor" href="#csspush">§</a>c.sspush</h3><div class="example-wrap"><pre class="language-insref"><code>c.sspush x1                                                                                      (RV32/64Zcmop_Zicfiss)</code></pre></div><h3 id="csub"><a class="doc-anchor" href="#csub">§</a>c.sub</h3><div class="example-wrap"><pre class="language-insref"><code>c.sub xd, xs1                                                            (d is 8-15, s1 is 8-15) (RV32/64C)</code></pre></div><h3 id="csubw"><a class="doc-anchor" href="#csubw">§</a>c.subw</h3><div class="example-wrap"><pre class="language-insref"><code>c.subw xd, xs1                                                           (d is 8-15, s1 is 8-15) (RV64C)</code></pre></div><h3 id="csw"><a class="doc-anchor" href="#csw">§</a>c.sw</h3><div class="example-wrap"><pre class="language-insref"><code>c.sw xv, [xb, uimm]                            (v is 8-15, b is 8-15, uimm &lt;= 124, uimm = 4 * N) (RV32/64C)</code></pre></div><h3 id="cswsp"><a class="doc-anchor" href="#cswsp">§</a>c.swsp</h3><div class="example-wrap"><pre class="language-insref"><code>c.swsp xd, [sp, uimm]                                                (uimm &lt;= 252, uimm = 4 * N) (RV32/64C)</code></pre></div><h3 id="cunimp"><a class="doc-anchor" href="#cunimp">§</a>c.unimp</h3><div class="example-wrap"><pre class="language-insref"><code>c.unimp                                                                                          (RV32/64C)</code></pre></div><h3 id="cxor"><a class="doc-anchor" href="#cxor">§</a>c.xor</h3><div class="example-wrap"><pre class="language-insref"><code>c.xor xd, xs1                                                            (d is 8-15, s1 is 8-15) (RV32/64C)</code></pre></div><h3 id="czextb"><a class="doc-anchor" href="#czextb">§</a>c.zext.b</h3><div class="example-wrap"><pre class="language-insref"><code>c.zext.b xd                                                                          (d is 8-15) (RV32/64Zcb)</code></pre></div><h3 id="czexth"><a class="doc-anchor" href="#czexth">§</a>c.zext.h</h3><div class="example-wrap"><pre class="language-insref"><code>c.zext.h xd                                                                          (d is 8-15) (RV32/64Zbb_Zcb)</code></pre></div><h3 id="czextw"><a class="doc-anchor" href="#czextw">§</a>c.zext.w</h3><div class="example-wrap"><pre class="language-insref"><code>c.zext.w xd                                                                          (d is 8-15) (RV64Zba_Zcb)</code></pre></div><h3 id="call"><a class="doc-anchor" href="#call">§</a>call</h3><div class="example-wrap"><pre class="language-insref"><code>call &lt;offset&gt;                                                                (offset is 32 bits) (RV32/64I)
call xd, &lt;offset&gt;                                             (d cannot be 0, offset is 32 bits) (RV32/64I)</code></pre></div><h3 id="cboclean"><a class="doc-anchor" href="#cboclean">§</a>cbo.clean</h3><div class="example-wrap"><pre class="language-insref"><code>cbo.clean [xd]                                                                                   (RV32/64Zicbom)</code></pre></div><h3 id="cboflush"><a class="doc-anchor" href="#cboflush">§</a>cbo.flush</h3><div class="example-wrap"><pre class="language-insref"><code>cbo.flush [xd]                                                                                   (RV32/64Zicbom)</code></pre></div><h3 id="cboinval"><a class="doc-anchor" href="#cboinval">§</a>cbo.inval</h3><div class="example-wrap"><pre class="language-insref"><code>cbo.inval [xd]                                                                                   (RV32/64Zicbom)</code></pre></div><h3 id="cbozero"><a class="doc-anchor" href="#cbozero">§</a>cbo.zero</h3><div class="example-wrap"><pre class="language-insref"><code>cbo.zero [xd]                                                                                    (RV32/64Zicboz)</code></pre></div><h3 id="clmul"><a class="doc-anchor" href="#clmul">§</a>clmul</h3><div class="example-wrap"><pre class="language-insref"><code>clmul xd, xs1, xs2                                                                               (RV32/64Zbc or RV32/64Zbkc or RV32/64Zk or RV32/64Zkn or RV32/64Zks)</code></pre></div><h3 id="clmulh"><a class="doc-anchor" href="#clmulh">§</a>clmulh</h3><div class="example-wrap"><pre class="language-insref"><code>clmulh xd, xs1, xs2                                                                              (RV32/64Zbc or RV32/64Zbkc or RV32/64Zk or RV32/64Zkn or RV32/64Zks)</code></pre></div><h3 id="clmulr"><a class="doc-anchor" href="#clmulr">§</a>clmulr</h3><div class="example-wrap"><pre class="language-insref"><code>clmulr xd, xs1, xs2                                                                              (RV32/64Zbc)</code></pre></div><h3 id="clz"><a class="doc-anchor" href="#clz">§</a>clz</h3><div class="example-wrap"><pre class="language-insref"><code>clz xd, xs1                                                                                      (RV32/64Zbb)</code></pre></div><h3 id="clzw"><a class="doc-anchor" href="#clzw">§</a>clzw</h3><div class="example-wrap"><pre class="language-insref"><code>clzw xd, xs1                                                                                     (RV64Zbb)</code></pre></div><h3 id="cmjalt"><a class="doc-anchor" href="#cmjalt">§</a>cm.jalt</h3><div class="example-wrap"><pre class="language-insref"><code>cm.jalt uimm                                                                 (32 &lt;= uimm &lt;= 255) (RV32/64Zcmt)</code></pre></div><h3 id="cmjt"><a class="doc-anchor" href="#cmjt">§</a>cm.jt</h3><div class="example-wrap"><pre class="language-insref"><code>cm.jt uimm                                                                     (0 &lt;= uimm &lt;= 31) (RV32/64Zcmt)</code></pre></div><h3 id="cmmva01s"><a class="doc-anchor" href="#cmmva01s">§</a>cm.mva01s</h3><div class="example-wrap"><pre class="language-insref"><code>cm.mva01s xd, xs1                                    (d is 8, 9, or 18-23, s1 is 8, 9, or 18-23) (RV32/64Zcmp)</code></pre></div><h3 id="cmmvsa01"><a class="doc-anchor" href="#cmmvsa01">§</a>cm.mvsa01</h3><div class="example-wrap"><pre class="language-insref"><code>cm.mvsa01 xd, xs1                           (d is 8, 9, or 18-23, s1 is 8, 9, or 18-23, s1 != d) (RV32/64Zcmp)</code></pre></div><h3 id="cmpop"><a class="doc-anchor" href="#cmpop">§</a>cm.pop</h3><div class="example-wrap"><pre class="language-insref"><code>cm.pop {reg_list}, spimm                    (spimm = round_up(reglist_space, 16) + [0|16|32|48]) (RV32/64Zcmp)</code></pre></div><h3 id="cmpopret"><a class="doc-anchor" href="#cmpopret">§</a>cm.popret</h3><div class="example-wrap"><pre class="language-insref"><code>cm.popret {reg_list}, spimm                 (spimm = round_up(reglist_space, 16) + [0|16|32|48]) (RV32/64Zcmp)</code></pre></div><h3 id="cmpopretz"><a class="doc-anchor" href="#cmpopretz">§</a>cm.popretz</h3><div class="example-wrap"><pre class="language-insref"><code>cm.popretz {reg_list}, spimm                (spimm = round_up(reglist_space, 16) + [0|16|32|48]) (RV32/64Zcmp)</code></pre></div><h3 id="cmpush"><a class="doc-anchor" href="#cmpush">§</a>cm.push</h3><div class="example-wrap"><pre class="language-insref"><code>cm.push {reg_list}, nspimm              (nspimm = -(round_up(reglist_space, 16) + [0|16|32|48])) (RV32/64Zcmp)</code></pre></div><h3 id="cpop"><a class="doc-anchor" href="#cpop">§</a>cpop</h3><div class="example-wrap"><pre class="language-insref"><code>cpop xd, xs1                                                                                     (RV32/64Zbb)</code></pre></div><h3 id="cpopw"><a class="doc-anchor" href="#cpopw">§</a>cpopw</h3><div class="example-wrap"><pre class="language-insref"><code>cpopw xd, xs1                                                                                    (RV64Zbb)</code></pre></div><h3 id="csrc"><a class="doc-anchor" href="#csrc">§</a>csrc</h3><div class="example-wrap"><pre class="language-insref"><code>csrc &lt;csr&gt;, xd                                                                                   (RV32/64Zicsr)</code></pre></div><h3 id="csrci"><a class="doc-anchor" href="#csrci">§</a>csrci</h3><div class="example-wrap"><pre class="language-insref"><code>csrci &lt;csr&gt;, uimm                                                                 (uimm &lt;= 0x1F) (RV32/64Zicsr)</code></pre></div><h3 id="csrr"><a class="doc-anchor" href="#csrr">§</a>csrr</h3><div class="example-wrap"><pre class="language-insref"><code>csrr xd, &lt;csr&gt;                                                                                   (RV32/64Zicsr)</code></pre></div><h3 id="csrrc"><a class="doc-anchor" href="#csrrc">§</a>csrrc</h3><div class="example-wrap"><pre class="language-insref"><code>csrrc xd, &lt;csr&gt;, xs1                                                                             (RV32/64Zicsr)</code></pre></div><h3 id="csrrci"><a class="doc-anchor" href="#csrrci">§</a>csrrci</h3><div class="example-wrap"><pre class="language-insref"><code>csrrci xd, &lt;csr&gt;, uimm                                                            (uimm &lt;= 0x1F) (RV32/64Zicsr)</code></pre></div><h3 id="csrrs"><a class="doc-anchor" href="#csrrs">§</a>csrrs</h3><div class="example-wrap"><pre class="language-insref"><code>csrrs xd, &lt;csr&gt;, xs1                                                                             (RV32/64Zicsr)</code></pre></div><h3 id="csrrsi"><a class="doc-anchor" href="#csrrsi">§</a>csrrsi</h3><div class="example-wrap"><pre class="language-insref"><code>csrrsi xd, &lt;csr&gt;, uimm                                                            (uimm &lt;= 0x1F) (RV32/64Zicsr)</code></pre></div><h3 id="csrrw"><a class="doc-anchor" href="#csrrw">§</a>csrrw</h3><div class="example-wrap"><pre class="language-insref"><code>csrrw xd, &lt;csr&gt;, xs1                                                                             (RV32/64Zicsr)</code></pre></div><h3 id="csrrwi"><a class="doc-anchor" href="#csrrwi">§</a>csrrwi</h3><div class="example-wrap"><pre class="language-insref"><code>csrrwi xd, &lt;csr&gt;, uimm                                                            (uimm &lt;= 0x1F) (RV32/64Zicsr)</code></pre></div><h3 id="csrs"><a class="doc-anchor" href="#csrs">§</a>csrs</h3><div class="example-wrap"><pre class="language-insref"><code>csrs &lt;csr&gt;, xd                                                                                   (RV32/64Zicsr)</code></pre></div><h3 id="csrsi"><a class="doc-anchor" href="#csrsi">§</a>csrsi</h3><div class="example-wrap"><pre class="language-insref"><code>csrsi &lt;csr&gt;, uimm                                                                 (uimm &lt;= 0x1F) (RV32/64Zicsr)</code></pre></div><h3 id="csrw"><a class="doc-anchor" href="#csrw">§</a>csrw</h3><div class="example-wrap"><pre class="language-insref"><code>csrw &lt;csr&gt;, xd                                                                                   (RV32/64Zicsr)</code></pre></div><h3 id="csrwi"><a class="doc-anchor" href="#csrwi">§</a>csrwi</h3><div class="example-wrap"><pre class="language-insref"><code>csrwi &lt;csr&gt;, uimm                                                                 (uimm &lt;= 0x1F) (RV32/64Zicsr)</code></pre></div><h3 id="ctz"><a class="doc-anchor" href="#ctz">§</a>ctz</h3><div class="example-wrap"><pre class="language-insref"><code>ctz xd, xs1                                                                                      (RV32/64Zbb)</code></pre></div><h3 id="ctzw"><a class="doc-anchor" href="#ctzw">§</a>ctzw</h3><div class="example-wrap"><pre class="language-insref"><code>ctzw xd, xs1                                                                                     (RV64Zbb)</code></pre></div><h3 id="czeroeqz"><a class="doc-anchor" href="#czeroeqz">§</a>czero.eqz</h3><div class="example-wrap"><pre class="language-insref"><code>czero.eqz xd, xs1, xs2                                                                           (RV32/64Zicond)</code></pre></div><h3 id="czeronez"><a class="doc-anchor" href="#czeronez">§</a>czero.nez</h3><div class="example-wrap"><pre class="language-insref"><code>czero.nez xd, xs1, xs2                                                                           (RV32/64Zicond)</code></pre></div><h3 id="div"><a class="doc-anchor" href="#div">§</a>div</h3><div class="example-wrap"><pre class="language-insref"><code>div xd, xs1, xs2                                                                                 (RV32/64M)</code></pre></div><h3 id="divu"><a class="doc-anchor" href="#divu">§</a>divu</h3><div class="example-wrap"><pre class="language-insref"><code>divu xd, xs1, xs2                                                                                (RV32/64M)</code></pre></div><h3 id="divuw"><a class="doc-anchor" href="#divuw">§</a>divuw</h3><div class="example-wrap"><pre class="language-insref"><code>divuw xd, xs1, xs2                                                                               (RV64M)</code></pre></div><h3 id="divw"><a class="doc-anchor" href="#divw">§</a>divw</h3><div class="example-wrap"><pre class="language-insref"><code>divw xd, xs1, xs2                                                                                (RV64M)</code></pre></div><h3 id="ebreak"><a class="doc-anchor" href="#ebreak">§</a>ebreak</h3><div class="example-wrap"><pre class="language-insref"><code>ebreak                                                                                           (RV32/64I)</code></pre></div><h3 id="ecall"><a class="doc-anchor" href="#ecall">§</a>ecall</h3><div class="example-wrap"><pre class="language-insref"><code>ecall                                                                                            (RV32/64I)</code></pre></div><h3 id="fabsd"><a class="doc-anchor" href="#fabsd">§</a>fabs.d</h3><div class="example-wrap"><pre class="language-insref"><code>fabs.d fd, fs1                                                                                   (RV32/64D)
fabs.d xd, xs1                                                           (d is even, s1 is even) (RV32Zdinx)
fabs.d xd, xs1                                                                                   (RV64Zdinx)</code></pre></div><h3 id="fabsh"><a class="doc-anchor" href="#fabsh">§</a>fabs.h</h3><div class="example-wrap"><pre class="language-insref"><code>fabs.h fd, fs1                                                                                   (RV32/64Zfh)
fabs.h xd, xs1                                                                                   (RV32/64Zhinx)</code></pre></div><h3 id="fabsq"><a class="doc-anchor" href="#fabsq">§</a>fabs.q</h3><div class="example-wrap"><pre class="language-insref"><code>fabs.q fd, fs1                                                                                   (RV32/64Q)</code></pre></div><h3 id="fabss"><a class="doc-anchor" href="#fabss">§</a>fabs.s</h3><div class="example-wrap"><pre class="language-insref"><code>fabs.s fd, fs1                                                                                   (RV32/64F)
fabs.s xd, xs1                                                                                   (RV32/64Zfinx)</code></pre></div><h3 id="faddd"><a class="doc-anchor" href="#faddd">§</a>fadd.d</h3><div class="example-wrap"><pre class="language-insref"><code>fadd.d fd, fs1, fs2, &lt;rounding mode&gt;                                                             (RV32/64D)
fadd.d xd, xs1, xs2, &lt;rounding mode&gt;                         (d is even, s1 is even, s2 is even) (RV32Zdinx)
fadd.d xd, xs1, xs2, &lt;rounding mode&gt;                                                             (RV64Zdinx)
fadd.d fd, fs1, fs2                                                                              (RV32/64D)
fadd.d xd, xs1, xs2                                          (d is even, s1 is even, s2 is even) (RV32Zdinx)
fadd.d xd, xs1, xs2                                                                              (RV64Zdinx)</code></pre></div><h3 id="faddh"><a class="doc-anchor" href="#faddh">§</a>fadd.h</h3><div class="example-wrap"><pre class="language-insref"><code>fadd.h fd, fs1, fs2, &lt;rounding mode&gt;                                                             (RV32/64Zfh)
fadd.h xd, xs1, xs2, &lt;rounding mode&gt;                                                             (RV32/64Zhinx)
fadd.h fd, fs1, fs2                                                                              (RV32/64Zfh)
fadd.h xd, xs1, xs2                                                                              (RV32/64Zhinx)</code></pre></div><h3 id="faddq"><a class="doc-anchor" href="#faddq">§</a>fadd.q</h3><div class="example-wrap"><pre class="language-insref"><code>fadd.q fd, fs1, fs2, &lt;rounding mode&gt;                                                             (RV32/64Q)
fadd.q fd, fs1, fs2                                                                              (RV32/64Q)</code></pre></div><h3 id="fadds"><a class="doc-anchor" href="#fadds">§</a>fadd.s</h3><div class="example-wrap"><pre class="language-insref"><code>fadd.s fd, fs1, fs2, &lt;rounding mode&gt;                                                             (RV32/64F)
fadd.s xd, xs1, xs2, &lt;rounding mode&gt;                                                             (RV32/64Zfinx)
fadd.s fd, fs1, fs2                                                                              (RV32/64F)
fadd.s xd, xs1, xs2                                                                              (RV32/64Zfinx)</code></pre></div><h3 id="fclassd"><a class="doc-anchor" href="#fclassd">§</a>fclass.d</h3><div class="example-wrap"><pre class="language-insref"><code>fclass.d xd, fs1                                                                                 (RV32/64D)
fclass.d xd, xs1                                                                    (s1 is even) (RV32Zdinx)
fclass.d xd, xs1                                                                                 (RV64Zdinx)</code></pre></div><h3 id="fclassh"><a class="doc-anchor" href="#fclassh">§</a>fclass.h</h3><div class="example-wrap"><pre class="language-insref"><code>fclass.h xd, fs1                                                                                 (RV32/64Zfh)
fclass.h xd, xs1                                                                                 (RV32/64Zhinx)</code></pre></div><h3 id="fclassq"><a class="doc-anchor" href="#fclassq">§</a>fclass.q</h3><div class="example-wrap"><pre class="language-insref"><code>fclass.q xd, fs1                                                                                 (RV32/64Q)</code></pre></div><h3 id="fclasss"><a class="doc-anchor" href="#fclasss">§</a>fclass.s</h3><div class="example-wrap"><pre class="language-insref"><code>fclass.s xd, fs1                                                                                 (RV32/64F)
fclass.s xd, xs1                                                                                 (RV32/64Zfinx)</code></pre></div><h3 id="fcvtbf16s"><a class="doc-anchor" href="#fcvtbf16s">§</a>fcvt.bf16.s</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.bf16.s fd, fs1, &lt;rounding mode&gt;                                                             (RV32/64Zfbfmin)
fcvt.bf16.s fd, fs1                                                                              (RV32/64Zfbfmin)</code></pre></div><h3 id="fcvtdh"><a class="doc-anchor" href="#fcvtdh">§</a>fcvt.d.h</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.d.h fd, fs1                                                                                 (RV32/64DZfh or RV32/64DZfhmin)
fcvt.d.h xd, xs1                                                                     (d is even) (RV32Zdinx_Zhinx or RV32Zdinx_Zhinxmin)
fcvt.d.h xd, xs1                                                                                 (RV64Zdinx_Zhinx or RV64Zdinx_Zhinxmin)</code></pre></div><h3 id="fcvtdl"><a class="doc-anchor" href="#fcvtdl">§</a>fcvt.d.l</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.d.l fd, xs1, &lt;rounding mode&gt;                                                                (RV64D)
fcvt.d.l xd, xs1, &lt;rounding mode&gt;                                                                (RV64Zdinx)
fcvt.d.l fd, xs1                                                                                 (RV64D)
fcvt.d.l xd, xs1                                                                                 (RV64Zdinx)</code></pre></div><h3 id="fcvtdlu"><a class="doc-anchor" href="#fcvtdlu">§</a>fcvt.d.lu</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.d.lu fd, xs1, &lt;rounding mode&gt;                                                               (RV64D)
fcvt.d.lu xd, xs1, &lt;rounding mode&gt;                                                               (RV64Zdinx)
fcvt.d.lu fd, xs1                                                                                (RV64D)
fcvt.d.lu xd, xs1                                                                                (RV64Zdinx)</code></pre></div><h3 id="fcvtdq"><a class="doc-anchor" href="#fcvtdq">§</a>fcvt.d.q</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.d.q fd, fs1, &lt;rounding mode&gt;                                                                (RV32/64Q)
fcvt.d.q fd, fs1                                                                                 (RV32/64Q)</code></pre></div><h3 id="fcvtds"><a class="doc-anchor" href="#fcvtds">§</a>fcvt.d.s</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.d.s fd, fs1                                                                                 (RV32/64D)
fcvt.d.s xd, xs1                                                         (d is even, s1 is even) (RV32Zdinx)
fcvt.d.s xd, xs1                                                                                 (RV64Zdinx)</code></pre></div><h3 id="fcvtdw"><a class="doc-anchor" href="#fcvtdw">§</a>fcvt.d.w</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.d.w fd, xs1                                                                                 (RV32/64D)
fcvt.d.w xd, xs1                                                                     (d is even) (RV32Zdinx)
fcvt.d.w xd, xs1                                                                                 (RV64Zdinx)</code></pre></div><h3 id="fcvtdwu"><a class="doc-anchor" href="#fcvtdwu">§</a>fcvt.d.wu</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.d.wu fd, xs1                                                                                (RV32/64D)
fcvt.d.wu xd, xs1                                                                    (d is even) (RV32Zdinx)
fcvt.d.wu xd, xs1                                                                                (RV64Zdinx)</code></pre></div><h3 id="fcvthd"><a class="doc-anchor" href="#fcvthd">§</a>fcvt.h.d</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.h.d fd, fs1, &lt;rounding mode&gt;                                                                (RV32/64DZfh or RV32/64DZfhmin)
fcvt.h.d xd, xs1, &lt;rounding mode&gt;                                                   (s1 is even) (RV32Zdinx_Zhinx or RV32Zdinx_Zhinxmin)
fcvt.h.d xd, xs1, &lt;rounding mode&gt;                                                                (RV64Zdinx_Zhinx or RV64Zdinx_Zhinxmin)
fcvt.h.d fd, fs1                                                                                 (RV32/64DZfh or RV32/64DZfhmin)
fcvt.h.d xd, xs1                                                                    (s1 is even) (RV32Zdinx_Zhinx or RV32Zdinx_Zhinxmin)
fcvt.h.d xd, xs1                                                                                 (RV64Zdinx_Zhinx or RV64Zdinx_Zhinxmin)</code></pre></div><h3 id="fcvthl"><a class="doc-anchor" href="#fcvthl">§</a>fcvt.h.l</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.h.l fd, xs1, &lt;rounding mode&gt;                                                                (RV64Zfh)
fcvt.h.l xd, xs1, &lt;rounding mode&gt;                                                                (RV64Zhinx)
fcvt.h.l fd, xs1                                                                                 (RV64Zfh)
fcvt.h.l xd, xs1                                                                                 (RV64Zhinx)</code></pre></div><h3 id="fcvthlu"><a class="doc-anchor" href="#fcvthlu">§</a>fcvt.h.lu</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.h.lu fd, xs1, &lt;rounding mode&gt;                                                               (RV64Zfh)
fcvt.h.lu xd, xs1, &lt;rounding mode&gt;                                                               (RV64Zhinx)
fcvt.h.lu fd, xs1                                                                                (RV64Zfh)
fcvt.h.lu xd, xs1                                                                                (RV64Zhinx)</code></pre></div><h3 id="fcvthq"><a class="doc-anchor" href="#fcvthq">§</a>fcvt.h.q</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.h.q fd, fs1, &lt;rounding mode&gt;                                                                (RV32/64QZfh or RV32/64QZfhmin)
fcvt.h.q fd, fs1                                                                                 (RV32/64QZfh or RV32/64QZfhmin)</code></pre></div><h3 id="fcvths"><a class="doc-anchor" href="#fcvths">§</a>fcvt.h.s</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.h.s fd, fs1, &lt;rounding mode&gt;                                                                (RV32/64Zfh or RV32/64Zfhmin)
fcvt.h.s xd, xs1, &lt;rounding mode&gt;                                                                (RV32/64Zhinx or RV32/64Zhinxmin)
fcvt.h.s fd, fs1                                                                                 (RV32/64Zfh or RV32/64Zfhmin)
fcvt.h.s xd, xs1                                                                                 (RV32/64Zhinx or RV32/64Zhinxmin)</code></pre></div><h3 id="fcvthw"><a class="doc-anchor" href="#fcvthw">§</a>fcvt.h.w</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.h.w fd, xs1, &lt;rounding mode&gt;                                                                (RV32/64Zfh)
fcvt.h.w xd, xs1, &lt;rounding mode&gt;                                                                (RV32/64Zhinx)
fcvt.h.w fd, xs1                                                                                 (RV32/64Zfh)
fcvt.h.w xd, xs1                                                                                 (RV32/64Zhinx)</code></pre></div><h3 id="fcvthwu"><a class="doc-anchor" href="#fcvthwu">§</a>fcvt.h.wu</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.h.wu fd, xs1, &lt;rounding mode&gt;                                                               (RV32/64Zfh)
fcvt.h.wu xd, xs1, &lt;rounding mode&gt;                                                               (RV32/64Zhinx)
fcvt.h.wu fd, xs1                                                                                (RV32/64Zfh)
fcvt.h.wu xd, xs1                                                                                (RV32/64Zhinx)</code></pre></div><h3 id="fcvtld"><a class="doc-anchor" href="#fcvtld">§</a>fcvt.l.d</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.l.d xd, fs1, &lt;rounding mode&gt;                                                                (RV64D)
fcvt.l.d xd, xs1, &lt;rounding mode&gt;                                                                (RV64Zdinx)
fcvt.l.d xd, fs1                                                                                 (RV64D)
fcvt.l.d xd, xs1                                                                                 (RV64Zdinx)</code></pre></div><h3 id="fcvtlh"><a class="doc-anchor" href="#fcvtlh">§</a>fcvt.l.h</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.l.h xd, fs1, &lt;rounding mode&gt;                                                                (RV64Zfh)
fcvt.l.h xd, xs1, &lt;rounding mode&gt;                                                                (RV64Zhinx)
fcvt.l.h xd, fs1                                                                                 (RV64Zfh)
fcvt.l.h xd, xs1                                                                                 (RV64Zhinx)</code></pre></div><h3 id="fcvtlq"><a class="doc-anchor" href="#fcvtlq">§</a>fcvt.l.q</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.l.q xd, fs1, &lt;rounding mode&gt;                                                                (RV64Q)
fcvt.l.q xd, fs1                                                                                 (RV64Q)</code></pre></div><h3 id="fcvtls"><a class="doc-anchor" href="#fcvtls">§</a>fcvt.l.s</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.l.s xd, fs1, &lt;rounding mode&gt;                                                                (RV64F)
fcvt.l.s xd, xs1, &lt;rounding mode&gt;                                                                (RV64Zfinx)
fcvt.l.s xd, fs1                                                                                 (RV64F)
fcvt.l.s xd, xs1                                                                                 (RV64Zfinx)</code></pre></div><h3 id="fcvtlud"><a class="doc-anchor" href="#fcvtlud">§</a>fcvt.lu.d</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.lu.d xd, fs1, &lt;rounding mode&gt;                                                               (RV64D)
fcvt.lu.d xd, xs1, &lt;rounding mode&gt;                                                               (RV64Zdinx)
fcvt.lu.d xd, fs1                                                                                (RV64D)
fcvt.lu.d xd, xs1                                                                                (RV64Zdinx)</code></pre></div><h3 id="fcvtluh"><a class="doc-anchor" href="#fcvtluh">§</a>fcvt.lu.h</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.lu.h xd, fs1, &lt;rounding mode&gt;                                                               (RV64Zfh)
fcvt.lu.h xd, xs1, &lt;rounding mode&gt;                                                               (RV64Zhinx)
fcvt.lu.h xd, fs1                                                                                (RV64Zfh)
fcvt.lu.h xd, xs1                                                                                (RV64Zhinx)</code></pre></div><h3 id="fcvtluq"><a class="doc-anchor" href="#fcvtluq">§</a>fcvt.lu.q</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.lu.q xd, fs1, &lt;rounding mode&gt;                                                               (RV64Q)
fcvt.lu.q xd, fs1                                                                                (RV64Q)</code></pre></div><h3 id="fcvtlus"><a class="doc-anchor" href="#fcvtlus">§</a>fcvt.lu.s</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.lu.s xd, fs1, &lt;rounding mode&gt;                                                               (RV64F)
fcvt.lu.s xd, xs1, &lt;rounding mode&gt;                                                               (RV64Zfinx)
fcvt.lu.s xd, fs1                                                                                (RV64F)
fcvt.lu.s xd, xs1                                                                                (RV64Zfinx)</code></pre></div><h3 id="fcvtqd"><a class="doc-anchor" href="#fcvtqd">§</a>fcvt.q.d</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.q.d fd, fs1                                                                                 (RV32/64Q)</code></pre></div><h3 id="fcvtqh"><a class="doc-anchor" href="#fcvtqh">§</a>fcvt.q.h</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.q.h fd, fs1                                                                                 (RV32/64QZfh or RV32/64QZfhmin)</code></pre></div><h3 id="fcvtql"><a class="doc-anchor" href="#fcvtql">§</a>fcvt.q.l</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.q.l fd, xs1                                                                                 (RV64Q)</code></pre></div><h3 id="fcvtqlu"><a class="doc-anchor" href="#fcvtqlu">§</a>fcvt.q.lu</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.q.lu fd, xs1                                                                                (RV64Q)</code></pre></div><h3 id="fcvtqs"><a class="doc-anchor" href="#fcvtqs">§</a>fcvt.q.s</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.q.s fd, fs1                                                                                 (RV32/64Q)</code></pre></div><h3 id="fcvtqw"><a class="doc-anchor" href="#fcvtqw">§</a>fcvt.q.w</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.q.w fd, xs1                                                                                 (RV32/64Q)</code></pre></div><h3 id="fcvtqwu"><a class="doc-anchor" href="#fcvtqwu">§</a>fcvt.q.wu</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.q.wu fd, xs1                                                                                (RV32/64Q)</code></pre></div><h3 id="fcvtsbf16"><a class="doc-anchor" href="#fcvtsbf16">§</a>fcvt.s.bf16</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.s.bf16 fd, fs1                                                                              (RV32/64Zfbfmin)</code></pre></div><h3 id="fcvtsd"><a class="doc-anchor" href="#fcvtsd">§</a>fcvt.s.d</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.s.d fd, fs1, &lt;rounding mode&gt;                                                                (RV32/64D)
fcvt.s.d xd, xs1, &lt;rounding mode&gt;                                        (d is even, s1 is even) (RV32Zdinx)
fcvt.s.d xd, xs1, &lt;rounding mode&gt;                                                                (RV64Zdinx)
fcvt.s.d fd, fs1                                                                                 (RV32/64D)
fcvt.s.d xd, xs1                                                         (d is even, s1 is even) (RV32Zdinx)
fcvt.s.d xd, xs1                                                                                 (RV64Zdinx)</code></pre></div><h3 id="fcvtsh"><a class="doc-anchor" href="#fcvtsh">§</a>fcvt.s.h</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.s.h fd, fs1                                                                                 (RV32/64Zfh or RV32/64Zfhmin)
fcvt.s.h xd, xs1                                                                                 (RV32/64Zhinx or RV32/64Zhinxmin)</code></pre></div><h3 id="fcvtsl"><a class="doc-anchor" href="#fcvtsl">§</a>fcvt.s.l</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.s.l fd, xs1, &lt;rounding mode&gt;                                                                (RV64F)
fcvt.s.l xd, xs1, &lt;rounding mode&gt;                                                                (RV64Zfinx)
fcvt.s.l fd, xs1                                                                                 (RV64F)
fcvt.s.l xd, xs1                                                                                 (RV64Zfinx)</code></pre></div><h3 id="fcvtslu"><a class="doc-anchor" href="#fcvtslu">§</a>fcvt.s.lu</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.s.lu fd, xs1, &lt;rounding mode&gt;                                                               (RV64F)
fcvt.s.lu xd, xs1, &lt;rounding mode&gt;                                                               (RV64Zfinx)
fcvt.s.lu fd, xs1                                                                                (RV64F)
fcvt.s.lu xd, xs1                                                                                (RV64Zfinx)</code></pre></div><h3 id="fcvtsq"><a class="doc-anchor" href="#fcvtsq">§</a>fcvt.s.q</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.s.q fd, fs1, &lt;rounding mode&gt;                                                                (RV32/64Q)
fcvt.s.q fd, fs1                                                                                 (RV32/64Q)</code></pre></div><h3 id="fcvtsw"><a class="doc-anchor" href="#fcvtsw">§</a>fcvt.s.w</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.s.w fd, xs1, &lt;rounding mode&gt;                                                                (RV32/64F)
fcvt.s.w xd, xs1, &lt;rounding mode&gt;                                                                (RV32/64Zfinx)
fcvt.s.w fd, xs1                                                                                 (RV32/64F)
fcvt.s.w xd, xs1                                                                                 (RV32/64Zfinx)</code></pre></div><h3 id="fcvtswu"><a class="doc-anchor" href="#fcvtswu">§</a>fcvt.s.wu</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.s.wu fd, xs1, &lt;rounding mode&gt;                                                               (RV32/64F)
fcvt.s.wu xd, xs1, &lt;rounding mode&gt;                                                               (RV32/64Zfinx)
fcvt.s.wu fd, xs1                                                                                (RV32/64F)
fcvt.s.wu xd, xs1                                                                                (RV32/64Zfinx)</code></pre></div><h3 id="fcvtwd"><a class="doc-anchor" href="#fcvtwd">§</a>fcvt.w.d</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.w.d xd, fs1, &lt;rounding mode&gt;                                                                (RV32/64D)
fcvt.w.d xd, xs1, &lt;rounding mode&gt;                                                   (s1 is even) (RV32Zdinx)
fcvt.w.d xd, xs1, &lt;rounding mode&gt;                                                                (RV64Zdinx)
fcvt.w.d xd, fs1                                                                                 (RV32/64D)
fcvt.w.d xd, xs1                                                                    (s1 is even) (RV32Zdinx)
fcvt.w.d xd, xs1                                                                                 (RV64Zdinx)</code></pre></div><h3 id="fcvtwh"><a class="doc-anchor" href="#fcvtwh">§</a>fcvt.w.h</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.w.h xd, fs1, &lt;rounding mode&gt;                                                                (RV32/64Zfh)
fcvt.w.h xd, xs1, &lt;rounding mode&gt;                                                                (RV32/64Zhinx)
fcvt.w.h xd, fs1                                                                                 (RV32/64Zfh)
fcvt.w.h xd, xs1                                                                                 (RV32/64Zhinx)</code></pre></div><h3 id="fcvtwq"><a class="doc-anchor" href="#fcvtwq">§</a>fcvt.w.q</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.w.q xd, fs1, &lt;rounding mode&gt;                                                                (RV32/64Q)
fcvt.w.q xd, fs1                                                                                 (RV32/64Q)</code></pre></div><h3 id="fcvtws"><a class="doc-anchor" href="#fcvtws">§</a>fcvt.w.s</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.w.s xd, fs1, &lt;rounding mode&gt;                                                                (RV32/64F)
fcvt.w.s xd, xs1, &lt;rounding mode&gt;                                                                (RV32/64Zfinx)
fcvt.w.s xd, fs1                                                                                 (RV32/64F)
fcvt.w.s xd, xs1                                                                                 (RV32/64Zfinx)</code></pre></div><h3 id="fcvtwud"><a class="doc-anchor" href="#fcvtwud">§</a>fcvt.wu.d</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.wu.d xd, fs1, &lt;rounding mode&gt;                                                               (RV32/64D)
fcvt.wu.d xd, xs1, &lt;rounding mode&gt;                                                  (s1 is even) (RV32Zdinx)
fcvt.wu.d xd, xs1, &lt;rounding mode&gt;                                                               (RV64Zdinx)
fcvt.wu.d xd, fs1                                                                                (RV32/64D)
fcvt.wu.d xd, xs1                                                                   (s1 is even) (RV32Zdinx)
fcvt.wu.d xd, xs1                                                                                (RV64Zdinx)</code></pre></div><h3 id="fcvtwuh"><a class="doc-anchor" href="#fcvtwuh">§</a>fcvt.wu.h</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.wu.h xd, fs1, &lt;rounding mode&gt;                                                               (RV32/64Zfh)
fcvt.wu.h xd, xs1, &lt;rounding mode&gt;                                                               (RV32/64Zhinx)
fcvt.wu.h xd, fs1                                                                                (RV32/64Zfh)
fcvt.wu.h xd, xs1                                                                                (RV32/64Zhinx)</code></pre></div><h3 id="fcvtwuq"><a class="doc-anchor" href="#fcvtwuq">§</a>fcvt.wu.q</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.wu.q xd, fs1, &lt;rounding mode&gt;                                                               (RV32/64Q)
fcvt.wu.q xd, fs1                                                                                (RV32/64Q)</code></pre></div><h3 id="fcvtwus"><a class="doc-anchor" href="#fcvtwus">§</a>fcvt.wu.s</h3><div class="example-wrap"><pre class="language-insref"><code>fcvt.wu.s xd, fs1, &lt;rounding mode&gt;                                                               (RV32/64F)
fcvt.wu.s xd, xs1, &lt;rounding mode&gt;                                                               (RV32/64Zfinx)
fcvt.wu.s xd, fs1                                                                                (RV32/64F)
fcvt.wu.s xd, xs1                                                                                (RV32/64Zfinx)</code></pre></div><h3 id="fcvtmodwd"><a class="doc-anchor" href="#fcvtmodwd">§</a>fcvtmod.w.d</h3><div class="example-wrap"><pre class="language-insref"><code>fcvtmod.w.d xd, fs1, rtz                                                                         (RV32/64DZfa)</code></pre></div><h3 id="fdivd"><a class="doc-anchor" href="#fdivd">§</a>fdiv.d</h3><div class="example-wrap"><pre class="language-insref"><code>fdiv.d fd, fs1, fs2, &lt;rounding mode&gt;                                                             (RV32/64D)
fdiv.d xd, xs1, xs2, &lt;rounding mode&gt;                         (d is even, s1 is even, s2 is even) (RV32Zdinx)
fdiv.d xd, xs1, xs2, &lt;rounding mode&gt;                                                             (RV64Zdinx)
fdiv.d fd, fs1, fs2                                                                              (RV32/64D)
fdiv.d xd, xs1, xs2                                          (d is even, s1 is even, s2 is even) (RV32Zdinx)
fdiv.d xd, xs1, xs2                                                                              (RV64Zdinx)</code></pre></div><h3 id="fdivh"><a class="doc-anchor" href="#fdivh">§</a>fdiv.h</h3><div class="example-wrap"><pre class="language-insref"><code>fdiv.h fd, fs1, fs2, &lt;rounding mode&gt;                                                             (RV32/64Zfh)
fdiv.h xd, xs1, xs2, &lt;rounding mode&gt;                                                             (RV32/64Zhinx)
fdiv.h fd, fs1, fs2                                                                              (RV32/64Zfh)
fdiv.h xd, xs1, xs2                                                                              (RV32/64Zhinx)</code></pre></div><h3 id="fdivq"><a class="doc-anchor" href="#fdivq">§</a>fdiv.q</h3><div class="example-wrap"><pre class="language-insref"><code>fdiv.q fd, fs1, fs2, &lt;rounding mode&gt;                                                             (RV32/64Q)
fdiv.q fd, fs1, fs2                                                                              (RV32/64Q)</code></pre></div><h3 id="fdivs"><a class="doc-anchor" href="#fdivs">§</a>fdiv.s</h3><div class="example-wrap"><pre class="language-insref"><code>fdiv.s fd, fs1, fs2, &lt;rounding mode&gt;                                                             (RV32/64F)
fdiv.s xd, xs1, xs2, &lt;rounding mode&gt;                                                             (RV32/64Zfinx)
fdiv.s fd, fs1, fs2                                                                              (RV32/64F)
fdiv.s xd, xs1, xs2                                                                              (RV32/64Zfinx)</code></pre></div><h3 id="fence"><a class="doc-anchor" href="#fence">§</a>fence</h3><div class="example-wrap"><pre class="language-insref"><code>fence &lt;fence spec&gt;, &lt;fence spec&gt;                                                                 (RV32/64I)
fence                                                                                            (RV32/64I)</code></pre></div><h3 id="fencei"><a class="doc-anchor" href="#fencei">§</a>fence.i</h3><div class="example-wrap"><pre class="language-insref"><code>fence.i                                                                                          (RV32/64Zifencei)</code></pre></div><h3 id="fencetso"><a class="doc-anchor" href="#fencetso">§</a>fence.tso</h3><div class="example-wrap"><pre class="language-insref"><code>fence.tso                                                                                        (RV32/64I)</code></pre></div><h3 id="feqd"><a class="doc-anchor" href="#feqd">§</a>feq.d</h3><div class="example-wrap"><pre class="language-insref"><code>feq.d xd, fs1, fs2                                                                               (RV32/64D)
feq.d xd, xs1, xs2                                                      (s1 is even, s2 is even) (RV32Zdinx)
feq.d xd, xs1, xs2                                                                               (RV64Zdinx)</code></pre></div><h3 id="feqh"><a class="doc-anchor" href="#feqh">§</a>feq.h</h3><div class="example-wrap"><pre class="language-insref"><code>feq.h xd, fs1, fs2                                                                               (RV32/64Zfh)
feq.h xd, xs1, xs2                                                                               (RV32/64Zhinx)</code></pre></div><h3 id="feqq"><a class="doc-anchor" href="#feqq">§</a>feq.q</h3><div class="example-wrap"><pre class="language-insref"><code>feq.q xd, fs1, fs2                                                                               (RV32/64Q)</code></pre></div><h3 id="feqs"><a class="doc-anchor" href="#feqs">§</a>feq.s</h3><div class="example-wrap"><pre class="language-insref"><code>feq.s xd, fs1, fs2                                                                               (RV32/64F)
feq.s xd, xs1, xs2                                                                               (RV32/64Zfinx)</code></pre></div><h3 id="fld"><a class="doc-anchor" href="#fld">§</a>fld</h3><div class="example-wrap"><pre class="language-insref"><code>fld fv, [xb, simm]                                                       (-2048 &lt;= simm &lt;= 2047) (RV32/64D)
fld fv, [xb, &lt;offset&gt;]                         (offset is the 12 lowest bits of a 32-bit offset) (RV32/64D)
fld fd, &lt;offset&gt;, xs1                                        (offset is 32 bits, s1 cannot be 0) (RV32/64D)</code></pre></div><h3 id="fled"><a class="doc-anchor" href="#fled">§</a>fle.d</h3><div class="example-wrap"><pre class="language-insref"><code>fle.d xd, fs1, fs2                                                                               (RV32/64D)
fle.d xd, xs1, xs2                                                      (s1 is even, s2 is even) (RV32Zdinx)
fle.d xd, xs1, xs2                                                                               (RV64Zdinx)</code></pre></div><h3 id="fleh"><a class="doc-anchor" href="#fleh">§</a>fle.h</h3><div class="example-wrap"><pre class="language-insref"><code>fle.h xd, fs1, fs2                                                                               (RV32/64Zfh)
fle.h xd, xs1, xs2                                                                               (RV32/64Zhinx)</code></pre></div><h3 id="fleq"><a class="doc-anchor" href="#fleq">§</a>fle.q</h3><div class="example-wrap"><pre class="language-insref"><code>fle.q xd, fs1, fs2                                                                               (RV32/64Q)</code></pre></div><h3 id="fles"><a class="doc-anchor" href="#fles">§</a>fle.s</h3><div class="example-wrap"><pre class="language-insref"><code>fle.s xd, fs1, fs2                                                                               (RV32/64F)
fle.s xd, xs1, xs2                                                                               (RV32/64Zfinx)</code></pre></div><h3 id="fleqd"><a class="doc-anchor" href="#fleqd">§</a>fleq.d</h3><div class="example-wrap"><pre class="language-insref"><code>fleq.d xd, fs1, fs2                                                                              (RV32/64DZfa)</code></pre></div><h3 id="fleqh"><a class="doc-anchor" href="#fleqh">§</a>fleq.h</h3><div class="example-wrap"><pre class="language-insref"><code>fleq.h xd, fs1, fs2                                                                              (RV32/64Zfa_Zfh)</code></pre></div><h3 id="fleqq"><a class="doc-anchor" href="#fleqq">§</a>fleq.q</h3><div class="example-wrap"><pre class="language-insref"><code>fleq.q xd, fs1, fs2                                                                              (RV32/64QZfa)</code></pre></div><h3 id="fleqs"><a class="doc-anchor" href="#fleqs">§</a>fleq.s</h3><div class="example-wrap"><pre class="language-insref"><code>fleq.s xd, fs1, fs2                                                                              (RV32/64FZfa)</code></pre></div><h3 id="flh"><a class="doc-anchor" href="#flh">§</a>flh</h3><div class="example-wrap"><pre class="language-insref"><code>flh fv, [xb, simm]                                                       (-2048 &lt;= simm &lt;= 2047) (RV32/64Zfh or RV32/64Zfhmin)
flh fv, [xb, &lt;offset&gt;]                         (offset is the 12 lowest bits of a 32-bit offset) (RV32/64Zfh or RV32/64Zfhmin)
flh fd, &lt;offset&gt;, xs1                                        (offset is 32 bits, s1 cannot be 0) (RV32/64Zfh or RV32/64Zfhmin)</code></pre></div><h3 id="flid"><a class="doc-anchor" href="#flid">§</a>fli.d</h3><div class="example-wrap"><pre class="language-insref"><code>fli.d fd, fimm                                              (fimm is a floating point immediate) (RV32/64DZfa)</code></pre></div><h3 id="flih"><a class="doc-anchor" href="#flih">§</a>fli.h</h3><div class="example-wrap"><pre class="language-insref"><code>fli.h fd, fimm                                              (fimm is a floating point immediate) (RV32/64Zfa_Zfh)</code></pre></div><h3 id="fliq"><a class="doc-anchor" href="#fliq">§</a>fli.q</h3><div class="example-wrap"><pre class="language-insref"><code>fli.q fd, fimm                                              (fimm is a floating point immediate) (RV32/64QZfa)</code></pre></div><h3 id="flis"><a class="doc-anchor" href="#flis">§</a>fli.s</h3><div class="example-wrap"><pre class="language-insref"><code>fli.s fd, fimm                                              (fimm is a floating point immediate) (RV32/64FZfa)</code></pre></div><h3 id="flq"><a class="doc-anchor" href="#flq">§</a>flq</h3><div class="example-wrap"><pre class="language-insref"><code>flq fv, [xb, simm]                                                       (-2048 &lt;= simm &lt;= 2047) (RV32/64Q)
flq fv, [xb, &lt;offset&gt;]                         (offset is the 12 lowest bits of a 32-bit offset) (RV32/64Q)
flq fd, &lt;offset&gt;, xs1                                        (offset is 32 bits, s1 cannot be 0) (RV32/64Q)</code></pre></div><h3 id="fltd"><a class="doc-anchor" href="#fltd">§</a>flt.d</h3><div class="example-wrap"><pre class="language-insref"><code>flt.d xd, fs1, fs2                                                                               (RV32/64D)
flt.d xd, xs1, xs2                                                      (s1 is even, s2 is even) (RV32Zdinx)
flt.d xd, xs1, xs2                                                                               (RV64Zdinx)</code></pre></div><h3 id="flth"><a class="doc-anchor" href="#flth">§</a>flt.h</h3><div class="example-wrap"><pre class="language-insref"><code>flt.h xd, fs1, fs2                                                                               (RV32/64Zfh)
flt.h xd, xs1, xs2                                                                               (RV32/64Zhinx)</code></pre></div><h3 id="fltq"><a class="doc-anchor" href="#fltq">§</a>flt.q</h3><div class="example-wrap"><pre class="language-insref"><code>flt.q xd, fs1, fs2                                                                               (RV32/64Q)</code></pre></div><h3 id="flts"><a class="doc-anchor" href="#flts">§</a>flt.s</h3><div class="example-wrap"><pre class="language-insref"><code>flt.s xd, fs1, fs2                                                                               (RV32/64F)
flt.s xd, xs1, xs2                                                                               (RV32/64Zfinx)</code></pre></div><h3 id="fltqd"><a class="doc-anchor" href="#fltqd">§</a>fltq.d</h3><div class="example-wrap"><pre class="language-insref"><code>fltq.d xd, fs1, fs2                                                                              (RV32/64DZfa)</code></pre></div><h3 id="fltqh"><a class="doc-anchor" href="#fltqh">§</a>fltq.h</h3><div class="example-wrap"><pre class="language-insref"><code>fltq.h xd, fs1, fs2                                                                              (RV32/64Zfa_Zfh)</code></pre></div><h3 id="fltqq"><a class="doc-anchor" href="#fltqq">§</a>fltq.q</h3><div class="example-wrap"><pre class="language-insref"><code>fltq.q xd, fs1, fs2                                                                              (RV32/64QZfa)</code></pre></div><h3 id="fltqs"><a class="doc-anchor" href="#fltqs">§</a>fltq.s</h3><div class="example-wrap"><pre class="language-insref"><code>fltq.s xd, fs1, fs2                                                                              (RV32/64FZfa)</code></pre></div><h3 id="flw"><a class="doc-anchor" href="#flw">§</a>flw</h3><div class="example-wrap"><pre class="language-insref"><code>flw fv, [xb, simm]                                                       (-2048 &lt;= simm &lt;= 2047) (RV32/64F)
flw fv, [xb, &lt;offset&gt;]                         (offset is the 12 lowest bits of a 32-bit offset) (RV32/64F)
flw fd, &lt;offset&gt;, xs1                                        (offset is 32 bits, s1 cannot be 0) (RV32/64F)</code></pre></div><h3 id="fmaddd"><a class="doc-anchor" href="#fmaddd">§</a>fmadd.d</h3><div class="example-wrap"><pre class="language-insref"><code>fmadd.d fd, fs1, fs2, fs3, &lt;rounding mode&gt;                                                       (RV32/64D)
fmadd.d xd, xs1, xs2, xs3, &lt;rounding mode&gt;       (d is even, s1 is even, s2 is even, s3 is even) (RV32Zdinx)
fmadd.d xd, xs1, xs2, xs3, &lt;rounding mode&gt;                                                       (RV64Zdinx)
fmadd.d fd, fs1, fs2, fs3                                                                        (RV32/64D)
fmadd.d xd, xs1, xs2, xs3                        (d is even, s1 is even, s2 is even, s3 is even) (RV32Zdinx)
fmadd.d xd, xs1, xs2, xs3                                                                        (RV64Zdinx)</code></pre></div><h3 id="fmaddh"><a class="doc-anchor" href="#fmaddh">§</a>fmadd.h</h3><div class="example-wrap"><pre class="language-insref"><code>fmadd.h fd, fs1, fs2, fs3, &lt;rounding mode&gt;                                                       (RV32/64Zfh)
fmadd.h xd, xs1, xs2, xs3, &lt;rounding mode&gt;                                                       (RV32/64Zhinx)
fmadd.h fd, fs1, fs2, fs3                                                                        (RV32/64Zfh)
fmadd.h xd, xs1, xs2, xs3                                                                        (RV32/64Zhinx)</code></pre></div><h3 id="fmaddq"><a class="doc-anchor" href="#fmaddq">§</a>fmadd.q</h3><div class="example-wrap"><pre class="language-insref"><code>fmadd.q fd, fs1, fs2, fs3, &lt;rounding mode&gt;                                                       (RV32/64Q)
fmadd.q fd, fs1, fs2, fs3                                                                        (RV32/64Q)</code></pre></div><h3 id="fmadds"><a class="doc-anchor" href="#fmadds">§</a>fmadd.s</h3><div class="example-wrap"><pre class="language-insref"><code>fmadd.s fd, fs1, fs2, fs3, &lt;rounding mode&gt;                                                       (RV32/64F)
fmadd.s xd, xs1, xs2, xs3, &lt;rounding mode&gt;                                                       (RV32/64Zfinx)
fmadd.s fd, fs1, fs2, fs3                                                                        (RV32/64F)
fmadd.s xd, xs1, xs2, xs3                                                                        (RV32/64Zfinx)</code></pre></div><h3 id="fmaxd"><a class="doc-anchor" href="#fmaxd">§</a>fmax.d</h3><div class="example-wrap"><pre class="language-insref"><code>fmax.d fd, fs1, fs2                                                                              (RV32/64D)
fmax.d xd, xs1, xs2                                          (d is even, s1 is even, s2 is even) (RV32Zdinx)
fmax.d xd, xs1, xs2                                                                              (RV64Zdinx)</code></pre></div><h3 id="fmaxh"><a class="doc-anchor" href="#fmaxh">§</a>fmax.h</h3><div class="example-wrap"><pre class="language-insref"><code>fmax.h fd, fs1, fs2                                                                              (RV32/64Zfh)
fmax.h xd, xs1, xs2                                                                              (RV32/64Zhinx)</code></pre></div><h3 id="fmaxq"><a class="doc-anchor" href="#fmaxq">§</a>fmax.q</h3><div class="example-wrap"><pre class="language-insref"><code>fmax.q fd, fs1, fs2                                                                              (RV32/64Q)</code></pre></div><h3 id="fmaxs"><a class="doc-anchor" href="#fmaxs">§</a>fmax.s</h3><div class="example-wrap"><pre class="language-insref"><code>fmax.s fd, fs1, fs2                                                                              (RV32/64F)
fmax.s xd, xs1, xs2                                                                              (RV32/64Zfinx)</code></pre></div><h3 id="fmaxmd"><a class="doc-anchor" href="#fmaxmd">§</a>fmaxm.d</h3><div class="example-wrap"><pre class="language-insref"><code>fmaxm.d fd, fs1, fs2                                                                             (RV32/64DZfa)</code></pre></div><h3 id="fmaxmh"><a class="doc-anchor" href="#fmaxmh">§</a>fmaxm.h</h3><div class="example-wrap"><pre class="language-insref"><code>fmaxm.h fd, fs1, fs2                                                                             (RV32/64Zfa_Zfh)</code></pre></div><h3 id="fmaxmq"><a class="doc-anchor" href="#fmaxmq">§</a>fmaxm.q</h3><div class="example-wrap"><pre class="language-insref"><code>fmaxm.q fd, fs1, fs2                                                                             (RV32/64QZfa)</code></pre></div><h3 id="fmaxms"><a class="doc-anchor" href="#fmaxms">§</a>fmaxm.s</h3><div class="example-wrap"><pre class="language-insref"><code>fmaxm.s fd, fs1, fs2                                                                             (RV32/64FZfa)</code></pre></div><h3 id="fmind"><a class="doc-anchor" href="#fmind">§</a>fmin.d</h3><div class="example-wrap"><pre class="language-insref"><code>fmin.d fd, fs1, fs2                                                                              (RV32/64D)
fmin.d xd, xs1, xs2                                          (d is even, s1 is even, s2 is even) (RV32Zdinx)
fmin.d xd, xs1, xs2                                                                              (RV64Zdinx)</code></pre></div><h3 id="fminh"><a class="doc-anchor" href="#fminh">§</a>fmin.h</h3><div class="example-wrap"><pre class="language-insref"><code>fmin.h fd, fs1, fs2                                                                              (RV32/64Zfh)
fmin.h xd, xs1, xs2                                                                              (RV32/64Zhinx)</code></pre></div><h3 id="fminq"><a class="doc-anchor" href="#fminq">§</a>fmin.q</h3><div class="example-wrap"><pre class="language-insref"><code>fmin.q fd, fs1, fs2                                                                              (RV32/64Q)</code></pre></div><h3 id="fmins"><a class="doc-anchor" href="#fmins">§</a>fmin.s</h3><div class="example-wrap"><pre class="language-insref"><code>fmin.s fd, fs1, fs2                                                                              (RV32/64F)
fmin.s xd, xs1, xs2                                                                              (RV32/64Zfinx)</code></pre></div><h3 id="fminmd"><a class="doc-anchor" href="#fminmd">§</a>fminm.d</h3><div class="example-wrap"><pre class="language-insref"><code>fminm.d fd, fs1, fs2                                                                             (RV32/64DZfa)</code></pre></div><h3 id="fminmh"><a class="doc-anchor" href="#fminmh">§</a>fminm.h</h3><div class="example-wrap"><pre class="language-insref"><code>fminm.h fd, fs1, fs2                                                                             (RV32/64Zfa_Zfh)</code></pre></div><h3 id="fminmq"><a class="doc-anchor" href="#fminmq">§</a>fminm.q</h3><div class="example-wrap"><pre class="language-insref"><code>fminm.q fd, fs1, fs2                                                                             (RV32/64QZfa)</code></pre></div><h3 id="fminms"><a class="doc-anchor" href="#fminms">§</a>fminm.s</h3><div class="example-wrap"><pre class="language-insref"><code>fminm.s fd, fs1, fs2                                                                             (RV32/64FZfa)</code></pre></div><h3 id="fmsubd"><a class="doc-anchor" href="#fmsubd">§</a>fmsub.d</h3><div class="example-wrap"><pre class="language-insref"><code>fmsub.d fd, fs1, fs2, fs3, &lt;rounding mode&gt;                                                       (RV32/64D)
fmsub.d xd, xs1, xs2, xs3, &lt;rounding mode&gt;       (d is even, s1 is even, s2 is even, s3 is even) (RV32Zdinx)
fmsub.d xd, xs1, xs2, xs3, &lt;rounding mode&gt;                                                       (RV64Zdinx)
fmsub.d fd, fs1, fs2, fs3                                                                        (RV32/64D)
fmsub.d xd, xs1, xs2, xs3                        (d is even, s1 is even, s2 is even, s3 is even) (RV32Zdinx)
fmsub.d xd, xs1, xs2, xs3                                                                        (RV64Zdinx)</code></pre></div><h3 id="fmsubh"><a class="doc-anchor" href="#fmsubh">§</a>fmsub.h</h3><div class="example-wrap"><pre class="language-insref"><code>fmsub.h fd, fs1, fs2, fs3, &lt;rounding mode&gt;                                                       (RV32/64Zfh)
fmsub.h xd, xs1, xs2, xs3, &lt;rounding mode&gt;                                                       (RV32/64Zhinx)
fmsub.h fd, fs1, fs2, fs3                                                                        (RV32/64Zfh)
fmsub.h xd, xs1, xs2, xs3                                                                        (RV32/64Zhinx)</code></pre></div><h3 id="fmsubq"><a class="doc-anchor" href="#fmsubq">§</a>fmsub.q</h3><div class="example-wrap"><pre class="language-insref"><code>fmsub.q fd, fs1, fs2, fs3, &lt;rounding mode&gt;                                                       (RV32/64Q)
fmsub.q fd, fs1, fs2, fs3                                                                        (RV32/64Q)</code></pre></div><h3 id="fmsubs"><a class="doc-anchor" href="#fmsubs">§</a>fmsub.s</h3><div class="example-wrap"><pre class="language-insref"><code>fmsub.s fd, fs1, fs2, fs3, &lt;rounding mode&gt;                                                       (RV32/64F)
fmsub.s xd, xs1, xs2, xs3, &lt;rounding mode&gt;                                                       (RV32/64Zfinx)
fmsub.s fd, fs1, fs2, fs3                                                                        (RV32/64F)
fmsub.s xd, xs1, xs2, xs3                                                                        (RV32/64Zfinx)</code></pre></div><h3 id="fmuld"><a class="doc-anchor" href="#fmuld">§</a>fmul.d</h3><div class="example-wrap"><pre class="language-insref"><code>fmul.d fd, fs1, fs2, &lt;rounding mode&gt;                                                             (RV32/64D)
fmul.d xd, xs1, xs2, &lt;rounding mode&gt;                         (d is even, s1 is even, s2 is even) (RV32Zdinx)
fmul.d xd, xs1, xs2, &lt;rounding mode&gt;                                                             (RV64Zdinx)
fmul.d fd, fs1, fs2                                                                              (RV32/64D)
fmul.d xd, xs1, xs2                                          (d is even, s1 is even, s2 is even) (RV32Zdinx)
fmul.d xd, xs1, xs2                                                                              (RV64Zdinx)</code></pre></div><h3 id="fmulh"><a class="doc-anchor" href="#fmulh">§</a>fmul.h</h3><div class="example-wrap"><pre class="language-insref"><code>fmul.h fd, fs1, fs2, &lt;rounding mode&gt;                                                             (RV32/64Zfh)
fmul.h xd, xs1, xs2, &lt;rounding mode&gt;                                                             (RV32/64Zhinx)
fmul.h fd, fs1, fs2                                                                              (RV32/64Zfh)
fmul.h xd, xs1, xs2                                                                              (RV32/64Zhinx)</code></pre></div><h3 id="fmulq"><a class="doc-anchor" href="#fmulq">§</a>fmul.q</h3><div class="example-wrap"><pre class="language-insref"><code>fmul.q fd, fs1, fs2, &lt;rounding mode&gt;                                                             (RV32/64Q)
fmul.q fd, fs1, fs2                                                                              (RV32/64Q)</code></pre></div><h3 id="fmuls"><a class="doc-anchor" href="#fmuls">§</a>fmul.s</h3><div class="example-wrap"><pre class="language-insref"><code>fmul.s fd, fs1, fs2, &lt;rounding mode&gt;                                                             (RV32/64F)
fmul.s xd, xs1, xs2, &lt;rounding mode&gt;                                                             (RV32/64Zfinx)
fmul.s fd, fs1, fs2                                                                              (RV32/64F)
fmul.s xd, xs1, xs2                                                                              (RV32/64Zfinx)</code></pre></div><h3 id="fmvd"><a class="doc-anchor" href="#fmvd">§</a>fmv.d</h3><div class="example-wrap"><pre class="language-insref"><code>fmv.d fd, fs1                                                                                    (RV32/64D)
fmv.d xd, xs1                                                            (d is even, s1 is even) (RV32Zdinx)
fmv.d xd, xs1                                                                                    (RV64Zdinx)</code></pre></div><h3 id="fmvdx"><a class="doc-anchor" href="#fmvdx">§</a>fmv.d.x</h3><div class="example-wrap"><pre class="language-insref"><code>fmv.d.x fd, xs1                                                                                  (RV64D)</code></pre></div><h3 id="fmvh"><a class="doc-anchor" href="#fmvh">§</a>fmv.h</h3><div class="example-wrap"><pre class="language-insref"><code>fmv.h fd, fs1                                                                                    (RV32/64Zfh)
fmv.h xd, xs1                                                                                    (RV32/64Zhinx)</code></pre></div><h3 id="fmvhx"><a class="doc-anchor" href="#fmvhx">§</a>fmv.h.x</h3><div class="example-wrap"><pre class="language-insref"><code>fmv.h.x fd, xs1                                                                                  (RV32/64Zfh or RV32/64Zfhmin)</code></pre></div><h3 id="fmvq"><a class="doc-anchor" href="#fmvq">§</a>fmv.q</h3><div class="example-wrap"><pre class="language-insref"><code>fmv.q fd, fs1                                                                                    (RV32/64Q)</code></pre></div><h3 id="fmvs"><a class="doc-anchor" href="#fmvs">§</a>fmv.s</h3><div class="example-wrap"><pre class="language-insref"><code>fmv.s fd, fs1                                                                                    (RV32/64F)
fmv.s xd, xs1                                                                                    (RV32/64Zfinx)</code></pre></div><h3 id="fmvsx"><a class="doc-anchor" href="#fmvsx">§</a>fmv.s.x</h3><div class="example-wrap"><pre class="language-insref"><code>fmv.s.x fd, xs1                                                                                  (RV32/64F)</code></pre></div><h3 id="fmvwx"><a class="doc-anchor" href="#fmvwx">§</a>fmv.w.x</h3><div class="example-wrap"><pre class="language-insref"><code>fmv.w.x fd, xs1                                                                                  (RV32/64F)</code></pre></div><h3 id="fmvxd"><a class="doc-anchor" href="#fmvxd">§</a>fmv.x.d</h3><div class="example-wrap"><pre class="language-insref"><code>fmv.x.d xd, fs1                                                                                  (RV64D)</code></pre></div><h3 id="fmvxh"><a class="doc-anchor" href="#fmvxh">§</a>fmv.x.h</h3><div class="example-wrap"><pre class="language-insref"><code>fmv.x.h xd, fs1                                                                                  (RV32/64Zfh or RV32/64Zfhmin)</code></pre></div><h3 id="fmvxs"><a class="doc-anchor" href="#fmvxs">§</a>fmv.x.s</h3><div class="example-wrap"><pre class="language-insref"><code>fmv.x.s xd, fs1                                                                                  (RV32/64F)</code></pre></div><h3 id="fmvxw"><a class="doc-anchor" href="#fmvxw">§</a>fmv.x.w</h3><div class="example-wrap"><pre class="language-insref"><code>fmv.x.w xd, fs1                                                                                  (RV32/64F)</code></pre></div><h3 id="fmvhxd"><a class="doc-anchor" href="#fmvhxd">§</a>fmvh.x.d</h3><div class="example-wrap"><pre class="language-insref"><code>fmvh.x.d xd, fs1                                                                                 (RV32DZfa)</code></pre></div><h3 id="fmvhxq"><a class="doc-anchor" href="#fmvhxq">§</a>fmvh.x.q</h3><div class="example-wrap"><pre class="language-insref"><code>fmvh.x.q xd, fs1                                                                                 (RV64QZfa)</code></pre></div><h3 id="fmvpdx"><a class="doc-anchor" href="#fmvpdx">§</a>fmvp.d.x</h3><div class="example-wrap"><pre class="language-insref"><code>fmvp.d.x fd, xs1, xs2                                                                            (RV32DZfa)</code></pre></div><h3 id="fmvpqx"><a class="doc-anchor" href="#fmvpqx">§</a>fmvp.q.x</h3><div class="example-wrap"><pre class="language-insref"><code>fmvp.q.x fd, xs1, xs2                                                                            (RV64QZfa)</code></pre></div><h3 id="fnegd"><a class="doc-anchor" href="#fnegd">§</a>fneg.d</h3><div class="example-wrap"><pre class="language-insref"><code>fneg.d fd, fs1                                                                                   (RV32/64D)
fneg.d xd, xs1                                                           (d is even, s1 is even) (RV32Zdinx)
fneg.d xd, xs1                                                                                   (RV64Zdinx)</code></pre></div><h3 id="fnegh"><a class="doc-anchor" href="#fnegh">§</a>fneg.h</h3><div class="example-wrap"><pre class="language-insref"><code>fneg.h fd, fs1                                                                                   (RV32/64Zfh)
fneg.h xd, xs1                                                                                   (RV32/64Zhinx)</code></pre></div><h3 id="fnegq"><a class="doc-anchor" href="#fnegq">§</a>fneg.q</h3><div class="example-wrap"><pre class="language-insref"><code>fneg.q fd, fs1                                                                                   (RV32/64Q)</code></pre></div><h3 id="fnegs"><a class="doc-anchor" href="#fnegs">§</a>fneg.s</h3><div class="example-wrap"><pre class="language-insref"><code>fneg.s fd, fs1                                                                                   (RV32/64F)
fneg.s xd, xs1                                                                                   (RV32/64Zfinx)</code></pre></div><h3 id="fnmaddd"><a class="doc-anchor" href="#fnmaddd">§</a>fnmadd.d</h3><div class="example-wrap"><pre class="language-insref"><code>fnmadd.d fd, fs1, fs2, fs3, &lt;rounding mode&gt;                                                      (RV32/64D)
fnmadd.d xd, xs1, xs2, xs3, &lt;rounding mode&gt;      (d is even, s1 is even, s2 is even, s3 is even) (RV32Zdinx)
fnmadd.d xd, xs1, xs2, xs3, &lt;rounding mode&gt;                                                      (RV64Zdinx)
fnmadd.d fd, fs1, fs2, fs3                                                                       (RV32/64D)
fnmadd.d xd, xs1, xs2, xs3                       (d is even, s1 is even, s2 is even, s3 is even) (RV32Zdinx)
fnmadd.d xd, xs1, xs2, xs3                                                                       (RV64Zdinx)</code></pre></div><h3 id="fnmaddh"><a class="doc-anchor" href="#fnmaddh">§</a>fnmadd.h</h3><div class="example-wrap"><pre class="language-insref"><code>fnmadd.h fd, fs1, fs2, fs3, &lt;rounding mode&gt;                                                      (RV32/64Zfh)
fnmadd.h xd, xs1, xs2, xs3, &lt;rounding mode&gt;                                                      (RV32/64Zhinx)
fnmadd.h fd, fs1, fs2, fs3                                                                       (RV32/64Zfh)
fnmadd.h xd, xs1, xs2, xs3                                                                       (RV32/64Zhinx)</code></pre></div><h3 id="fnmaddq"><a class="doc-anchor" href="#fnmaddq">§</a>fnmadd.q</h3><div class="example-wrap"><pre class="language-insref"><code>fnmadd.q fd, fs1, fs2, fs3, &lt;rounding mode&gt;                                                      (RV32/64Q)
fnmadd.q fd, fs1, fs2, fs3                                                                       (RV32/64Q)</code></pre></div><h3 id="fnmadds"><a class="doc-anchor" href="#fnmadds">§</a>fnmadd.s</h3><div class="example-wrap"><pre class="language-insref"><code>fnmadd.s fd, fs1, fs2, fs3, &lt;rounding mode&gt;                                                      (RV32/64F)
fnmadd.s xd, xs1, xs2, xs3, &lt;rounding mode&gt;                                                      (RV32/64Zfinx)
fnmadd.s fd, fs1, fs2, fs3                                                                       (RV32/64F)
fnmadd.s xd, xs1, xs2, xs3                                                                       (RV32/64Zfinx)</code></pre></div><h3 id="fnmsubd"><a class="doc-anchor" href="#fnmsubd">§</a>fnmsub.d</h3><div class="example-wrap"><pre class="language-insref"><code>fnmsub.d fd, fs1, fs2, fs3, &lt;rounding mode&gt;                                                      (RV32/64D)
fnmsub.d xd, xs1, xs2, xs3, &lt;rounding mode&gt;      (d is even, s1 is even, s2 is even, s3 is even) (RV32Zdinx)
fnmsub.d xd, xs1, xs2, xs3, &lt;rounding mode&gt;                                                      (RV64Zdinx)
fnmsub.d fd, fs1, fs2, fs3                                                                       (RV32/64D)
fnmsub.d xd, xs1, xs2, xs3                       (d is even, s1 is even, s2 is even, s3 is even) (RV32Zdinx)
fnmsub.d xd, xs1, xs2, xs3                                                                       (RV64Zdinx)</code></pre></div><h3 id="fnmsubh"><a class="doc-anchor" href="#fnmsubh">§</a>fnmsub.h</h3><div class="example-wrap"><pre class="language-insref"><code>fnmsub.h fd, fs1, fs2, fs3, &lt;rounding mode&gt;                                                      (RV32/64Zfh)
fnmsub.h xd, xs1, xs2, xs3, &lt;rounding mode&gt;                                                      (RV32/64Zhinx)
fnmsub.h fd, fs1, fs2, fs3                                                                       (RV32/64Zfh)
fnmsub.h xd, xs1, xs2, xs3                                                                       (RV32/64Zhinx)</code></pre></div><h3 id="fnmsubq"><a class="doc-anchor" href="#fnmsubq">§</a>fnmsub.q</h3><div class="example-wrap"><pre class="language-insref"><code>fnmsub.q fd, fs1, fs2, fs3, &lt;rounding mode&gt;                                                      (RV32/64Q)
fnmsub.q fd, fs1, fs2, fs3                                                                       (RV32/64Q)</code></pre></div><h3 id="fnmsubs"><a class="doc-anchor" href="#fnmsubs">§</a>fnmsub.s</h3><div class="example-wrap"><pre class="language-insref"><code>fnmsub.s fd, fs1, fs2, fs3, &lt;rounding mode&gt;                                                      (RV32/64F)
fnmsub.s xd, xs1, xs2, xs3, &lt;rounding mode&gt;                                                      (RV32/64Zfinx)
fnmsub.s fd, fs1, fs2, fs3                                                                       (RV32/64F)
fnmsub.s xd, xs1, xs2, xs3                                                                       (RV32/64Zfinx)</code></pre></div><h3 id="frcsr"><a class="doc-anchor" href="#frcsr">§</a>frcsr</h3><div class="example-wrap"><pre class="language-insref"><code>frcsr xd                                                                                         (RV32/64F or RV32/64Zfinx)</code></pre></div><h3 id="frflags"><a class="doc-anchor" href="#frflags">§</a>frflags</h3><div class="example-wrap"><pre class="language-insref"><code>frflags xd                                                                                       (RV32/64F or RV32/64Zfinx)</code></pre></div><h3 id="froundd"><a class="doc-anchor" href="#froundd">§</a>fround.d</h3><div class="example-wrap"><pre class="language-insref"><code>fround.d fd, fs1, &lt;rounding mode&gt;                                                                (RV32/64DZfa)
fround.d fd, fs1                                                                                 (RV32/64DZfa)</code></pre></div><h3 id="froundh"><a class="doc-anchor" href="#froundh">§</a>fround.h</h3><div class="example-wrap"><pre class="language-insref"><code>fround.h fd, fs1, &lt;rounding mode&gt;                                                                (RV32/64Zfa_Zfh)
fround.h fd, fs1                                                                                 (RV32/64Zfa_Zfh)</code></pre></div><h3 id="froundq"><a class="doc-anchor" href="#froundq">§</a>fround.q</h3><div class="example-wrap"><pre class="language-insref"><code>fround.q fd, fs1, &lt;rounding mode&gt;                                                                (RV32/64QZfa)
fround.q fd, fs1                                                                                 (RV32/64QZfa)</code></pre></div><h3 id="frounds"><a class="doc-anchor" href="#frounds">§</a>fround.s</h3><div class="example-wrap"><pre class="language-insref"><code>fround.s fd, fs1, &lt;rounding mode&gt;                                                                (RV32/64FZfa)
fround.s fd, fs1                                                                                 (RV32/64FZfa)</code></pre></div><h3 id="froundnxd"><a class="doc-anchor" href="#froundnxd">§</a>froundnx.d</h3><div class="example-wrap"><pre class="language-insref"><code>froundnx.d fd, fs1, &lt;rounding mode&gt;                                                              (RV32/64DZfa)
froundnx.d fd, fs1                                                                               (RV32/64DZfa)</code></pre></div><h3 id="froundnxh"><a class="doc-anchor" href="#froundnxh">§</a>froundnx.h</h3><div class="example-wrap"><pre class="language-insref"><code>froundnx.h fd, fs1, &lt;rounding mode&gt;                                                              (RV32/64Zfa_Zfh)
froundnx.h fd, fs1                                                                               (RV32/64Zfa_Zfh)</code></pre></div><h3 id="froundnxq"><a class="doc-anchor" href="#froundnxq">§</a>froundnx.q</h3><div class="example-wrap"><pre class="language-insref"><code>froundnx.q fd, fs1, &lt;rounding mode&gt;                                                              (RV32/64QZfa)
froundnx.q fd, fs1                                                                               (RV32/64QZfa)</code></pre></div><h3 id="froundnxs"><a class="doc-anchor" href="#froundnxs">§</a>froundnx.s</h3><div class="example-wrap"><pre class="language-insref"><code>froundnx.s fd, fs1, &lt;rounding mode&gt;                                                              (RV32/64FZfa)
froundnx.s fd, fs1                                                                               (RV32/64FZfa)</code></pre></div><h3 id="frrm"><a class="doc-anchor" href="#frrm">§</a>frrm</h3><div class="example-wrap"><pre class="language-insref"><code>frrm xd                                                                                          (RV32/64F or RV32/64Zfinx)</code></pre></div><h3 id="fscsr"><a class="doc-anchor" href="#fscsr">§</a>fscsr</h3><div class="example-wrap"><pre class="language-insref"><code>fscsr xd, xs1                                                                                    (RV32/64F or RV32/64Zfinx)</code></pre></div><h3 id="fsd"><a class="doc-anchor" href="#fsd">§</a>fsd</h3><div class="example-wrap"><pre class="language-insref"><code>fsd fv, [xb, simm]                                                       (-2048 &lt;= simm &lt;= 2047) (RV32/64D)
fsd fv, [xb, &lt;offset&gt;]                         (offset is the 12 lowest bits of a 32-bit offset) (RV32/64D)
fsd fd, &lt;offset&gt;, xs1                                        (offset is 32 bits, s1 cannot be 0) (RV32/64D)</code></pre></div><h3 id="fsflags"><a class="doc-anchor" href="#fsflags">§</a>fsflags</h3><div class="example-wrap"><pre class="language-insref"><code>fsflags xd, xs1                                                                                  (RV32/64F or RV32/64Zfinx)</code></pre></div><h3 id="fsflagsi"><a class="doc-anchor" href="#fsflagsi">§</a>fsflagsi</h3><div class="example-wrap"><pre class="language-insref"><code>fsflagsi xd, uimm                                                                 (uimm &lt;= 0x1F) (RV32/64F or RV32/64Zfinx)</code></pre></div><h3 id="fsgnjd"><a class="doc-anchor" href="#fsgnjd">§</a>fsgnj.d</h3><div class="example-wrap"><pre class="language-insref"><code>fsgnj.d fd, fs1, fs2                                                                             (RV32/64D)
fsgnj.d xd, xs1, xs2                                         (d is even, s1 is even, s2 is even) (RV32Zdinx)
fsgnj.d xd, xs1, xs2                                                                             (RV64Zdinx)</code></pre></div><h3 id="fsgnjh"><a class="doc-anchor" href="#fsgnjh">§</a>fsgnj.h</h3><div class="example-wrap"><pre class="language-insref"><code>fsgnj.h fd, fs1, fs2                                                                             (RV32/64Zfh)
fsgnj.h xd, xs1, xs2                                                                             (RV32/64Zhinx)</code></pre></div><h3 id="fsgnjq"><a class="doc-anchor" href="#fsgnjq">§</a>fsgnj.q</h3><div class="example-wrap"><pre class="language-insref"><code>fsgnj.q fd, fs1, fs2                                                                             (RV32/64Q)</code></pre></div><h3 id="fsgnjs"><a class="doc-anchor" href="#fsgnjs">§</a>fsgnj.s</h3><div class="example-wrap"><pre class="language-insref"><code>fsgnj.s fd, fs1, fs2                                                                             (RV32/64F)
fsgnj.s xd, xs1, xs2                                                                             (RV32/64Zfinx)</code></pre></div><h3 id="fsgnjnd"><a class="doc-anchor" href="#fsgnjnd">§</a>fsgnjn.d</h3><div class="example-wrap"><pre class="language-insref"><code>fsgnjn.d fd, fs1, fs2                                                                            (RV32/64D)
fsgnjn.d xd, xs1, xs2                                        (d is even, s1 is even, s2 is even) (RV32Zdinx)
fsgnjn.d xd, xs1, xs2                                                                            (RV64Zdinx)</code></pre></div><h3 id="fsgnjnh"><a class="doc-anchor" href="#fsgnjnh">§</a>fsgnjn.h</h3><div class="example-wrap"><pre class="language-insref"><code>fsgnjn.h fd, fs1, fs2                                                                            (RV32/64Zfh)
fsgnjn.h xd, xs1, xs2                                                                            (RV32/64Zhinx)</code></pre></div><h3 id="fsgnjnq"><a class="doc-anchor" href="#fsgnjnq">§</a>fsgnjn.q</h3><div class="example-wrap"><pre class="language-insref"><code>fsgnjn.q fd, fs1, fs2                                                                            (RV32/64Q)</code></pre></div><h3 id="fsgnjns"><a class="doc-anchor" href="#fsgnjns">§</a>fsgnjn.s</h3><div class="example-wrap"><pre class="language-insref"><code>fsgnjn.s fd, fs1, fs2                                                                            (RV32/64F)
fsgnjn.s xd, xs1, xs2                                                                            (RV32/64Zfinx)</code></pre></div><h3 id="fsgnjxd"><a class="doc-anchor" href="#fsgnjxd">§</a>fsgnjx.d</h3><div class="example-wrap"><pre class="language-insref"><code>fsgnjx.d fd, fs1, fs2                                                                            (RV32/64D)
fsgnjx.d xd, xs1, xs2                                        (d is even, s1 is even, s2 is even) (RV32Zdinx)
fsgnjx.d xd, xs1, xs2                                                                            (RV64Zdinx)</code></pre></div><h3 id="fsgnjxh"><a class="doc-anchor" href="#fsgnjxh">§</a>fsgnjx.h</h3><div class="example-wrap"><pre class="language-insref"><code>fsgnjx.h fd, fs1, fs2                                                                            (RV32/64Zfh)
fsgnjx.h xd, xs1, xs2                                                                            (RV32/64Zhinx)</code></pre></div><h3 id="fsgnjxq"><a class="doc-anchor" href="#fsgnjxq">§</a>fsgnjx.q</h3><div class="example-wrap"><pre class="language-insref"><code>fsgnjx.q fd, fs1, fs2                                                                            (RV32/64Q)</code></pre></div><h3 id="fsgnjxs"><a class="doc-anchor" href="#fsgnjxs">§</a>fsgnjx.s</h3><div class="example-wrap"><pre class="language-insref"><code>fsgnjx.s fd, fs1, fs2                                                                            (RV32/64F)
fsgnjx.s xd, xs1, xs2                                                                            (RV32/64Zfinx)</code></pre></div><h3 id="fsh"><a class="doc-anchor" href="#fsh">§</a>fsh</h3><div class="example-wrap"><pre class="language-insref"><code>fsh fv, [xb, simm]                                                       (-2048 &lt;= simm &lt;= 2047) (RV32/64Zfh or RV32/64Zfhmin)
fsh fv, [xb, &lt;offset&gt;]                         (offset is the 12 lowest bits of a 32-bit offset) (RV32/64Zfh or RV32/64Zfhmin)
fsh fd, &lt;offset&gt;, xs1                                        (offset is 32 bits, s1 cannot be 0) (RV32/64Zfh or RV32/64Zfhmin)</code></pre></div><h3 id="fsq"><a class="doc-anchor" href="#fsq">§</a>fsq</h3><div class="example-wrap"><pre class="language-insref"><code>fsq fv, [xb, simm]                                                       (-2048 &lt;= simm &lt;= 2047) (RV32/64Q)
fsq fv, [xb, &lt;offset&gt;]                         (offset is the 12 lowest bits of a 32-bit offset) (RV32/64Q)
fsq fd, &lt;offset&gt;, xs1                                        (offset is 32 bits, s1 cannot be 0) (RV32/64Q)</code></pre></div><h3 id="fsqrtd"><a class="doc-anchor" href="#fsqrtd">§</a>fsqrt.d</h3><div class="example-wrap"><pre class="language-insref"><code>fsqrt.d fd, fs1, &lt;rounding mode&gt;                                                                 (RV32/64D)
fsqrt.d xd, xs1, &lt;rounding mode&gt;                                         (d is even, s1 is even) (RV32Zdinx)
fsqrt.d xd, xs1, &lt;rounding mode&gt;                                                                 (RV64Zdinx)
fsqrt.d fd, fs1                                                                                  (RV32/64D)
fsqrt.d xd, xs1                                                          (d is even, s1 is even) (RV32Zdinx)
fsqrt.d xd, xs1                                                                                  (RV64Zdinx)</code></pre></div><h3 id="fsqrth"><a class="doc-anchor" href="#fsqrth">§</a>fsqrt.h</h3><div class="example-wrap"><pre class="language-insref"><code>fsqrt.h fd, fs1, &lt;rounding mode&gt;                                                                 (RV32/64Zfh)
fsqrt.h xd, xs1, &lt;rounding mode&gt;                                                                 (RV32/64Zhinx)
fsqrt.h fd, fs1                                                                                  (RV32/64Zfh)
fsqrt.h xd, xs1                                                                                  (RV32/64Zhinx)</code></pre></div><h3 id="fsqrtq"><a class="doc-anchor" href="#fsqrtq">§</a>fsqrt.q</h3><div class="example-wrap"><pre class="language-insref"><code>fsqrt.q fd, fs1, &lt;rounding mode&gt;                                                                 (RV32/64Q)
fsqrt.q fd, fs1                                                                                  (RV32/64Q)</code></pre></div><h3 id="fsqrts"><a class="doc-anchor" href="#fsqrts">§</a>fsqrt.s</h3><div class="example-wrap"><pre class="language-insref"><code>fsqrt.s fd, fs1, &lt;rounding mode&gt;                                                                 (RV32/64F)
fsqrt.s xd, xs1, &lt;rounding mode&gt;                                                                 (RV32/64Zfinx)
fsqrt.s fd, fs1                                                                                  (RV32/64F)
fsqrt.s xd, xs1                                                                                  (RV32/64Zfinx)</code></pre></div><h3 id="fsrm"><a class="doc-anchor" href="#fsrm">§</a>fsrm</h3><div class="example-wrap"><pre class="language-insref"><code>fsrm xd, xs1                                                                                     (RV32/64F or RV32/64Zfinx)</code></pre></div><h3 id="fsrmi"><a class="doc-anchor" href="#fsrmi">§</a>fsrmi</h3><div class="example-wrap"><pre class="language-insref"><code>fsrmi xd, uimm                                                                    (uimm &lt;= 0x1F) (RV32/64F or RV32/64Zfinx)</code></pre></div><h3 id="fsubd"><a class="doc-anchor" href="#fsubd">§</a>fsub.d</h3><div class="example-wrap"><pre class="language-insref"><code>fsub.d fd, fs1, fs2, &lt;rounding mode&gt;                                                             (RV32/64D)
fsub.d xd, xs1, xs2, &lt;rounding mode&gt;                         (d is even, s1 is even, s2 is even) (RV32Zdinx)
fsub.d xd, xs1, xs2, &lt;rounding mode&gt;                                                             (RV64Zdinx)
fsub.d fd, fs1, fs2                                                                              (RV32/64D)
fsub.d xd, xs1, xs2                                          (d is even, s1 is even, s2 is even) (RV32Zdinx)
fsub.d xd, xs1, xs2                                                                              (RV64Zdinx)</code></pre></div><h3 id="fsubh"><a class="doc-anchor" href="#fsubh">§</a>fsub.h</h3><div class="example-wrap"><pre class="language-insref"><code>fsub.h fd, fs1, fs2, &lt;rounding mode&gt;                                                             (RV32/64Zfh)
fsub.h xd, xs1, xs2, &lt;rounding mode&gt;                                                             (RV32/64Zhinx)
fsub.h fd, fs1, fs2                                                                              (RV32/64Zfh)
fsub.h xd, xs1, xs2                                                                              (RV32/64Zhinx)</code></pre></div><h3 id="fsubq"><a class="doc-anchor" href="#fsubq">§</a>fsub.q</h3><div class="example-wrap"><pre class="language-insref"><code>fsub.q fd, fs1, fs2, &lt;rounding mode&gt;                                                             (RV32/64Q)
fsub.q fd, fs1, fs2                                                                              (RV32/64Q)</code></pre></div><h3 id="fsubs"><a class="doc-anchor" href="#fsubs">§</a>fsub.s</h3><div class="example-wrap"><pre class="language-insref"><code>fsub.s fd, fs1, fs2, &lt;rounding mode&gt;                                                             (RV32/64F)
fsub.s xd, xs1, xs2, &lt;rounding mode&gt;                                                             (RV32/64Zfinx)
fsub.s fd, fs1, fs2                                                                              (RV32/64F)
fsub.s xd, xs1, xs2                                                                              (RV32/64Zfinx)</code></pre></div><h3 id="fsw"><a class="doc-anchor" href="#fsw">§</a>fsw</h3><div class="example-wrap"><pre class="language-insref"><code>fsw fv, [xb, simm]                                                       (-2048 &lt;= simm &lt;= 2047) (RV32/64F)
fsw fv, [xb, &lt;offset&gt;]                         (offset is the 12 lowest bits of a 32-bit offset) (RV32/64F)
fsw fd, &lt;offset&gt;, xs1                                        (offset is 32 bits, s1 cannot be 0) (RV32/64F)</code></pre></div><h3 id="j"><a class="doc-anchor" href="#j">§</a>j</h3><div class="example-wrap"><pre class="language-insref"><code>j &lt;offset&gt;                                                   (offset is 19 bits, 2-byte aligned) (RV32/64I)</code></pre></div><h3 id="jal"><a class="doc-anchor" href="#jal">§</a>jal</h3><div class="example-wrap"><pre class="language-insref"><code>jal xd, &lt;offset&gt;                                             (offset is 19 bits, 2-byte aligned) (RV32/64I)
jal &lt;offset&gt;                                                 (offset is 19 bits, 2-byte aligned) (RV32/64I)</code></pre></div><h3 id="jalr"><a class="doc-anchor" href="#jalr">§</a>jalr</h3><div class="example-wrap"><pre class="language-insref"><code>jalr xd, xs1, simm                                                       (-2048 &lt;= simm &lt;= 2047) (RV32/64I)
jalr xd, xs1, &lt;offset&gt;                         (offset is the 12 lowest bits of a 32-bit offset) (RV32/64I)
jalr xd                                                                                          (RV32/64I)</code></pre></div><h3 id="jr"><a class="doc-anchor" href="#jr">§</a>jr</h3><div class="example-wrap"><pre class="language-insref"><code>jr xd                                                                                            (RV32/64I)</code></pre></div><h3 id="jump"><a class="doc-anchor" href="#jump">§</a>jump</h3><div class="example-wrap"><pre class="language-insref"><code>jump &lt;offset&gt;, xd                                             (offset is 32 bits, d cannot be 0) (RV32/64I)</code></pre></div><h3 id="la"><a class="doc-anchor" href="#la">§</a>la</h3><div class="example-wrap"><pre class="language-insref"><code>la xd, &lt;offset&gt;                                               (d cannot be 0, offset is 32 bits) (RV32/64I)</code></pre></div><h3 id="lb"><a class="doc-anchor" href="#lb">§</a>lb</h3><div class="example-wrap"><pre class="language-insref"><code>lb xv, [xb, simm]                                                        (-2048 &lt;= simm &lt;= 2047) (RV32/64I)
lb xv, [xb, &lt;offset&gt;]                          (offset is the 12 lowest bits of a 32-bit offset) (RV32/64I)
lb xd, &lt;offset&gt;                                               (d cannot be 0, offset is 32 bits) (RV32/64I)</code></pre></div><h3 id="lbu"><a class="doc-anchor" href="#lbu">§</a>lbu</h3><div class="example-wrap"><pre class="language-insref"><code>lbu xv, [xb, simm]                                                       (-2048 &lt;= simm &lt;= 2047) (RV32/64I)
lbu xv, [xb, &lt;offset&gt;]                         (offset is the 12 lowest bits of a 32-bit offset) (RV32/64I)
lbu xd, &lt;offset&gt;                                              (d cannot be 0, offset is 32 bits) (RV32/64I)</code></pre></div><h3 id="ld"><a class="doc-anchor" href="#ld">§</a>ld</h3><div class="example-wrap"><pre class="language-insref"><code>ld xv, [xb, simm]                                                        (-2048 &lt;= simm &lt;= 2047) (RV64I)
ld xv, [xb, &lt;offset&gt;]                          (offset is the 12 lowest bits of a 32-bit offset) (RV64I)
ld xd, &lt;offset&gt;                                               (d cannot be 0, offset is 32 bits) (RV64I)</code></pre></div><h3 id="lh"><a class="doc-anchor" href="#lh">§</a>lh</h3><div class="example-wrap"><pre class="language-insref"><code>lh xv, [xb, simm]                                                        (-2048 &lt;= simm &lt;= 2047) (RV32/64I)
lh xv, [xb, &lt;offset&gt;]                          (offset is the 12 lowest bits of a 32-bit offset) (RV32/64I)
lh xd, &lt;offset&gt;                                               (d cannot be 0, offset is 32 bits) (RV32/64I)</code></pre></div><h3 id="lhu"><a class="doc-anchor" href="#lhu">§</a>lhu</h3><div class="example-wrap"><pre class="language-insref"><code>lhu xv, [xb, simm]                                                       (-2048 &lt;= simm &lt;= 2047) (RV32/64I)
lhu xv, [xb, &lt;offset&gt;]                         (offset is the 12 lowest bits of a 32-bit offset) (RV32/64I)
lhu xd, &lt;offset&gt;                                              (d cannot be 0, offset is 32 bits) (RV32/64I)</code></pre></div><h3 id="li"><a class="doc-anchor" href="#li">§</a>li</h3><div class="example-wrap"><pre class="language-insref"><code>li xd, simm                                                  (-0x80000000 &lt;= simm &lt;= 0x7FFFFFFF) (RV32I)
li xd, simm                                  (-0x8000000000000000 &lt;= simm &lt;= 0x7FFFFFFFFFFFFFFF) (RV64I)</code></pre></div><h3 id="li12"><a class="doc-anchor" href="#li12">§</a>li.12</h3><div class="example-wrap"><pre class="language-insref"><code>li.12 xd, simm                                                           (-2048 &lt;= simm &lt;= 2047) (RV32/64I)</code></pre></div><h3 id="li32"><a class="doc-anchor" href="#li32">§</a>li.32</h3><div class="example-wrap"><pre class="language-insref"><code>li.32 xd, simm                                               (-0x80000000 &lt;= simm &lt;= 0x7FFFFFFF) (RV64I)</code></pre></div><h3 id="li43"><a class="doc-anchor" href="#li43">§</a>li.43</h3><div class="example-wrap"><pre class="language-insref"><code>li.43 xd, simm                                         (-0x40000000000 &lt;= simm &lt;= 0x3FFFFFFFFFF) (RV64I)</code></pre></div><h3 id="li54"><a class="doc-anchor" href="#li54">§</a>li.54</h3><div class="example-wrap"><pre class="language-insref"><code>li.54 xd, simm                                   (-0x20000000000000 &lt;= simm &lt;= 0x1FFFFFFFFFFFFF) (RV64I)</code></pre></div><h3 id="lpad"><a class="doc-anchor" href="#lpad">§</a>lpad</h3><div class="example-wrap"><pre class="language-insref"><code>lpad uimm                                                                      (uimm &lt;= 0xFFFFF) (RV32/64Zicfilp)</code></pre></div><h3 id="lrd"><a class="doc-anchor" href="#lrd">§</a>lr.d</h3><div class="example-wrap"><pre class="language-insref"><code>lr.d xd, [xs1]                                                                                   (RV64A)</code></pre></div><h3 id="lrdaq"><a class="doc-anchor" href="#lrdaq">§</a>lr.d.aq</h3><div class="example-wrap"><pre class="language-insref"><code>lr.d.aq xd, [xs1]                                                                                (RV64A)</code></pre></div><h3 id="lrdaqrl"><a class="doc-anchor" href="#lrdaqrl">§</a>lr.d.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>lr.d.aqrl xd, [xs1]                                                                              (RV64A)</code></pre></div><h3 id="lrdrl"><a class="doc-anchor" href="#lrdrl">§</a>lr.d.rl</h3><div class="example-wrap"><pre class="language-insref"><code>lr.d.rl xd, [xs1]                                                                                (RV64A)</code></pre></div><h3 id="lrw"><a class="doc-anchor" href="#lrw">§</a>lr.w</h3><div class="example-wrap"><pre class="language-insref"><code>lr.w xd, [xs1]                                                                                   (RV32/64A)</code></pre></div><h3 id="lrwaq"><a class="doc-anchor" href="#lrwaq">§</a>lr.w.aq</h3><div class="example-wrap"><pre class="language-insref"><code>lr.w.aq xd, [xs1]                                                                                (RV32/64A)</code></pre></div><h3 id="lrwaqrl"><a class="doc-anchor" href="#lrwaqrl">§</a>lr.w.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>lr.w.aqrl xd, [xs1]                                                                              (RV32/64A)</code></pre></div><h3 id="lrwrl"><a class="doc-anchor" href="#lrwrl">§</a>lr.w.rl</h3><div class="example-wrap"><pre class="language-insref"><code>lr.w.rl xd, [xs1]                                                                                (RV32/64A)</code></pre></div><h3 id="lui"><a class="doc-anchor" href="#lui">§</a>lui</h3><div class="example-wrap"><pre class="language-insref"><code>lui xd, simm                              (-0x80000000 &lt;= simm &lt;= 0x7FFFF000, simm = 0x1000 * N) (RV32/64I)</code></pre></div><h3 id="lw"><a class="doc-anchor" href="#lw">§</a>lw</h3><div class="example-wrap"><pre class="language-insref"><code>lw xv, [xb, simm]                                                        (-2048 &lt;= simm &lt;= 2047) (RV32/64I)
lw xv, [xb, &lt;offset&gt;]                          (offset is the 12 lowest bits of a 32-bit offset) (RV32/64I)
lw xd, &lt;offset&gt;                                               (d cannot be 0, offset is 32 bits) (RV32/64I)</code></pre></div><h3 id="lwu"><a class="doc-anchor" href="#lwu">§</a>lwu</h3><div class="example-wrap"><pre class="language-insref"><code>lwu xv, [xb, simm]                                                       (-2048 &lt;= simm &lt;= 2047) (RV64I)
lwu xv, [xb, &lt;offset&gt;]                         (offset is the 12 lowest bits of a 32-bit offset) (RV64I)
lwu xd, &lt;offset&gt;                                              (d cannot be 0, offset is 32 bits) (RV64I)</code></pre></div><h3 id="max"><a class="doc-anchor" href="#max">§</a>max</h3><div class="example-wrap"><pre class="language-insref"><code>max xd, xs1, xs2                                                                                 (RV32/64Zbb)</code></pre></div><h3 id="maxu"><a class="doc-anchor" href="#maxu">§</a>maxu</h3><div class="example-wrap"><pre class="language-insref"><code>maxu xd, xs1, xs2                                                                                (RV32/64Zbb)</code></pre></div><h3 id="min"><a class="doc-anchor" href="#min">§</a>min</h3><div class="example-wrap"><pre class="language-insref"><code>min xd, xs1, xs2                                                                                 (RV32/64Zbb)</code></pre></div><h3 id="minu"><a class="doc-anchor" href="#minu">§</a>minu</h3><div class="example-wrap"><pre class="language-insref"><code>minu xd, xs1, xs2                                                                                (RV32/64Zbb)</code></pre></div><h3 id="mopr0"><a class="doc-anchor" href="#mopr0">§</a>mop.r.0</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.0 xd, xs1                                                                                  (RV32/64Zimop)</code></pre></div><h3 id="mopr1"><a class="doc-anchor" href="#mopr1">§</a>mop.r.1</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.1 xd, xs1                                                                                  (RV32/64Zimop)</code></pre></div><h3 id="mopr10"><a class="doc-anchor" href="#mopr10">§</a>mop.r.10</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.10 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr11"><a class="doc-anchor" href="#mopr11">§</a>mop.r.11</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.11 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr12"><a class="doc-anchor" href="#mopr12">§</a>mop.r.12</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.12 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr13"><a class="doc-anchor" href="#mopr13">§</a>mop.r.13</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.13 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr14"><a class="doc-anchor" href="#mopr14">§</a>mop.r.14</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.14 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr15"><a class="doc-anchor" href="#mopr15">§</a>mop.r.15</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.15 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr16"><a class="doc-anchor" href="#mopr16">§</a>mop.r.16</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.16 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr17"><a class="doc-anchor" href="#mopr17">§</a>mop.r.17</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.17 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr18"><a class="doc-anchor" href="#mopr18">§</a>mop.r.18</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.18 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr19"><a class="doc-anchor" href="#mopr19">§</a>mop.r.19</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.19 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr2"><a class="doc-anchor" href="#mopr2">§</a>mop.r.2</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.2 xd, xs1                                                                                  (RV32/64Zimop)</code></pre></div><h3 id="mopr20"><a class="doc-anchor" href="#mopr20">§</a>mop.r.20</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.20 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr21"><a class="doc-anchor" href="#mopr21">§</a>mop.r.21</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.21 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr22"><a class="doc-anchor" href="#mopr22">§</a>mop.r.22</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.22 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr23"><a class="doc-anchor" href="#mopr23">§</a>mop.r.23</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.23 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr24"><a class="doc-anchor" href="#mopr24">§</a>mop.r.24</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.24 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr25"><a class="doc-anchor" href="#mopr25">§</a>mop.r.25</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.25 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr26"><a class="doc-anchor" href="#mopr26">§</a>mop.r.26</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.26 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr27"><a class="doc-anchor" href="#mopr27">§</a>mop.r.27</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.27 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr28"><a class="doc-anchor" href="#mopr28">§</a>mop.r.28</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.28 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr29"><a class="doc-anchor" href="#mopr29">§</a>mop.r.29</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.29 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr3"><a class="doc-anchor" href="#mopr3">§</a>mop.r.3</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.3 xd, xs1                                                                                  (RV32/64Zimop)</code></pre></div><h3 id="mopr30"><a class="doc-anchor" href="#mopr30">§</a>mop.r.30</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.30 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr31"><a class="doc-anchor" href="#mopr31">§</a>mop.r.31</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.31 xd, xs1                                                                                 (RV32/64Zimop)</code></pre></div><h3 id="mopr4"><a class="doc-anchor" href="#mopr4">§</a>mop.r.4</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.4 xd, xs1                                                                                  (RV32/64Zimop)</code></pre></div><h3 id="mopr5"><a class="doc-anchor" href="#mopr5">§</a>mop.r.5</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.5 xd, xs1                                                                                  (RV32/64Zimop)</code></pre></div><h3 id="mopr6"><a class="doc-anchor" href="#mopr6">§</a>mop.r.6</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.6 xd, xs1                                                                                  (RV32/64Zimop)</code></pre></div><h3 id="mopr7"><a class="doc-anchor" href="#mopr7">§</a>mop.r.7</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.7 xd, xs1                                                                                  (RV32/64Zimop)</code></pre></div><h3 id="mopr8"><a class="doc-anchor" href="#mopr8">§</a>mop.r.8</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.8 xd, xs1                                                                                  (RV32/64Zimop)</code></pre></div><h3 id="mopr9"><a class="doc-anchor" href="#mopr9">§</a>mop.r.9</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.9 xd, xs1                                                                                  (RV32/64Zimop)</code></pre></div><h3 id="moprn"><a class="doc-anchor" href="#moprn">§</a>mop.r.N</h3><div class="example-wrap"><pre class="language-insref"><code>mop.r.N uimm, xd, xs1                                                             (uimm &lt;= 0x1F) (RV32/64Zimop)</code></pre></div><h3 id="moprr0"><a class="doc-anchor" href="#moprr0">§</a>mop.rr.0</h3><div class="example-wrap"><pre class="language-insref"><code>mop.rr.0 xd, xs1, xs2                                                                            (RV32/64Zimop)</code></pre></div><h3 id="moprr1"><a class="doc-anchor" href="#moprr1">§</a>mop.rr.1</h3><div class="example-wrap"><pre class="language-insref"><code>mop.rr.1 xd, xs1, xs2                                                                            (RV32/64Zimop)</code></pre></div><h3 id="moprr2"><a class="doc-anchor" href="#moprr2">§</a>mop.rr.2</h3><div class="example-wrap"><pre class="language-insref"><code>mop.rr.2 xd, xs1, xs2                                                                            (RV32/64Zimop)</code></pre></div><h3 id="moprr3"><a class="doc-anchor" href="#moprr3">§</a>mop.rr.3</h3><div class="example-wrap"><pre class="language-insref"><code>mop.rr.3 xd, xs1, xs2                                                                            (RV32/64Zimop)</code></pre></div><h3 id="moprr4"><a class="doc-anchor" href="#moprr4">§</a>mop.rr.4</h3><div class="example-wrap"><pre class="language-insref"><code>mop.rr.4 xd, xs1, xs2                                                                            (RV32/64Zimop)</code></pre></div><h3 id="moprr5"><a class="doc-anchor" href="#moprr5">§</a>mop.rr.5</h3><div class="example-wrap"><pre class="language-insref"><code>mop.rr.5 xd, xs1, xs2                                                                            (RV32/64Zimop)</code></pre></div><h3 id="moprr6"><a class="doc-anchor" href="#moprr6">§</a>mop.rr.6</h3><div class="example-wrap"><pre class="language-insref"><code>mop.rr.6 xd, xs1, xs2                                                                            (RV32/64Zimop)</code></pre></div><h3 id="moprr7"><a class="doc-anchor" href="#moprr7">§</a>mop.rr.7</h3><div class="example-wrap"><pre class="language-insref"><code>mop.rr.7 xd, xs1, xs2                                                                            (RV32/64Zimop)</code></pre></div><h3 id="moprrn"><a class="doc-anchor" href="#moprrn">§</a>mop.rr.N</h3><div class="example-wrap"><pre class="language-insref"><code>mop.rr.N uimm, xd, xs1, xs2                                                        (uimm &lt;= 0x7) (RV32/64Zimop)</code></pre></div><h3 id="mul"><a class="doc-anchor" href="#mul">§</a>mul</h3><div class="example-wrap"><pre class="language-insref"><code>mul xd, xs1, xs2                                                                                 (RV32/64M)</code></pre></div><h3 id="mulh"><a class="doc-anchor" href="#mulh">§</a>mulh</h3><div class="example-wrap"><pre class="language-insref"><code>mulh xd, xs1, xs2                                                                                (RV32/64M)</code></pre></div><h3 id="mulhsu"><a class="doc-anchor" href="#mulhsu">§</a>mulhsu</h3><div class="example-wrap"><pre class="language-insref"><code>mulhsu xd, xs1, xs2                                                                              (RV32/64M)</code></pre></div><h3 id="mulhu"><a class="doc-anchor" href="#mulhu">§</a>mulhu</h3><div class="example-wrap"><pre class="language-insref"><code>mulhu xd, xs1, xs2                                                                               (RV32/64M)</code></pre></div><h3 id="mulw"><a class="doc-anchor" href="#mulw">§</a>mulw</h3><div class="example-wrap"><pre class="language-insref"><code>mulw xd, xs1, xs2                                                                                (RV64M)</code></pre></div><h3 id="mv"><a class="doc-anchor" href="#mv">§</a>mv</h3><div class="example-wrap"><pre class="language-insref"><code>mv xd, xs1                                                                                       (RV32/64I)</code></pre></div><h3 id="neg"><a class="doc-anchor" href="#neg">§</a>neg</h3><div class="example-wrap"><pre class="language-insref"><code>neg xd, xs1                                                                                      (RV32/64I)</code></pre></div><h3 id="negw"><a class="doc-anchor" href="#negw">§</a>negw</h3><div class="example-wrap"><pre class="language-insref"><code>negw xd, xs1                                                                                     (RV64I)</code></pre></div><h3 id="nop"><a class="doc-anchor" href="#nop">§</a>nop</h3><div class="example-wrap"><pre class="language-insref"><code>nop                                                                                              (RV32/64I)</code></pre></div><h3 id="not"><a class="doc-anchor" href="#not">§</a>not</h3><div class="example-wrap"><pre class="language-insref"><code>not xd, xs1                                                                                      (RV32/64I)</code></pre></div><h3 id="ntlall"><a class="doc-anchor" href="#ntlall">§</a>ntl.all</h3><div class="example-wrap"><pre class="language-insref"><code>ntl.all                                                                                          (RV32/64Zihintntl)</code></pre></div><h3 id="ntlp1"><a class="doc-anchor" href="#ntlp1">§</a>ntl.p1</h3><div class="example-wrap"><pre class="language-insref"><code>ntl.p1                                                                                           (RV32/64Zihintntl)</code></pre></div><h3 id="ntlpall"><a class="doc-anchor" href="#ntlpall">§</a>ntl.pall</h3><div class="example-wrap"><pre class="language-insref"><code>ntl.pall                                                                                         (RV32/64Zihintntl)</code></pre></div><h3 id="ntls1"><a class="doc-anchor" href="#ntls1">§</a>ntl.s1</h3><div class="example-wrap"><pre class="language-insref"><code>ntl.s1                                                                                           (RV32/64Zihintntl)</code></pre></div><h3 id="or"><a class="doc-anchor" href="#or">§</a>or</h3><div class="example-wrap"><pre class="language-insref"><code>or xd, xs1, xs2                                                                                  (RV32/64I)</code></pre></div><h3 id="orcb"><a class="doc-anchor" href="#orcb">§</a>orc.b</h3><div class="example-wrap"><pre class="language-insref"><code>orc.b xd, xs1                                                                                    (RV32/64Zbb)</code></pre></div><h3 id="ori"><a class="doc-anchor" href="#ori">§</a>ori</h3><div class="example-wrap"><pre class="language-insref"><code>ori xd, xs1, simm                                                        (-2048 &lt;= simm &lt;= 2047) (RV32/64I)</code></pre></div><h3 id="orn"><a class="doc-anchor" href="#orn">§</a>orn</h3><div class="example-wrap"><pre class="language-insref"><code>orn xd, xs1, xs2                                                                                 (RV32/64Zbb or RV32/64Zbkb or RV32/64Zk or RV32/64Zkn or RV32/64Zks)</code></pre></div><h3 id="pack"><a class="doc-anchor" href="#pack">§</a>pack</h3><div class="example-wrap"><pre class="language-insref"><code>pack xd, xs1, xs2                                                                                (RV32/64Zbkb or RV32/64Zk or RV32/64Zkn or RV32/64Zks)</code></pre></div><h3 id="packh"><a class="doc-anchor" href="#packh">§</a>packh</h3><div class="example-wrap"><pre class="language-insref"><code>packh xd, xs1, xs2                                                                               (RV32/64Zbkb or RV32/64Zk or RV32/64Zkn or RV32/64Zks)</code></pre></div><h3 id="packw"><a class="doc-anchor" href="#packw">§</a>packw</h3><div class="example-wrap"><pre class="language-insref"><code>packw xd, xs1, xs2                                                                               (RV64Zbkb or RV64Zk or RV64Zkn or RV64Zks)</code></pre></div><h3 id="pause"><a class="doc-anchor" href="#pause">§</a>pause</h3><div class="example-wrap"><pre class="language-insref"><code>pause                                                                                            (RV32/64Zihintpause)</code></pre></div><h3 id="prefetchi"><a class="doc-anchor" href="#prefetchi">§</a>prefetch.i</h3><div class="example-wrap"><pre class="language-insref"><code>prefetch.i [xb, simm]                                     (-2048 &lt;= simm &lt;= 2016, simm = 32 * N) (RV32/64Zicbop)</code></pre></div><h3 id="prefetchr"><a class="doc-anchor" href="#prefetchr">§</a>prefetch.r</h3><div class="example-wrap"><pre class="language-insref"><code>prefetch.r [xb, simm]                                     (-2048 &lt;= simm &lt;= 2016, simm = 32 * N) (RV32/64Zicbop)</code></pre></div><h3 id="prefetchw"><a class="doc-anchor" href="#prefetchw">§</a>prefetch.w</h3><div class="example-wrap"><pre class="language-insref"><code>prefetch.w [xb, simm]                                     (-2048 &lt;= simm &lt;= 2016, simm = 32 * N) (RV32/64Zicbop)</code></pre></div><h3 id="rdcycle"><a class="doc-anchor" href="#rdcycle">§</a>rdcycle</h3><div class="example-wrap"><pre class="language-insref"><code>rdcycle xd                                                                                       (RV32/64Zicntr)</code></pre></div><h3 id="rdcycleh"><a class="doc-anchor" href="#rdcycleh">§</a>rdcycleh</h3><div class="example-wrap"><pre class="language-insref"><code>rdcycleh xd                                                                                      (RV32Zicntr)</code></pre></div><h3 id="rdinstret"><a class="doc-anchor" href="#rdinstret">§</a>rdinstret</h3><div class="example-wrap"><pre class="language-insref"><code>rdinstret xd                                                                                     (RV32/64Zicntr)</code></pre></div><h3 id="rdinstreth"><a class="doc-anchor" href="#rdinstreth">§</a>rdinstreth</h3><div class="example-wrap"><pre class="language-insref"><code>rdinstreth xd                                                                                    (RV32Zicntr)</code></pre></div><h3 id="rdtime"><a class="doc-anchor" href="#rdtime">§</a>rdtime</h3><div class="example-wrap"><pre class="language-insref"><code>rdtime xd                                                                                        (RV32/64Zicntr)</code></pre></div><h3 id="rdtimeh"><a class="doc-anchor" href="#rdtimeh">§</a>rdtimeh</h3><div class="example-wrap"><pre class="language-insref"><code>rdtimeh xd                                                                                       (RV32Zicntr)</code></pre></div><h3 id="rem"><a class="doc-anchor" href="#rem">§</a>rem</h3><div class="example-wrap"><pre class="language-insref"><code>rem xd, xs1, xs2                                                                                 (RV32/64M)</code></pre></div><h3 id="remu"><a class="doc-anchor" href="#remu">§</a>remu</h3><div class="example-wrap"><pre class="language-insref"><code>remu xd, xs1, xs2                                                                                (RV32/64M)</code></pre></div><h3 id="remuw"><a class="doc-anchor" href="#remuw">§</a>remuw</h3><div class="example-wrap"><pre class="language-insref"><code>remuw xd, xs1, xs2                                                                               (RV64M)</code></pre></div><h3 id="remw"><a class="doc-anchor" href="#remw">§</a>remw</h3><div class="example-wrap"><pre class="language-insref"><code>remw xd, xs1, xs2                                                                                (RV64M)</code></pre></div><h3 id="ret"><a class="doc-anchor" href="#ret">§</a>ret</h3><div class="example-wrap"><pre class="language-insref"><code>ret                                                                                              (RV32/64I)</code></pre></div><h3 id="rev8"><a class="doc-anchor" href="#rev8">§</a>rev8</h3><div class="example-wrap"><pre class="language-insref"><code>rev8 xd, xs1                                                                                     (RV32Zbb or RV32Zbkb or RV32Zk or RV32Zkn or RV32Zks)
rev8 xd, xs1                                                                                     (RV64Zbb or RV64Zbkb or RV64Zk or RV64Zkn or RV64Zks)</code></pre></div><h3 id="rol"><a class="doc-anchor" href="#rol">§</a>rol</h3><div class="example-wrap"><pre class="language-insref"><code>rol xd, xs1, xs2                                                                                 (RV32/64Zbb or RV32/64Zbkb or RV32/64Zk or RV32/64Zkn or RV32/64Zks)</code></pre></div><h3 id="rolw"><a class="doc-anchor" href="#rolw">§</a>rolw</h3><div class="example-wrap"><pre class="language-insref"><code>rolw xd, xs1, xs2                                                                                (RV64Zbb or RV64Zbkb or RV64Zk or RV64Zkn or RV64Zks)</code></pre></div><h3 id="ror"><a class="doc-anchor" href="#ror">§</a>ror</h3><div class="example-wrap"><pre class="language-insref"><code>ror xd, xs1, xs2                                                                                 (RV32/64Zbb or RV32/64Zbkb or RV32/64Zk or RV32/64Zkn or RV32/64Zks)</code></pre></div><h3 id="rori"><a class="doc-anchor" href="#rori">§</a>rori</h3><div class="example-wrap"><pre class="language-insref"><code>rori xd, xs1, uimm                                                                (uimm &lt;= 0x1F) (RV32Zbb or RV32Zbkb or RV32Zk or RV32Zkn or RV32Zks)
rori xd, xs1, uimm                                                                (uimm &lt;= 0x3F) (RV64Zbb or RV64Zbkb or RV64Zk or RV64Zkn or RV64Zks)</code></pre></div><h3 id="roriw"><a class="doc-anchor" href="#roriw">§</a>roriw</h3><div class="example-wrap"><pre class="language-insref"><code>roriw xd, xs1, uimm                                                               (uimm &lt;= 0x1F) (RV64Zbb or RV64Zbkb or RV64Zk or RV64Zkn or RV64Zks)</code></pre></div><h3 id="rorw"><a class="doc-anchor" href="#rorw">§</a>rorw</h3><div class="example-wrap"><pre class="language-insref"><code>rorw xd, xs1, xs2                                                                                (RV64Zbb or RV64Zbkb or RV64Zk or RV64Zkn or RV64Zks)</code></pre></div><h3 id="sb"><a class="doc-anchor" href="#sb">§</a>sb</h3><div class="example-wrap"><pre class="language-insref"><code>sb xv, [xb, simm]                                                        (-2048 &lt;= simm &lt;= 2047) (RV32/64I)
sb xv, [xb, &lt;offset&gt;]                          (offset is the 12 lowest bits of a 32-bit offset) (RV32/64I)
sb xd, &lt;offset&gt;, xs1                                         (offset is 32 bits, s1 cannot be 0) (RV32/64I)</code></pre></div><h3 id="sbreak"><a class="doc-anchor" href="#sbreak">§</a>sbreak</h3><div class="example-wrap"><pre class="language-insref"><code>sbreak                                                                                           (RV32/64I)</code></pre></div><h3 id="scd"><a class="doc-anchor" href="#scd">§</a>sc.d</h3><div class="example-wrap"><pre class="language-insref"><code>sc.d xd, xs1, [xs2]                                                                              (RV64A)</code></pre></div><h3 id="scdaq"><a class="doc-anchor" href="#scdaq">§</a>sc.d.aq</h3><div class="example-wrap"><pre class="language-insref"><code>sc.d.aq xd, xs1, [xs2]                                                                           (RV64A)</code></pre></div><h3 id="scdaqrl"><a class="doc-anchor" href="#scdaqrl">§</a>sc.d.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>sc.d.aqrl xd, xs1, [xs2]                                                                         (RV64A)</code></pre></div><h3 id="scdrl"><a class="doc-anchor" href="#scdrl">§</a>sc.d.rl</h3><div class="example-wrap"><pre class="language-insref"><code>sc.d.rl xd, xs1, [xs2]                                                                           (RV64A)</code></pre></div><h3 id="scw"><a class="doc-anchor" href="#scw">§</a>sc.w</h3><div class="example-wrap"><pre class="language-insref"><code>sc.w xd, xs1, [xs2]                                                                              (RV32/64A)</code></pre></div><h3 id="scwaq"><a class="doc-anchor" href="#scwaq">§</a>sc.w.aq</h3><div class="example-wrap"><pre class="language-insref"><code>sc.w.aq xd, xs1, [xs2]                                                                           (RV32/64A)</code></pre></div><h3 id="scwaqrl"><a class="doc-anchor" href="#scwaqrl">§</a>sc.w.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>sc.w.aqrl xd, xs1, [xs2]                                                                         (RV32/64A)</code></pre></div><h3 id="scwrl"><a class="doc-anchor" href="#scwrl">§</a>sc.w.rl</h3><div class="example-wrap"><pre class="language-insref"><code>sc.w.rl xd, xs1, [xs2]                                                                           (RV32/64A)</code></pre></div><h3 id="scall"><a class="doc-anchor" href="#scall">§</a>scall</h3><div class="example-wrap"><pre class="language-insref"><code>scall                                                                                            (RV32/64I)</code></pre></div><h3 id="sd"><a class="doc-anchor" href="#sd">§</a>sd</h3><div class="example-wrap"><pre class="language-insref"><code>sd xv, [xb, simm]                                                        (-2048 &lt;= simm &lt;= 2047) (RV64I)
sd xv, [xb, &lt;offset&gt;]                          (offset is the 12 lowest bits of a 32-bit offset) (RV64I)
sd xd, &lt;offset&gt;, xs1                                         (offset is 32 bits, s1 cannot be 0) (RV64I)</code></pre></div><h3 id="seqz"><a class="doc-anchor" href="#seqz">§</a>seqz</h3><div class="example-wrap"><pre class="language-insref"><code>seqz xd, xs1                                                                                     (RV32/64I)</code></pre></div><h3 id="sextb"><a class="doc-anchor" href="#sextb">§</a>sext.b</h3><div class="example-wrap"><pre class="language-insref"><code>sext.b xd, xs1                                                                                   (RV32/64Zbb)
sext.b xd, xs1                                                                                   (RV32I)
sext.b xd, xs1                                                                                   (RV64I)</code></pre></div><h3 id="sexth"><a class="doc-anchor" href="#sexth">§</a>sext.h</h3><div class="example-wrap"><pre class="language-insref"><code>sext.h xd, xs1                                                                                   (RV32/64Zbb)
sext.h xd, xs1                                                                                   (RV32I)
sext.h xd, xs1                                                                                   (RV64I)</code></pre></div><h3 id="sextw"><a class="doc-anchor" href="#sextw">§</a>sext.w</h3><div class="example-wrap"><pre class="language-insref"><code>sext.w xd, xs1                                                                                   (RV64I)</code></pre></div><h3 id="sgtz"><a class="doc-anchor" href="#sgtz">§</a>sgtz</h3><div class="example-wrap"><pre class="language-insref"><code>sgtz xd, xs1                                                                                     (RV32/64I)</code></pre></div><h3 id="sh"><a class="doc-anchor" href="#sh">§</a>sh</h3><div class="example-wrap"><pre class="language-insref"><code>sh xv, [xb, simm]                                                        (-2048 &lt;= simm &lt;= 2047) (RV32/64I)
sh xv, [xb, &lt;offset&gt;]                          (offset is the 12 lowest bits of a 32-bit offset) (RV32/64I)
sh xd, &lt;offset&gt;, xs1                                         (offset is 32 bits, s1 cannot be 0) (RV32/64I)</code></pre></div><h3 id="sh1add"><a class="doc-anchor" href="#sh1add">§</a>sh1add</h3><div class="example-wrap"><pre class="language-insref"><code>sh1add xd, xs1, xs2                                                                              (RV32/64Zba)</code></pre></div><h3 id="sh1adduw"><a class="doc-anchor" href="#sh1adduw">§</a>sh1add.uw</h3><div class="example-wrap"><pre class="language-insref"><code>sh1add.uw xd, xs1, xs2                                                                           (RV64Zba)</code></pre></div><h3 id="sh2add"><a class="doc-anchor" href="#sh2add">§</a>sh2add</h3><div class="example-wrap"><pre class="language-insref"><code>sh2add xd, xs1, xs2                                                                              (RV32/64Zba)</code></pre></div><h3 id="sh2adduw"><a class="doc-anchor" href="#sh2adduw">§</a>sh2add.uw</h3><div class="example-wrap"><pre class="language-insref"><code>sh2add.uw xd, xs1, xs2                                                                           (RV64Zba)</code></pre></div><h3 id="sh3add"><a class="doc-anchor" href="#sh3add">§</a>sh3add</h3><div class="example-wrap"><pre class="language-insref"><code>sh3add xd, xs1, xs2                                                                              (RV32/64Zba)</code></pre></div><h3 id="sh3adduw"><a class="doc-anchor" href="#sh3adduw">§</a>sh3add.uw</h3><div class="example-wrap"><pre class="language-insref"><code>sh3add.uw xd, xs1, xs2                                                                           (RV64Zba)</code></pre></div><h3 id="sha256sig0"><a class="doc-anchor" href="#sha256sig0">§</a>sha256sig0</h3><div class="example-wrap"><pre class="language-insref"><code>sha256sig0 xd, xs1                                                                               (RV32/64Zk or RV32/64Zkn or RV32/64Zknh)</code></pre></div><h3 id="sha256sig1"><a class="doc-anchor" href="#sha256sig1">§</a>sha256sig1</h3><div class="example-wrap"><pre class="language-insref"><code>sha256sig1 xd, xs1                                                                               (RV32/64Zk or RV32/64Zkn or RV32/64Zknh)</code></pre></div><h3 id="sha256sum0"><a class="doc-anchor" href="#sha256sum0">§</a>sha256sum0</h3><div class="example-wrap"><pre class="language-insref"><code>sha256sum0 xd, xs1                                                                               (RV32/64Zk or RV32/64Zkn or RV32/64Zknh)</code></pre></div><h3 id="sha256sum1"><a class="doc-anchor" href="#sha256sum1">§</a>sha256sum1</h3><div class="example-wrap"><pre class="language-insref"><code>sha256sum1 xd, xs1                                                                               (RV32/64Zk or RV32/64Zkn or RV32/64Zknh)</code></pre></div><h3 id="sha512sig0"><a class="doc-anchor" href="#sha512sig0">§</a>sha512sig0</h3><div class="example-wrap"><pre class="language-insref"><code>sha512sig0 xd, xs1                                                                               (RV64Zk or RV64Zkn or RV64Zknh)</code></pre></div><h3 id="sha512sig0h"><a class="doc-anchor" href="#sha512sig0h">§</a>sha512sig0h</h3><div class="example-wrap"><pre class="language-insref"><code>sha512sig0h xd, xs1, xs2                                                                         (RV32Zk or RV32Zkn or RV32Zknh)</code></pre></div><h3 id="sha512sig0l"><a class="doc-anchor" href="#sha512sig0l">§</a>sha512sig0l</h3><div class="example-wrap"><pre class="language-insref"><code>sha512sig0l xd, xs1, xs2                                                                         (RV32Zk or RV32Zkn or RV32Zknh)</code></pre></div><h3 id="sha512sig1"><a class="doc-anchor" href="#sha512sig1">§</a>sha512sig1</h3><div class="example-wrap"><pre class="language-insref"><code>sha512sig1 xd, xs1                                                                               (RV64Zk or RV64Zkn or RV64Zknh)</code></pre></div><h3 id="sha512sig1h"><a class="doc-anchor" href="#sha512sig1h">§</a>sha512sig1h</h3><div class="example-wrap"><pre class="language-insref"><code>sha512sig1h xd, xs1, xs2                                                                         (RV32Zk or RV32Zkn or RV32Zknh)</code></pre></div><h3 id="sha512sig1l"><a class="doc-anchor" href="#sha512sig1l">§</a>sha512sig1l</h3><div class="example-wrap"><pre class="language-insref"><code>sha512sig1l xd, xs1, xs2                                                                         (RV32Zk or RV32Zkn or RV32Zknh)</code></pre></div><h3 id="sha512sum0"><a class="doc-anchor" href="#sha512sum0">§</a>sha512sum0</h3><div class="example-wrap"><pre class="language-insref"><code>sha512sum0 xd, xs1                                                                               (RV64Zk or RV64Zkn or RV64Zknh)</code></pre></div><h3 id="sha512sum0r"><a class="doc-anchor" href="#sha512sum0r">§</a>sha512sum0r</h3><div class="example-wrap"><pre class="language-insref"><code>sha512sum0r xd, xs1, xs2                                                                         (RV32Zk or RV32Zkn or RV32Zknh)</code></pre></div><h3 id="sha512sum1"><a class="doc-anchor" href="#sha512sum1">§</a>sha512sum1</h3><div class="example-wrap"><pre class="language-insref"><code>sha512sum1 xd, xs1                                                                               (RV64Zk or RV64Zkn or RV64Zknh)</code></pre></div><h3 id="sha512sum1r"><a class="doc-anchor" href="#sha512sum1r">§</a>sha512sum1r</h3><div class="example-wrap"><pre class="language-insref"><code>sha512sum1r xd, xs1, xs2                                                                         (RV32Zk or RV32Zkn or RV32Zknh)</code></pre></div><h3 id="sll"><a class="doc-anchor" href="#sll">§</a>sll</h3><div class="example-wrap"><pre class="language-insref"><code>sll xd, xs1, xs2                                                                                 (RV32/64I)</code></pre></div><h3 id="slli"><a class="doc-anchor" href="#slli">§</a>slli</h3><div class="example-wrap"><pre class="language-insref"><code>slli xd, xs1, uimm                                                                (uimm &lt;= 0x1F) (RV32I)
slli xd, xs1, uimm                                                                (uimm &lt;= 0x3F) (RV64I)</code></pre></div><h3 id="slliuw"><a class="doc-anchor" href="#slliuw">§</a>slli.uw</h3><div class="example-wrap"><pre class="language-insref"><code>slli.uw xd, xs1, uimm                                                             (uimm &lt;= 0x3F) (RV64Zba)</code></pre></div><h3 id="slliw"><a class="doc-anchor" href="#slliw">§</a>slliw</h3><div class="example-wrap"><pre class="language-insref"><code>slliw xd, xs1, uimm                                                               (uimm &lt;= 0x1F) (RV64I)</code></pre></div><h3 id="sllw"><a class="doc-anchor" href="#sllw">§</a>sllw</h3><div class="example-wrap"><pre class="language-insref"><code>sllw xd, xs1, xs2                                                                                (RV64I)</code></pre></div><h3 id="slt"><a class="doc-anchor" href="#slt">§</a>slt</h3><div class="example-wrap"><pre class="language-insref"><code>slt xd, xs1, xs2                                                                                 (RV32/64I)</code></pre></div><h3 id="slti"><a class="doc-anchor" href="#slti">§</a>slti</h3><div class="example-wrap"><pre class="language-insref"><code>slti xd, xs1, simm                                                       (-2048 &lt;= simm &lt;= 2047) (RV32/64I)</code></pre></div><h3 id="sltiu"><a class="doc-anchor" href="#sltiu">§</a>sltiu</h3><div class="example-wrap"><pre class="language-insref"><code>sltiu xd, xs1, simm                                                      (-2048 &lt;= simm &lt;= 2047) (RV32/64I)</code></pre></div><h3 id="sltu"><a class="doc-anchor" href="#sltu">§</a>sltu</h3><div class="example-wrap"><pre class="language-insref"><code>sltu xd, xs1, xs2                                                                                (RV32/64I)</code></pre></div><h3 id="sltz"><a class="doc-anchor" href="#sltz">§</a>sltz</h3><div class="example-wrap"><pre class="language-insref"><code>sltz xd, xs1                                                                                     (RV32/64I)</code></pre></div><h3 id="sm3p0"><a class="doc-anchor" href="#sm3p0">§</a>sm3p0</h3><div class="example-wrap"><pre class="language-insref"><code>sm3p0 xd, xs1                                                                                    (RV32/64Zks or RV32/64Zksh)</code></pre></div><h3 id="sm3p1"><a class="doc-anchor" href="#sm3p1">§</a>sm3p1</h3><div class="example-wrap"><pre class="language-insref"><code>sm3p1 xd, xs1                                                                                    (RV32/64Zks or RV32/64Zksh)</code></pre></div><h3 id="sm4ed"><a class="doc-anchor" href="#sm4ed">§</a>sm4ed</h3><div class="example-wrap"><pre class="language-insref"><code>sm4ed xd, xs1, xs2, uimm                                                           (uimm &lt;= 0x3) (RV32/64Zks or RV32/64Zksed)</code></pre></div><h3 id="sm4ks"><a class="doc-anchor" href="#sm4ks">§</a>sm4ks</h3><div class="example-wrap"><pre class="language-insref"><code>sm4ks xd, xs1, xs2, uimm                                                           (uimm &lt;= 0x3) (RV32/64Zks or RV32/64Zksed)</code></pre></div><h3 id="snez"><a class="doc-anchor" href="#snez">§</a>snez</h3><div class="example-wrap"><pre class="language-insref"><code>snez xd, xs1                                                                                     (RV32/64I)</code></pre></div><h3 id="sra"><a class="doc-anchor" href="#sra">§</a>sra</h3><div class="example-wrap"><pre class="language-insref"><code>sra xd, xs1, xs2                                                                                 (RV32/64I)</code></pre></div><h3 id="srai"><a class="doc-anchor" href="#srai">§</a>srai</h3><div class="example-wrap"><pre class="language-insref"><code>srai xd, xs1, uimm                                                                (uimm &lt;= 0x1F) (RV32I)
srai xd, xs1, uimm                                                                (uimm &lt;= 0x3F) (RV64I)</code></pre></div><h3 id="sraiw"><a class="doc-anchor" href="#sraiw">§</a>sraiw</h3><div class="example-wrap"><pre class="language-insref"><code>sraiw xd, xs1, uimm                                                               (uimm &lt;= 0x1F) (RV64I)</code></pre></div><h3 id="sraw"><a class="doc-anchor" href="#sraw">§</a>sraw</h3><div class="example-wrap"><pre class="language-insref"><code>sraw xd, xs1, xs2                                                                                (RV64I)</code></pre></div><h3 id="srl"><a class="doc-anchor" href="#srl">§</a>srl</h3><div class="example-wrap"><pre class="language-insref"><code>srl xd, xs1, xs2                                                                                 (RV32/64I)</code></pre></div><h3 id="srli"><a class="doc-anchor" href="#srli">§</a>srli</h3><div class="example-wrap"><pre class="language-insref"><code>srli xd, xs1, uimm                                                                (uimm &lt;= 0x1F) (RV32I)
srli xd, xs1, uimm                                                                (uimm &lt;= 0x3F) (RV64I)</code></pre></div><h3 id="srliw"><a class="doc-anchor" href="#srliw">§</a>srliw</h3><div class="example-wrap"><pre class="language-insref"><code>srliw xd, xs1, uimm                                                               (uimm &lt;= 0x1F) (RV64I)</code></pre></div><h3 id="srlw"><a class="doc-anchor" href="#srlw">§</a>srlw</h3><div class="example-wrap"><pre class="language-insref"><code>srlw xd, xs1, xs2                                                                                (RV64I)</code></pre></div><h3 id="ssamoswapd"><a class="doc-anchor" href="#ssamoswapd">§</a>ssamoswap.d</h3><div class="example-wrap"><pre class="language-insref"><code>ssamoswap.d xd, xs1, [xs2]                                                                       (RV64Zicfiss)</code></pre></div><h3 id="ssamoswapdaq"><a class="doc-anchor" href="#ssamoswapdaq">§</a>ssamoswap.d.aq</h3><div class="example-wrap"><pre class="language-insref"><code>ssamoswap.d.aq xd, xs1, [xs2]                                                                    (RV64Zicfiss)</code></pre></div><h3 id="ssamoswapdaqrl"><a class="doc-anchor" href="#ssamoswapdaqrl">§</a>ssamoswap.d.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>ssamoswap.d.aqrl xd, xs1, [xs2]                                                                  (RV64Zicfiss)</code></pre></div><h3 id="ssamoswapdrl"><a class="doc-anchor" href="#ssamoswapdrl">§</a>ssamoswap.d.rl</h3><div class="example-wrap"><pre class="language-insref"><code>ssamoswap.d.rl xd, xs1, [xs2]                                                                    (RV64Zicfiss)</code></pre></div><h3 id="ssamoswapw"><a class="doc-anchor" href="#ssamoswapw">§</a>ssamoswap.w</h3><div class="example-wrap"><pre class="language-insref"><code>ssamoswap.w xd, xs1, [xs2]                                                                       (RV32/64Zicfiss)</code></pre></div><h3 id="ssamoswapwaq"><a class="doc-anchor" href="#ssamoswapwaq">§</a>ssamoswap.w.aq</h3><div class="example-wrap"><pre class="language-insref"><code>ssamoswap.w.aq xd, xs1, [xs2]                                                                    (RV32/64Zicfiss)</code></pre></div><h3 id="ssamoswapwaqrl"><a class="doc-anchor" href="#ssamoswapwaqrl">§</a>ssamoswap.w.aqrl</h3><div class="example-wrap"><pre class="language-insref"><code>ssamoswap.w.aqrl xd, xs1, [xs2]                                                                  (RV32/64Zicfiss)</code></pre></div><h3 id="ssamoswapwrl"><a class="doc-anchor" href="#ssamoswapwrl">§</a>ssamoswap.w.rl</h3><div class="example-wrap"><pre class="language-insref"><code>ssamoswap.w.rl xd, xs1, [xs2]                                                                    (RV32/64Zicfiss)</code></pre></div><h3 id="sspopchk"><a class="doc-anchor" href="#sspopchk">§</a>sspopchk</h3><div class="example-wrap"><pre class="language-insref"><code>sspopchk x1                                                                                      (RV32/64Zicfiss)
sspopchk x5                                                                                      (RV32/64Zicfiss)</code></pre></div><h3 id="sspush"><a class="doc-anchor" href="#sspush">§</a>sspush</h3><div class="example-wrap"><pre class="language-insref"><code>sspush x1                                                                                        (RV32/64Zicfiss)
sspush x5                                                                                        (RV32/64Zicfiss)</code></pre></div><h3 id="ssrdp"><a class="doc-anchor" href="#ssrdp">§</a>ssrdp</h3><div class="example-wrap"><pre class="language-insref"><code>ssrdp xd                                                                         (d cannot be 0) (RV32/64Zicfiss)</code></pre></div><h3 id="sub"><a class="doc-anchor" href="#sub">§</a>sub</h3><div class="example-wrap"><pre class="language-insref"><code>sub xd, xs1, xs2                                                                                 (RV32/64I)</code></pre></div><h3 id="subw"><a class="doc-anchor" href="#subw">§</a>subw</h3><div class="example-wrap"><pre class="language-insref"><code>subw xd, xs1, xs2                                                                                (RV64I)</code></pre></div><h3 id="sw"><a class="doc-anchor" href="#sw">§</a>sw</h3><div class="example-wrap"><pre class="language-insref"><code>sw xv, [xb, simm]                                                        (-2048 &lt;= simm &lt;= 2047) (RV32/64I)
sw xv, [xb, &lt;offset&gt;]                          (offset is the 12 lowest bits of a 32-bit offset) (RV32/64I)
sw xd, &lt;offset&gt;, xs1                                         (offset is 32 bits, s1 cannot be 0) (RV32/64I)</code></pre></div><h3 id="tail"><a class="doc-anchor" href="#tail">§</a>tail</h3><div class="example-wrap"><pre class="language-insref"><code>tail &lt;offset&gt;                                                                (offset is 32 bits) (RV32/64Zicfilp)
tail &lt;offset&gt;                                                                (offset is 32 bits) (RV32/64I)</code></pre></div><h3 id="unimp"><a class="doc-anchor" href="#unimp">§</a>unimp</h3><div class="example-wrap"><pre class="language-insref"><code>unimp                                                                                            (RV32/64I)</code></pre></div><h3 id="unzip"><a class="doc-anchor" href="#unzip">§</a>unzip</h3><div class="example-wrap"><pre class="language-insref"><code>unzip xd, xs1                                                                                    (RV32Zbkb or RV32Zk or RV32Zkn or RV32Zks)</code></pre></div><h3 id="wrsnto"><a class="doc-anchor" href="#wrsnto">§</a>wrs.nto</h3><div class="example-wrap"><pre class="language-insref"><code>wrs.nto                                                                                          (RV32/64Zawrs)</code></pre></div><h3 id="wrssto"><a class="doc-anchor" href="#wrssto">§</a>wrs.sto</h3><div class="example-wrap"><pre class="language-insref"><code>wrs.sto                                                                                          (RV32/64Zawrs)</code></pre></div><h3 id="xnor"><a class="doc-anchor" href="#xnor">§</a>xnor</h3><div class="example-wrap"><pre class="language-insref"><code>xnor xd, xs1, xs2                                                                                (RV32/64Zbb or RV32/64Zbkb or RV32/64Zk or RV32/64Zkn or RV32/64Zks)</code></pre></div><h3 id="xor"><a class="doc-anchor" href="#xor">§</a>xor</h3><div class="example-wrap"><pre class="language-insref"><code>xor xd, xs1, xs2                                                                                 (RV32/64I)</code></pre></div><h3 id="xori"><a class="doc-anchor" href="#xori">§</a>xori</h3><div class="example-wrap"><pre class="language-insref"><code>xori xd, xs1, simm                                                       (-2048 &lt;= simm &lt;= 2047) (RV32/64I)</code></pre></div><h3 id="xperm4"><a class="doc-anchor" href="#xperm4">§</a>xperm4</h3><div class="example-wrap"><pre class="language-insref"><code>xperm4 xd, xs1, xs2                                                                              (RV32/64Zbkx or RV32/64Zk or RV32/64Zkn or RV32/64Zks)</code></pre></div><h3 id="xperm8"><a class="doc-anchor" href="#xperm8">§</a>xperm8</h3><div class="example-wrap"><pre class="language-insref"><code>xperm8 xd, xs1, xs2                                                                              (RV32/64Zbkx or RV32/64Zk or RV32/64Zkn or RV32/64Zks)</code></pre></div><h3 id="zextb"><a class="doc-anchor" href="#zextb">§</a>zext.b</h3><div class="example-wrap"><pre class="language-insref"><code>zext.b xd, xs1                                                                                   (RV32/64I)</code></pre></div><h3 id="zexth"><a class="doc-anchor" href="#zexth">§</a>zext.h</h3><div class="example-wrap"><pre class="language-insref"><code>zext.h xd, xs1                                                                                   (RV32Zbb)
zext.h xd, xs1                                                                                   (RV64Zbb)
zext.h xd, xs1                                                                                   (RV32I)
zext.h xd, xs1                                                                                   (RV64I)</code></pre></div><h3 id="zextw"><a class="doc-anchor" href="#zextw">§</a>zext.w</h3><div class="example-wrap"><pre class="language-insref"><code>zext.w xd, xs1                                                                                   (RV64Zba)
zext.w xd, xs1                                                                                   (RV64I)</code></pre></div><h3 id="zip"><a class="doc-anchor" href="#zip">§</a>zip</h3><div class="example-wrap"><pre class="language-insref"><code>zip xd, xs1                                                                                      (RV32Zbkb or RV32Zk or RV32Zkn or RV32Zks)</code></pre></div>
    </section>
<script type="text/javascript">
// make diffs look better, I can't do this in css for some reason and I don't want to hack it into rustdocs

document.addEventListener("DOMContentLoaded", function() {

    var old = document.querySelectorAll("code.language-diffold");
    var old_pre = [];
    for (var i = 0; i < old.length; i++) {
        var old_pre = old[i].parentNode;
        var new_pre = old_pre.nextElementSibling;
        if (new_pre && new_pre.childNodes.length > 0 && new_pre.childNodes[0].className == "language-diffnew") {
            old_pre.className = "collapse-old";
            new_pre.className = "collapse-new";
        }
    }

});
</script>

</body>
</html>