// Seed: 2016006699
module module_0;
  tri  id_2 = id_2++;
  wire id_3;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  assign id_1 = 1;
  module_0();
  assign id_1 = 1 == id_1;
endmodule
module module_2 (
    output wire  id_0,
    input  tri1  id_1,
    input  uwire id_2,
    output wand  id_3,
    input  wire  id_4,
    input  wire  id_5,
    input  uwire id_6,
    input  tri1  id_7
);
  assign id_0 = 1'h0 ? 1 - 1 : 1;
  module_0();
  wire id_9;
endmodule
