==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'conv2d_label0' does not exist in function 'conv2d'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 101.484 ; gain = 44.316
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.500 ; gain = 44.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.230 ; gain = 46.062
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.453 ; gain = 46.285
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row' (conv2d.cpp:11) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Col' (conv2d.cpp:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Product' (conv2d.cpp:16) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Product2' (conv2d.cpp:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Col' (conv2d.cpp:13) in function 'conv2d' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product' (conv2d.cpp:16) in function 'conv2d' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product2' (conv2d.cpp:17) in function 'conv2d' completely.
INFO: [XFORM 203-101] Partitioning array 'res' (conv2d.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (conv2d.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (conv2d.cpp:4) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 127.828 ; gain = 70.660
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 127.828 ; gain = 70.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (conv2d.cpp:18) of variable 'tmp_7', conv2d.cpp:18 on array 'res_0' and 'store' operation (conv2d.cpp:15) of constant 0 on array 'res_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (conv2d.cpp:18) of variable 'tmp_10_0_0_1', conv2d.cpp:18 on array 'res_0' and 'store' operation (conv2d.cpp:15) of constant 0 on array 'res_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (conv2d.cpp:18) of variable 'tmp_10_0_0_2', conv2d.cpp:18 on array 'res_0' and 'store' operation (conv2d.cpp:15) of constant 0 on array 'res_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (conv2d.cpp:18) of variable 'tmp_10_0_1', conv2d.cpp:18 on array 'res_0' and 'store' operation (conv2d.cpp:15) of constant 0 on array 'res_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_0_load', conv2d.cpp:18) on array 'a_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_2_load_10', conv2d.cpp:18) on array 'a_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (conv2d.cpp:18) of variable 'tmp_10_1_2_2', conv2d.cpp:18 on array 'res_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'res_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 15.
WARNING: [SCHED 204-21] Estimated clock period (11.01ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_7_1_1', conv2d.cpp:18) (2.82 ns)
	'add' operation ('tmp_10_1_1', conv2d.cpp:18) (2.73 ns)
	'add' operation ('tmp_10_1_1_1', conv2d.cpp:18) (2.73 ns)
	'add' operation ('tmp_10_1_1_2', conv2d.cpp:18) (2.73 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.759 seconds; current allocated memory: 89.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 90.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv2d_mac_muladd_8s_8s_16ns_16_1_1' to 'conv2d_mac_muladdbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2d_mac_muladd_8s_8s_16s_16_1_1' to 'conv2d_mac_muladdcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv2d_mac_muladdbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_mac_muladdcud': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.578 seconds; current allocated memory: 92.253 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 154.484 ; gain = 97.316
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 16.865 seconds; peak allocated memory: 92.253 MB.
