// Seed: 1512883908
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output wand id_3
    , id_5
);
  assign id_3 = id_2;
  module_2(
      id_0, id_2
  );
  wire id_6;
  and (id_3, id_2, id_0, id_5, id_1);
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wire id_3,
    output uwire id_4
);
  wire id_6;
  module_0(
      id_2, id_2, id_2, id_1
  );
endmodule
module module_2 (
    input supply1 id_0,
    input tri1 id_1
);
  assign id_3 = id_1;
  assign id_3 = id_0;
endmodule
