# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../W10.srcs/sources_1/imports/Downloads/reg.vhd" \
"../../../../W10.srcs/sources_1/imports/Downloads/mux.vhd" \
"../../../../W10.srcs/sources_1/imports/chapter7_starters/lfsr.vhd" \
"../../../../W10.srcs/sources_1/imports/chapter7_starters/r1.vhd" \
"../../../../W10.srcs/sim_1/imports/chapter5_starters/ROM_tb.vhd" \

# Do not sort compile order
nosort
