

================================================================
== Vivado HLS Report for 'pid'
================================================================
* Date:           Thu May 16 22:09:44 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PID
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    16.979|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   36|   36|    5|    5| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 5, D = 37, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ki_addr = getelementptr [2 x i32]* %ki, i64 0, i64 0"   --->   Operation 38 'getelementptr' 'ki_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%kd_addr = getelementptr [2 x i32]* %kd, i64 0, i64 0"   --->   Operation 39 'getelementptr' 'kd_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kp_addr = getelementptr [3 x i32]* %kp, i64 0, i64 0"   --->   Operation 40 'getelementptr' 'kp_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%measured_addr = getelementptr [6 x i16]* %measured, i64 0, i64 0"   --->   Operation 41 'getelementptr' 'measured_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%rcCmdIn_addr = getelementptr [4 x i16]* %rcCmdIn, i64 0, i64 0"   --->   Operation 42 'getelementptr' 'rcCmdIn_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (2.32ns)   --->   "%rcCmdIn_load = load i16* %rcCmdIn_addr, align 2" [pid.cpp:97]   --->   Operation 43 'load' 'rcCmdIn_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%measured_load = load i16* %measured_addr, align 2" [pid.cpp:97]   --->   Operation 44 'load' 'measured_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%kp_load = load i32* %kp_addr, align 4" [pid.cpp:100]   --->   Operation 45 'load' 'kp_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%ki_load = load i32* %ki_addr, align 4" [pid.cpp:100]   --->   Operation 46 'load' 'ki_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%kd_load = load i32* %kd_addr, align 4" [pid.cpp:100]   --->   Operation 47 'load' 'kd_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 8.73>
ST_2 : Operation 48 [1/2] (2.32ns)   --->   "%rcCmdIn_load = load i16* %rcCmdIn_addr, align 2" [pid.cpp:97]   --->   Operation 48 'load' 'rcCmdIn_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_cast = zext i16 %rcCmdIn_load to i17" [pid.cpp:97]   --->   Operation 49 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (2.32ns)   --->   "%measured_load = load i16* %measured_addr, align 2" [pid.cpp:97]   --->   Operation 50 'load' 'measured_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i16 %measured_load to i17" [pid.cpp:97]   --->   Operation 51 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.07ns)   --->   "%tmp_2 = sub i17 %tmp_cast, %tmp_1_cast" [pid.cpp:97]   --->   Operation 52 'sub' 'tmp_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/2] (2.32ns)   --->   "%kp_load = load i32* %kp_addr, align 4" [pid.cpp:100]   --->   Operation 53 'load' 'kp_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 54 [6/6] (6.41ns)   --->   "%tmp_9 = uitofp i32 %kp_load to float" [pid.cpp:100]   --->   Operation 54 'uitofp' 'tmp_9' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 55 [1/2] (2.32ns)   --->   "%ki_load = load i32* %ki_addr, align 4" [pid.cpp:100]   --->   Operation 55 'load' 'ki_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 56 [6/6] (6.41ns)   --->   "%tmp_10 = uitofp i32 %ki_load to float" [pid.cpp:100]   --->   Operation 56 'uitofp' 'tmp_10' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 57 [1/2] (2.32ns)   --->   "%kd_load = load i32* %kd_addr, align 4" [pid.cpp:100]   --->   Operation 57 'load' 'kd_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 58 [6/6] (6.41ns)   --->   "%tmp_13 = uitofp i32 %kd_load to float" [pid.cpp:100]   --->   Operation 58 'uitofp' 'tmp_13' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%rcCmdIn_addr_1 = getelementptr [4 x i16]* %rcCmdIn, i64 0, i64 1" [pid.cpp:108]   --->   Operation 59 'getelementptr' 'rcCmdIn_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (2.32ns)   --->   "%rcCmdIn_load_1 = load i16* %rcCmdIn_addr_1, align 2" [pid.cpp:108]   --->   Operation 60 'load' 'rcCmdIn_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%measured_addr_1 = getelementptr [6 x i16]* %measured, i64 0, i64 1" [pid.cpp:108]   --->   Operation 61 'getelementptr' 'measured_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (2.32ns)   --->   "%measured_load_1 = load i16* %measured_addr_1, align 2" [pid.cpp:108]   --->   Operation 62 'load' 'measured_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%kp_addr_1 = getelementptr [3 x i32]* %kp, i64 0, i64 1" [pid.cpp:111]   --->   Operation 63 'getelementptr' 'kp_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (2.32ns)   --->   "%kp_load_1 = load i32* %kp_addr_1, align 4" [pid.cpp:111]   --->   Operation 64 'load' 'kp_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ki_addr_1 = getelementptr [2 x i32]* %ki, i64 0, i64 1" [pid.cpp:111]   --->   Operation 65 'getelementptr' 'ki_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (2.32ns)   --->   "%ki_load_1 = load i32* %ki_addr_1, align 4" [pid.cpp:111]   --->   Operation 66 'load' 'ki_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%kd_addr_1 = getelementptr [2 x i32]* %kd, i64 0, i64 1" [pid.cpp:111]   --->   Operation 67 'getelementptr' 'kd_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (2.32ns)   --->   "%kd_load_1 = load i32* %kd_addr_1, align 4" [pid.cpp:111]   --->   Operation 68 'load' 'kd_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>

State 3 <SV = 2> <Delay = 8.73>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = sext i17 %tmp_2 to i32" [pid.cpp:97]   --->   Operation 69 'sext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [6/6] (6.41ns)   --->   "%tmp_3 = sitofp i32 %tmp_1 to float" [pid.cpp:97]   --->   Operation 70 'sitofp' 'tmp_3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 71 [5/6] (6.41ns)   --->   "%tmp_9 = uitofp i32 %kp_load to float" [pid.cpp:100]   --->   Operation 71 'uitofp' 'tmp_9' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 72 [5/6] (6.41ns)   --->   "%tmp_10 = uitofp i32 %ki_load to float" [pid.cpp:100]   --->   Operation 72 'uitofp' 'tmp_10' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 73 [5/6] (6.41ns)   --->   "%tmp_13 = uitofp i32 %kd_load to float" [pid.cpp:100]   --->   Operation 73 'uitofp' 'tmp_13' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 74 [1/2] (2.32ns)   --->   "%rcCmdIn_load_1 = load i16* %rcCmdIn_addr_1, align 2" [pid.cpp:108]   --->   Operation 74 'load' 'rcCmdIn_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i16 %rcCmdIn_load_1 to i17" [pid.cpp:108]   --->   Operation 75 'zext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/2] (2.32ns)   --->   "%measured_load_1 = load i16* %measured_addr_1, align 2" [pid.cpp:108]   --->   Operation 76 'load' 'measured_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i16 %measured_load_1 to i17" [pid.cpp:108]   --->   Operation 77 'zext' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (2.07ns)   --->   "%tmp_21 = sub i17 %tmp_19_cast, %tmp_20_cast" [pid.cpp:108]   --->   Operation 78 'sub' 'tmp_21' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/2] (2.32ns)   --->   "%kp_load_1 = load i32* %kp_addr_1, align 4" [pid.cpp:111]   --->   Operation 79 'load' 'kp_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 80 [6/6] (6.41ns)   --->   "%tmp_28 = uitofp i32 %kp_load_1 to float" [pid.cpp:111]   --->   Operation 80 'uitofp' 'tmp_28' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 81 [1/2] (2.32ns)   --->   "%ki_load_1 = load i32* %ki_addr_1, align 4" [pid.cpp:111]   --->   Operation 81 'load' 'ki_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 82 [6/6] (6.41ns)   --->   "%tmp_30 = uitofp i32 %ki_load_1 to float" [pid.cpp:111]   --->   Operation 82 'uitofp' 'tmp_30' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 83 [1/2] (2.32ns)   --->   "%kd_load_1 = load i32* %kd_addr_1, align 4" [pid.cpp:111]   --->   Operation 83 'load' 'kd_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 84 [6/6] (6.41ns)   --->   "%tmp_33 = uitofp i32 %kd_load_1 to float" [pid.cpp:111]   --->   Operation 84 'uitofp' 'tmp_33' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%kp_addr_2 = getelementptr [3 x i32]* %kp, i64 0, i64 2" [pid.cpp:119]   --->   Operation 85 'getelementptr' 'kp_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (2.32ns)   --->   "%kp_load_2 = load i32* %kp_addr_2, align 4" [pid.cpp:119]   --->   Operation 86 'load' 'kp_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%rcCmdIn_addr_2 = getelementptr [4 x i16]* %rcCmdIn, i64 0, i64 3" [pid.cpp:119]   --->   Operation 87 'getelementptr' 'rcCmdIn_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [2/2] (2.32ns)   --->   "%rcCmdIn_load_2 = load i16* %rcCmdIn_addr_2, align 2" [pid.cpp:119]   --->   Operation 88 'load' 'rcCmdIn_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%measured_addr_2 = getelementptr [6 x i16]* %measured, i64 0, i64 3" [pid.cpp:119]   --->   Operation 89 'getelementptr' 'measured_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (2.32ns)   --->   "%measured_load_2 = load i16* %measured_addr_2, align 2" [pid.cpp:119]   --->   Operation 90 'load' 'measured_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 91 [5/6] (6.41ns)   --->   "%tmp_3 = sitofp i32 %tmp_1 to float" [pid.cpp:97]   --->   Operation 91 'sitofp' 'tmp_3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 92 [4/6] (6.41ns)   --->   "%tmp_9 = uitofp i32 %kp_load to float" [pid.cpp:100]   --->   Operation 92 'uitofp' 'tmp_9' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 93 [4/6] (6.41ns)   --->   "%tmp_10 = uitofp i32 %ki_load to float" [pid.cpp:100]   --->   Operation 93 'uitofp' 'tmp_10' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 94 [4/6] (6.41ns)   --->   "%tmp_13 = uitofp i32 %kd_load to float" [pid.cpp:100]   --->   Operation 94 'uitofp' 'tmp_13' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_51 = sext i17 %tmp_21 to i32" [pid.cpp:108]   --->   Operation 95 'sext' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [6/6] (6.41ns)   --->   "%tmp_22 = sitofp i32 %tmp_51 to float" [pid.cpp:108]   --->   Operation 96 'sitofp' 'tmp_22' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 97 [5/6] (6.41ns)   --->   "%tmp_28 = uitofp i32 %kp_load_1 to float" [pid.cpp:111]   --->   Operation 97 'uitofp' 'tmp_28' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 98 [5/6] (6.41ns)   --->   "%tmp_30 = uitofp i32 %ki_load_1 to float" [pid.cpp:111]   --->   Operation 98 'uitofp' 'tmp_30' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 99 [5/6] (6.41ns)   --->   "%tmp_33 = uitofp i32 %kd_load_1 to float" [pid.cpp:111]   --->   Operation 99 'uitofp' 'tmp_33' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 100 [1/2] (2.32ns)   --->   "%kp_load_2 = load i32* %kp_addr_2, align 4" [pid.cpp:119]   --->   Operation 100 'load' 'kp_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 101 [1/2] (2.32ns)   --->   "%rcCmdIn_load_2 = load i16* %rcCmdIn_addr_2, align 2" [pid.cpp:119]   --->   Operation 101 'load' 'rcCmdIn_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_39_cast = zext i16 %rcCmdIn_load_2 to i17" [pid.cpp:119]   --->   Operation 102 'zext' 'tmp_39_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/2] (2.32ns)   --->   "%measured_load_2 = load i16* %measured_addr_2, align 2" [pid.cpp:119]   --->   Operation 103 'load' 'measured_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i16 %measured_load_2 to i17" [pid.cpp:119]   --->   Operation 104 'zext' 'tmp_40_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (2.07ns)   --->   "%tmp_41 = sub i17 %tmp_39_cast, %tmp_40_cast" [pid.cpp:119]   --->   Operation 105 'sub' 'tmp_41' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 106 [4/6] (6.41ns)   --->   "%tmp_3 = sitofp i32 %tmp_1 to float" [pid.cpp:97]   --->   Operation 106 'sitofp' 'tmp_3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 107 [3/6] (6.41ns)   --->   "%tmp_9 = uitofp i32 %kp_load to float" [pid.cpp:100]   --->   Operation 107 'uitofp' 'tmp_9' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 108 [3/6] (6.41ns)   --->   "%tmp_10 = uitofp i32 %ki_load to float" [pid.cpp:100]   --->   Operation 108 'uitofp' 'tmp_10' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 109 [3/6] (6.41ns)   --->   "%tmp_13 = uitofp i32 %kd_load to float" [pid.cpp:100]   --->   Operation 109 'uitofp' 'tmp_13' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 110 [5/6] (6.41ns)   --->   "%tmp_22 = sitofp i32 %tmp_51 to float" [pid.cpp:108]   --->   Operation 110 'sitofp' 'tmp_22' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 111 [4/6] (6.41ns)   --->   "%tmp_28 = uitofp i32 %kp_load_1 to float" [pid.cpp:111]   --->   Operation 111 'uitofp' 'tmp_28' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 112 [4/6] (6.41ns)   --->   "%tmp_30 = uitofp i32 %ki_load_1 to float" [pid.cpp:111]   --->   Operation 112 'uitofp' 'tmp_30' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 113 [4/6] (6.41ns)   --->   "%tmp_33 = uitofp i32 %kd_load_1 to float" [pid.cpp:111]   --->   Operation 113 'uitofp' 'tmp_33' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_41_cast = sext i17 %tmp_41 to i32" [pid.cpp:119]   --->   Operation 114 'sext' 'tmp_41_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (8.51ns)   --->   "%tmp_42 = mul i32 %tmp_41_cast, %kp_load_2" [pid.cpp:119]   --->   Operation 115 'mul' 'tmp_42' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 116 [3/6] (6.41ns)   --->   "%tmp_3 = sitofp i32 %tmp_1 to float" [pid.cpp:97]   --->   Operation 116 'sitofp' 'tmp_3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 117 [2/6] (6.41ns)   --->   "%tmp_9 = uitofp i32 %kp_load to float" [pid.cpp:100]   --->   Operation 117 'uitofp' 'tmp_9' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 118 [2/6] (6.41ns)   --->   "%tmp_10 = uitofp i32 %ki_load to float" [pid.cpp:100]   --->   Operation 118 'uitofp' 'tmp_10' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 119 [2/6] (6.41ns)   --->   "%tmp_13 = uitofp i32 %kd_load to float" [pid.cpp:100]   --->   Operation 119 'uitofp' 'tmp_13' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 120 [4/6] (6.41ns)   --->   "%tmp_22 = sitofp i32 %tmp_51 to float" [pid.cpp:108]   --->   Operation 120 'sitofp' 'tmp_22' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 121 [3/6] (6.41ns)   --->   "%tmp_28 = uitofp i32 %kp_load_1 to float" [pid.cpp:111]   --->   Operation 121 'uitofp' 'tmp_28' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 122 [3/6] (6.41ns)   --->   "%tmp_30 = uitofp i32 %ki_load_1 to float" [pid.cpp:111]   --->   Operation 122 'uitofp' 'tmp_30' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 123 [3/6] (6.41ns)   --->   "%tmp_33 = uitofp i32 %kd_load_1 to float" [pid.cpp:111]   --->   Operation 123 'uitofp' 'tmp_33' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 124 [6/6] (6.41ns)   --->   "%x_assign = uitofp i32 %tmp_42 to float" [pid.cpp:119]   --->   Operation 124 'uitofp' 'x_assign' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 125 [2/6] (6.41ns)   --->   "%tmp_3 = sitofp i32 %tmp_1 to float" [pid.cpp:97]   --->   Operation 125 'sitofp' 'tmp_3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 126 [1/6] (6.41ns)   --->   "%tmp_9 = uitofp i32 %kp_load to float" [pid.cpp:100]   --->   Operation 126 'uitofp' 'tmp_9' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 127 [1/6] (6.41ns)   --->   "%tmp_10 = uitofp i32 %ki_load to float" [pid.cpp:100]   --->   Operation 127 'uitofp' 'tmp_10' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 128 [1/6] (6.41ns)   --->   "%tmp_13 = uitofp i32 %kd_load to float" [pid.cpp:100]   --->   Operation 128 'uitofp' 'tmp_13' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 129 [3/6] (6.41ns)   --->   "%tmp_22 = sitofp i32 %tmp_51 to float" [pid.cpp:108]   --->   Operation 129 'sitofp' 'tmp_22' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 130 [2/6] (6.41ns)   --->   "%tmp_28 = uitofp i32 %kp_load_1 to float" [pid.cpp:111]   --->   Operation 130 'uitofp' 'tmp_28' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 131 [2/6] (6.41ns)   --->   "%tmp_30 = uitofp i32 %ki_load_1 to float" [pid.cpp:111]   --->   Operation 131 'uitofp' 'tmp_30' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 132 [2/6] (6.41ns)   --->   "%tmp_33 = uitofp i32 %kd_load_1 to float" [pid.cpp:111]   --->   Operation 132 'uitofp' 'tmp_33' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 133 [5/6] (6.41ns)   --->   "%x_assign = uitofp i32 %tmp_42 to float" [pid.cpp:119]   --->   Operation 133 'uitofp' 'x_assign' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 134 [1/6] (6.41ns)   --->   "%tmp_3 = sitofp i32 %tmp_1 to float" [pid.cpp:97]   --->   Operation 134 'sitofp' 'tmp_3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 135 [2/6] (6.41ns)   --->   "%tmp_22 = sitofp i32 %tmp_51 to float" [pid.cpp:108]   --->   Operation 135 'sitofp' 'tmp_22' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 136 [1/6] (6.41ns)   --->   "%tmp_28 = uitofp i32 %kp_load_1 to float" [pid.cpp:111]   --->   Operation 136 'uitofp' 'tmp_28' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 137 [1/6] (6.41ns)   --->   "%tmp_30 = uitofp i32 %ki_load_1 to float" [pid.cpp:111]   --->   Operation 137 'uitofp' 'tmp_30' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 138 [1/6] (6.41ns)   --->   "%tmp_33 = uitofp i32 %kd_load_1 to float" [pid.cpp:111]   --->   Operation 138 'uitofp' 'tmp_33' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 139 [4/6] (6.41ns)   --->   "%x_assign = uitofp i32 %tmp_42 to float" [pid.cpp:119]   --->   Operation 139 'uitofp' 'x_assign' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%integral_0_load = load float* @integral_0, align 4" [pid.cpp:98]   --->   Operation 140 'load' 'integral_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [5/5] (7.25ns)   --->   "%tmp_4 = fadd float %integral_0_load, %tmp_3" [pid.cpp:98]   --->   Operation 141 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%last_error_0_load = load float* @last_error_0, align 4" [pid.cpp:99]   --->   Operation 142 'load' 'last_error_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [5/5] (7.25ns)   --->   "%tmp_8 = fsub float %tmp_3, %last_error_0_load" [pid.cpp:99]   --->   Operation 143 'fsub' 'tmp_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_9, %tmp_3" [pid.cpp:100]   --->   Operation 144 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "store float %tmp_3, float* @last_error_0, align 4" [pid.cpp:102]   --->   Operation 145 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/6] (6.41ns)   --->   "%tmp_22 = sitofp i32 %tmp_51 to float" [pid.cpp:108]   --->   Operation 146 'sitofp' 'tmp_22' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 147 [3/6] (6.41ns)   --->   "%x_assign = uitofp i32 %tmp_42 to float" [pid.cpp:119]   --->   Operation 147 'uitofp' 'x_assign' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 148 [4/5] (7.25ns)   --->   "%tmp_4 = fadd float %integral_0_load, %tmp_3" [pid.cpp:98]   --->   Operation 148 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [4/5] (7.25ns)   --->   "%tmp_8 = fsub float %tmp_3, %last_error_0_load" [pid.cpp:99]   --->   Operation 149 'fsub' 'tmp_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_9, %tmp_3" [pid.cpp:100]   --->   Operation 150 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%integral_1_load = load float* @integral_1, align 4" [pid.cpp:109]   --->   Operation 151 'load' 'integral_1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [5/5] (7.25ns)   --->   "%tmp_23 = fadd float %integral_1_load, %tmp_22" [pid.cpp:109]   --->   Operation 152 'fadd' 'tmp_23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%last_error_1_load = load float* @last_error_1, align 4" [pid.cpp:110]   --->   Operation 153 'load' 'last_error_1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [5/5] (7.25ns)   --->   "%tmp_27 = fsub float %tmp_22, %last_error_1_load" [pid.cpp:110]   --->   Operation 154 'fsub' 'tmp_27' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [4/4] (5.70ns)   --->   "%tmp_29 = fmul float %tmp_28, %tmp_22" [pid.cpp:111]   --->   Operation 155 'fmul' 'tmp_29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "store float %tmp_22, float* @last_error_1, align 4" [pid.cpp:113]   --->   Operation 156 'store' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [2/6] (6.41ns)   --->   "%x_assign = uitofp i32 %tmp_42 to float" [pid.cpp:119]   --->   Operation 157 'uitofp' 'x_assign' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 158 [3/5] (7.25ns)   --->   "%tmp_4 = fadd float %integral_0_load, %tmp_3" [pid.cpp:98]   --->   Operation 158 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [3/5] (7.25ns)   --->   "%tmp_8 = fsub float %tmp_3, %last_error_0_load" [pid.cpp:99]   --->   Operation 159 'fsub' 'tmp_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_9, %tmp_3" [pid.cpp:100]   --->   Operation 160 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [4/5] (7.25ns)   --->   "%tmp_23 = fadd float %integral_1_load, %tmp_22" [pid.cpp:109]   --->   Operation 161 'fadd' 'tmp_23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [4/5] (7.25ns)   --->   "%tmp_27 = fsub float %tmp_22, %last_error_1_load" [pid.cpp:110]   --->   Operation 162 'fsub' 'tmp_27' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [3/4] (5.70ns)   --->   "%tmp_29 = fmul float %tmp_28, %tmp_22" [pid.cpp:111]   --->   Operation 163 'fmul' 'tmp_29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/6] (6.41ns)   --->   "%x_assign = uitofp i32 %tmp_42 to float" [pid.cpp:119]   --->   Operation 164 'uitofp' 'x_assign' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%p_Val2_8 = bitcast float %x_assign to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:56->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159]   --->   Operation 165 'bitcast' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%loc_V_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_8, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:56->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159]   --->   Operation 166 'partselect' 'loc_V_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%loc_V_5 = trunc i32 %p_Val2_8 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:56->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159]   --->   Operation 167 'trunc' 'loc_V_5' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 168 [2/5] (7.25ns)   --->   "%tmp_4 = fadd float %integral_0_load, %tmp_3" [pid.cpp:98]   --->   Operation 168 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [2/5] (7.25ns)   --->   "%tmp_8 = fsub float %tmp_3, %last_error_0_load" [pid.cpp:99]   --->   Operation 169 'fsub' 'tmp_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_9, %tmp_3" [pid.cpp:100]   --->   Operation 170 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [3/5] (7.25ns)   --->   "%tmp_23 = fadd float %integral_1_load, %tmp_22" [pid.cpp:109]   --->   Operation 171 'fadd' 'tmp_23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [3/5] (7.25ns)   --->   "%tmp_27 = fsub float %tmp_22, %last_error_1_load" [pid.cpp:110]   --->   Operation 172 'fsub' 'tmp_27' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [2/4] (5.70ns)   --->   "%tmp_29 = fmul float %tmp_28, %tmp_22" [pid.cpp:111]   --->   Operation 173 'fmul' 'tmp_29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_47_i_i_i2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_5, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159]   --->   Operation 174 'bitconcatenate' 'tmp_47_i_i_i2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%tmp_47_i_i_i2_cast1 = zext i25 %tmp_47_i_i_i2 to i63" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159]   --->   Operation 175 'zext' 'tmp_47_i_i_i2_cast1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i2_cast = zext i8 %loc_V_4 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159]   --->   Operation 176 'zext' 'tmp_i_i_i_i2_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (1.91ns)   --->   "%sh_assign_4 = add i9 -127, %tmp_i_i_i_i2_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159]   --->   Operation 177 'add' 'sh_assign_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_4, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159]   --->   Operation 178 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (1.91ns)   --->   "%tmp_48_i_i_i2 = sub i8 127, %loc_V_4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159]   --->   Operation 179 'sub' 'tmp_48_i_i_i2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_48_i_i_i2_cast = sext i8 %tmp_48_i_i_i2 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159]   --->   Operation 180 'sext' 'tmp_48_i_i_i2_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.96ns)   --->   "%sh_assign_5 = select i1 %isNeg_2, i9 %tmp_48_i_i_i2_cast, i9 %sh_assign_4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159]   --->   Operation 181 'select' 'sh_assign_5' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%sh_assign_5_cast = sext i9 %sh_assign_5 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159]   --->   Operation 182 'sext' 'sh_assign_5_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%sh_assign_5_cast_cas = sext i9 %sh_assign_5 to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159]   --->   Operation 183 'sext' 'sh_assign_5_cast_cas' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%tmp_49_i_i_i2 = zext i32 %sh_assign_5_cast to i63" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159]   --->   Operation 184 'zext' 'tmp_49_i_i_i2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%tmp_50_i_i_i2 = lshr i25 %tmp_47_i_i_i2, %sh_assign_5_cast_cas" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159]   --->   Operation 185 'lshr' 'tmp_50_i_i_i2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%tmp_51_i_i_i2 = shl i63 %tmp_47_i_i_i2_cast1, %tmp_49_i_i_i2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159]   --->   Operation 186 'shl' 'tmp_51_i_i_i2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_50_i_i_i2, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:64->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159]   --->   Operation 187 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%tmp_67 = zext i1 %tmp_77 to i16" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:64->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159]   --->   Operation 188 'zext' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%tmp_68 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %tmp_51_i_i_i2, i32 24, i32 39)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:64->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159]   --->   Operation 189 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_11 = select i1 %isNeg_2, i16 %tmp_67, i16 %tmp_68" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159]   --->   Operation 190 'select' 'p_Val2_11' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 16.9>
ST_13 : Operation 191 [1/5] (7.25ns)   --->   "%tmp_4 = fadd float %integral_0_load, %tmp_3" [pid.cpp:98]   --->   Operation 191 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_4_to_int = bitcast float %tmp_4 to i32" [pid.cpp:98]   --->   Operation 192 'bitcast' 'tmp_4_to_int' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_4_to_int, i32 23, i32 30)" [pid.cpp:98]   --->   Operation 193 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i32 %tmp_4_to_int to i23" [pid.cpp:98]   --->   Operation 194 'trunc' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp, -1" [pid.cpp:98]   --->   Operation 195 'icmp' 'notlhs' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_24, 0" [pid.cpp:98]   --->   Operation 196 'icmp' 'notrhs' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.97ns)   --->   "%tmp_5 = or i1 %notrhs, %notlhs" [pid.cpp:98]   --->   Operation 197 'or' 'tmp_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (6.78ns)   --->   "%tmp_6 = fcmp olt float %tmp_4, -1.000000e+02" [pid.cpp:98]   --->   Operation 198 'fcmp' 'tmp_6' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (0.97ns)   --->   "%tmp_16 = and i1 %tmp_5, %tmp_6" [pid.cpp:98]   --->   Operation 199 'and' 'tmp_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (6.78ns)   --->   "%tmp_17 = fcmp ogt float %tmp_4, 1.000000e+02" [pid.cpp:98]   --->   Operation 200 'fcmp' 'tmp_17' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%tmp_18 = and i1 %tmp_5, %tmp_17" [pid.cpp:98]   --->   Operation 201 'and' 'tmp_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%sel_tmp1 = xor i1 %tmp_16, true" [pid.cpp:98]   --->   Operation 202 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 203 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp2 = and i1 %tmp_18, %sel_tmp1" [pid.cpp:98]   --->   Operation 203 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%sel_tmp = select i1 %sel_tmp2, float 1.000000e+02, float -1.000000e+02" [pid.cpp:98]   --->   Operation 204 'select' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%tmp_19 = or i1 %sel_tmp2, %tmp_16" [pid.cpp:98]   --->   Operation 205 'or' 'tmp_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_7 = select i1 %tmp_19, float %sel_tmp, float %tmp_4" [pid.cpp:98]   --->   Operation 206 'select' 'tmp_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "store float %tmp_7, float* @integral_0, align 4" [pid.cpp:98]   --->   Operation 207 'store' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/5] (7.25ns)   --->   "%tmp_8 = fsub float %tmp_3, %last_error_0_load" [pid.cpp:99]   --->   Operation 208 'fsub' 'tmp_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [2/5] (7.25ns)   --->   "%tmp_23 = fadd float %integral_1_load, %tmp_22" [pid.cpp:109]   --->   Operation 209 'fadd' 'tmp_23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [2/5] (7.25ns)   --->   "%tmp_27 = fsub float %tmp_22, %last_error_1_load" [pid.cpp:110]   --->   Operation 210 'fsub' 'tmp_27' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [1/4] (5.70ns)   --->   "%tmp_29 = fmul float %tmp_28, %tmp_22" [pid.cpp:111]   --->   Operation 211 'fmul' 'tmp_29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 16.9>
ST_14 : Operation 212 [4/4] (5.70ns)   --->   "%tmp_11 = fmul float %tmp_10, %tmp_7" [pid.cpp:100]   --->   Operation 212 'fmul' 'tmp_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 213 [4/4] (5.70ns)   --->   "%tmp_14 = fmul float %tmp_13, %tmp_8" [pid.cpp:100]   --->   Operation 213 'fmul' 'tmp_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 214 [1/5] (7.25ns)   --->   "%tmp_23 = fadd float %integral_1_load, %tmp_22" [pid.cpp:109]   --->   Operation 214 'fadd' 'tmp_23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_23_to_int = bitcast float %tmp_23 to i32" [pid.cpp:109]   --->   Operation 215 'bitcast' 'tmp_23_to_int' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_23_to_int, i32 23, i32 30)" [pid.cpp:109]   --->   Operation 216 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i32 %tmp_23_to_int to i23" [pid.cpp:109]   --->   Operation 217 'trunc' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (1.55ns)   --->   "%notlhs4 = icmp ne i8 %tmp_40, -1" [pid.cpp:109]   --->   Operation 218 'icmp' 'notlhs4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 219 [1/1] (2.44ns)   --->   "%notrhs4 = icmp eq i23 %tmp_59, 0" [pid.cpp:109]   --->   Operation 219 'icmp' 'notrhs4' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 220 [1/1] (0.97ns)   --->   "%tmp_44 = or i1 %notrhs4, %notlhs4" [pid.cpp:109]   --->   Operation 220 'or' 'tmp_44' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 221 [1/1] (6.78ns)   --->   "%tmp_45 = fcmp olt float %tmp_23, -1.000000e+02" [pid.cpp:109]   --->   Operation 221 'fcmp' 'tmp_45' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [1/1] (0.97ns)   --->   "%tmp_46 = and i1 %tmp_44, %tmp_45" [pid.cpp:109]   --->   Operation 222 'and' 'tmp_46' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [1/1] (6.78ns)   --->   "%tmp_47 = fcmp ogt float %tmp_23, 1.000000e+02" [pid.cpp:109]   --->   Operation 223 'fcmp' 'tmp_47' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%tmp_48 = and i1 %tmp_44, %tmp_47" [pid.cpp:109]   --->   Operation 224 'and' 'tmp_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp9 = xor i1 %tmp_46, true" [pid.cpp:109]   --->   Operation 225 'xor' 'sel_tmp9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp3 = and i1 %tmp_48, %sel_tmp9" [pid.cpp:109]   --->   Operation 226 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%sel_tmp8 = select i1 %sel_tmp3, float 1.000000e+02, float -1.000000e+02" [pid.cpp:109]   --->   Operation 227 'select' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_49 = or i1 %sel_tmp3, %tmp_46" [pid.cpp:109]   --->   Operation 228 'or' 'tmp_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 229 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_26 = select i1 %tmp_49, float %sel_tmp8, float %tmp_23" [pid.cpp:109]   --->   Operation 229 'select' 'tmp_26' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "store float %tmp_26, float* @integral_1, align 4" [pid.cpp:109]   --->   Operation 230 'store' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/5] (7.25ns)   --->   "%tmp_27 = fsub float %tmp_22, %last_error_1_load" [pid.cpp:110]   --->   Operation 231 'fsub' 'tmp_27' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.70>
ST_15 : Operation 232 [3/4] (5.70ns)   --->   "%tmp_11 = fmul float %tmp_10, %tmp_7" [pid.cpp:100]   --->   Operation 232 'fmul' 'tmp_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 233 [3/4] (5.70ns)   --->   "%tmp_14 = fmul float %tmp_13, %tmp_8" [pid.cpp:100]   --->   Operation 233 'fmul' 'tmp_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 234 [4/4] (5.70ns)   --->   "%tmp_31 = fmul float %tmp_30, %tmp_26" [pid.cpp:111]   --->   Operation 234 'fmul' 'tmp_31' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [4/4] (5.70ns)   --->   "%tmp_34 = fmul float %tmp_33, %tmp_27" [pid.cpp:111]   --->   Operation 235 'fmul' 'tmp_34' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.70>
ST_16 : Operation 236 [2/4] (5.70ns)   --->   "%tmp_11 = fmul float %tmp_10, %tmp_7" [pid.cpp:100]   --->   Operation 236 'fmul' 'tmp_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 237 [2/4] (5.70ns)   --->   "%tmp_14 = fmul float %tmp_13, %tmp_8" [pid.cpp:100]   --->   Operation 237 'fmul' 'tmp_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 238 [3/4] (5.70ns)   --->   "%tmp_31 = fmul float %tmp_30, %tmp_26" [pid.cpp:111]   --->   Operation 238 'fmul' 'tmp_31' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 239 [3/4] (5.70ns)   --->   "%tmp_34 = fmul float %tmp_33, %tmp_27" [pid.cpp:111]   --->   Operation 239 'fmul' 'tmp_34' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 240 [1/4] (5.70ns)   --->   "%tmp_11 = fmul float %tmp_10, %tmp_7" [pid.cpp:100]   --->   Operation 240 'fmul' 'tmp_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 241 [1/4] (5.70ns)   --->   "%tmp_14 = fmul float %tmp_13, %tmp_8" [pid.cpp:100]   --->   Operation 241 'fmul' 'tmp_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 242 [2/4] (5.70ns)   --->   "%tmp_31 = fmul float %tmp_30, %tmp_26" [pid.cpp:111]   --->   Operation 242 'fmul' 'tmp_31' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 243 [2/4] (5.70ns)   --->   "%tmp_34 = fmul float %tmp_33, %tmp_27" [pid.cpp:111]   --->   Operation 243 'fmul' 'tmp_34' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 244 [5/5] (7.25ns)   --->   "%tmp_12 = fadd float %tmp_s, %tmp_11" [pid.cpp:100]   --->   Operation 244 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 245 [1/4] (5.70ns)   --->   "%tmp_31 = fmul float %tmp_30, %tmp_26" [pid.cpp:111]   --->   Operation 245 'fmul' 'tmp_31' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 246 [1/4] (5.70ns)   --->   "%tmp_34 = fmul float %tmp_33, %tmp_27" [pid.cpp:111]   --->   Operation 246 'fmul' 'tmp_34' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 247 [4/5] (7.25ns)   --->   "%tmp_12 = fadd float %tmp_s, %tmp_11" [pid.cpp:100]   --->   Operation 247 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 248 [5/5] (7.25ns)   --->   "%tmp_32 = fadd float %tmp_29, %tmp_31" [pid.cpp:111]   --->   Operation 248 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 249 [3/5] (7.25ns)   --->   "%tmp_12 = fadd float %tmp_s, %tmp_11" [pid.cpp:100]   --->   Operation 249 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 250 [4/5] (7.25ns)   --->   "%tmp_32 = fadd float %tmp_29, %tmp_31" [pid.cpp:111]   --->   Operation 250 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 251 [2/5] (7.25ns)   --->   "%tmp_12 = fadd float %tmp_s, %tmp_11" [pid.cpp:100]   --->   Operation 251 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 252 [3/5] (7.25ns)   --->   "%tmp_32 = fadd float %tmp_29, %tmp_31" [pid.cpp:111]   --->   Operation 252 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 253 [1/5] (7.25ns)   --->   "%tmp_12 = fadd float %tmp_s, %tmp_11" [pid.cpp:100]   --->   Operation 253 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 254 [2/5] (7.25ns)   --->   "%tmp_32 = fadd float %tmp_29, %tmp_31" [pid.cpp:111]   --->   Operation 254 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 255 [5/5] (7.25ns)   --->   "%tmp_15 = fadd float %tmp_12, %tmp_14" [pid.cpp:100]   --->   Operation 255 'fadd' 'tmp_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 256 [1/5] (7.25ns)   --->   "%tmp_32 = fadd float %tmp_29, %tmp_31" [pid.cpp:111]   --->   Operation 256 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 257 [4/5] (7.25ns)   --->   "%tmp_15 = fadd float %tmp_12, %tmp_14" [pid.cpp:100]   --->   Operation 257 'fadd' 'tmp_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 258 [5/5] (7.25ns)   --->   "%tmp_35 = fadd float %tmp_32, %tmp_34" [pid.cpp:111]   --->   Operation 258 'fadd' 'tmp_35' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 259 [3/5] (7.25ns)   --->   "%tmp_15 = fadd float %tmp_12, %tmp_14" [pid.cpp:100]   --->   Operation 259 'fadd' 'tmp_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 260 [4/5] (7.25ns)   --->   "%tmp_35 = fadd float %tmp_32, %tmp_34" [pid.cpp:111]   --->   Operation 260 'fadd' 'tmp_35' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 261 [2/5] (7.25ns)   --->   "%tmp_15 = fadd float %tmp_12, %tmp_14" [pid.cpp:100]   --->   Operation 261 'fadd' 'tmp_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 262 [3/5] (7.25ns)   --->   "%tmp_35 = fadd float %tmp_32, %tmp_34" [pid.cpp:111]   --->   Operation 262 'fadd' 'tmp_35' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 263 [1/5] (7.25ns)   --->   "%tmp_15 = fadd float %tmp_12, %tmp_14" [pid.cpp:100]   --->   Operation 263 'fadd' 'tmp_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 264 [2/5] (7.25ns)   --->   "%tmp_35 = fadd float %tmp_32, %tmp_34" [pid.cpp:111]   --->   Operation 264 'fadd' 'tmp_35' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.74>
ST_28 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_15_to_int = bitcast float %tmp_15 to i32" [pid.cpp:100]   --->   Operation 265 'bitcast' 'tmp_15_to_int' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_15_to_int, i32 23, i32 30)" [pid.cpp:100]   --->   Operation 266 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i32 %tmp_15_to_int to i23" [pid.cpp:100]   --->   Operation 267 'trunc' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 268 [1/1] (1.55ns)   --->   "%notlhs2 = icmp ne i8 %tmp_20, -1" [pid.cpp:100]   --->   Operation 268 'icmp' 'notlhs2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 269 [1/1] (2.44ns)   --->   "%notrhs2 = icmp eq i23 %tmp_43, 0" [pid.cpp:100]   --->   Operation 269 'icmp' 'notrhs2' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 270 [1/1] (0.97ns)   --->   "%tmp_25 = or i1 %notrhs2, %notlhs2" [pid.cpp:100]   --->   Operation 270 'or' 'tmp_25' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 271 [1/1] (6.78ns)   --->   "%tmp_36 = fcmp olt float %tmp_15, -1.000000e+00" [pid.cpp:101]   --->   Operation 271 'fcmp' 'tmp_36' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 272 [1/1] (0.97ns)   --->   "%tmp_37 = and i1 %tmp_25, %tmp_36" [pid.cpp:101]   --->   Operation 272 'and' 'tmp_37' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 273 [1/1] (6.78ns)   --->   "%tmp_38 = fcmp ogt float %tmp_15, 0x3FEFF7CEE0000000" [pid.cpp:101]   --->   Operation 273 'fcmp' 'tmp_38' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_39 = and i1 %tmp_25, %tmp_38" [pid.cpp:101]   --->   Operation 274 'and' 'tmp_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%sel_tmp5 = xor i1 %tmp_37, true" [pid.cpp:101]   --->   Operation 275 'xor' 'sel_tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 276 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp6 = and i1 %tmp_39, %sel_tmp5" [pid.cpp:101]   --->   Operation 276 'and' 'sel_tmp6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 277 [1/5] (7.25ns)   --->   "%tmp_35 = fadd float %tmp_32, %tmp_34" [pid.cpp:111]   --->   Operation 277 'fadd' 'tmp_35' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_35_to_int = bitcast float %tmp_35 to i32" [pid.cpp:111]   --->   Operation 278 'bitcast' 'tmp_35_to_int' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_35_to_int, i32 23, i32 30)" [pid.cpp:111]   --->   Operation 279 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i32 %tmp_35_to_int to i23" [pid.cpp:111]   --->   Operation 280 'trunc' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 281 [1/1] (1.55ns)   --->   "%notlhs6 = icmp ne i8 %tmp_50, -1" [pid.cpp:111]   --->   Operation 281 'icmp' 'notlhs6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 282 [1/1] (2.44ns)   --->   "%notrhs6 = icmp eq i23 %tmp_64, 0" [pid.cpp:111]   --->   Operation 282 'icmp' 'notrhs6' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 283 [1/1] (0.97ns)   --->   "%tmp_52 = or i1 %notrhs6, %notlhs6" [pid.cpp:111]   --->   Operation 283 'or' 'tmp_52' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 284 [1/1] (6.78ns)   --->   "%tmp_53 = fcmp olt float %tmp_35, -1.000000e+00" [pid.cpp:112]   --->   Operation 284 'fcmp' 'tmp_53' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 285 [1/1] (0.97ns)   --->   "%tmp_54 = and i1 %tmp_52, %tmp_53" [pid.cpp:112]   --->   Operation 285 'and' 'tmp_54' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 286 [1/1] (6.78ns)   --->   "%tmp_55 = fcmp ogt float %tmp_35, 0x3FEFF7CEE0000000" [pid.cpp:112]   --->   Operation 286 'fcmp' 'tmp_55' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%tmp_56 = and i1 %tmp_52, %tmp_55" [pid.cpp:112]   --->   Operation 287 'and' 'tmp_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp4 = xor i1 %tmp_54, true" [pid.cpp:112]   --->   Operation 288 'xor' 'sel_tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 289 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_56, %sel_tmp4" [pid.cpp:112]   --->   Operation 289 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_57 = select i1 %sel_tmp6, i32 1065336439, i32 -1082130432" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:56->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 290 'select' 'tmp_57' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_58 = or i1 %sel_tmp6, %tmp_37" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:56->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 291 'or' 'tmp_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 292 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_s = select i1 %tmp_58, i32 %tmp_57, i32 %tmp_15_to_int" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:56->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 292 'select' 'p_Val2_s' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 293 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:56->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 293 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 294 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i32 %p_Val2_s to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:56->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 294 'trunc' 'loc_V_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_47_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_1, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 295 'bitconcatenate' 'tmp_47_i_i_i' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_47_i_i_i_cast1 = zext i25 %tmp_47_i_i_i to i63" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 296 'zext' 'tmp_47_i_i_i_cast1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast = zext i8 %loc_V to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 297 'zext' 'tmp_i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 298 [1/1] (1.91ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 298 'add' 'sh_assign' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 299 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 299 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 300 [1/1] (1.91ns)   --->   "%tmp_48_i_i_i = sub i8 127, %loc_V" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 300 'sub' 'tmp_48_i_i_i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_48_i_i_i_cast = sext i8 %tmp_48_i_i_i to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 301 'sext' 'tmp_48_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 302 [1/1] (0.96ns)   --->   "%sh_assign_1 = select i1 %isNeg, i9 %tmp_48_i_i_i_cast, i9 %sh_assign" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 302 'select' 'sh_assign_1' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%sh_assign_1_cast = sext i9 %sh_assign_1 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 303 'sext' 'sh_assign_1_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%sh_assign_1_cast_cas = sext i9 %sh_assign_1 to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 304 'sext' 'sh_assign_1_cast_cas' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_49_i_i_i = zext i32 %sh_assign_1_cast to i63" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 305 'zext' 'tmp_49_i_i_i' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_50_i_i_i = lshr i25 %tmp_47_i_i_i, %sh_assign_1_cast_cas" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 306 'lshr' 'tmp_50_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_51_i_i_i = shl i63 %tmp_47_i_i_i_cast1, %tmp_49_i_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 307 'shl' 'tmp_51_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_50_i_i_i, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:64->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 308 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_60 = zext i1 %tmp_71 to i16" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:64->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 309 'zext' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_61 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %tmp_51_i_i_i, i32 24, i32 39)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:64->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 310 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 311 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %isNeg, i16 %tmp_60, i16 %tmp_61" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:157]   --->   Operation 311 'select' 'p_Val2_3' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 312 [1/1] (8.75ns)   --->   "%OUT_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 3)" [pid.cpp:157]   --->   Operation 312 'writereq' 'OUT_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 313 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_3, i2 -1)" [pid.cpp:157]   --->   Operation 313 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_62 = select i1 %sel_tmp7, i32 1065336439, i32 -1082130432" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:56->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 314 'select' 'tmp_62' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_63 = or i1 %sel_tmp7, %tmp_54" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:56->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 315 'or' 'tmp_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 316 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_4 = select i1 %tmp_63, i32 %tmp_62, i32 %tmp_35_to_int" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:56->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 316 'select' 'p_Val2_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 317 [1/1] (0.00ns)   --->   "%loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:56->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 317 'partselect' 'loc_V_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 318 [1/1] (0.00ns)   --->   "%loc_V_3 = trunc i32 %p_Val2_4 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:56->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 318 'trunc' 'loc_V_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_47_i_i_i1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_3, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 319 'bitconcatenate' 'tmp_47_i_i_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_47_i_i_i1_cast1 = zext i25 %tmp_47_i_i_i1 to i63" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 320 'zext' 'tmp_47_i_i_i1_cast1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i1_cast = zext i8 %loc_V_2 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 321 'zext' 'tmp_i_i_i_i1_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 322 [1/1] (1.91ns)   --->   "%sh_assign_2 = add i9 -127, %tmp_i_i_i_i1_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 322 'add' 'sh_assign_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 323 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 323 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 324 [1/1] (1.91ns)   --->   "%tmp_48_i_i_i1 = sub i8 127, %loc_V_2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 324 'sub' 'tmp_48_i_i_i1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_48_i_i_i1_cast = sext i8 %tmp_48_i_i_i1 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 325 'sext' 'tmp_48_i_i_i1_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 326 [1/1] (0.96ns)   --->   "%sh_assign_3 = select i1 %isNeg_1, i9 %tmp_48_i_i_i1_cast, i9 %sh_assign_2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 326 'select' 'sh_assign_3' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%sh_assign_3_cast = sext i9 %sh_assign_3 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 327 'sext' 'sh_assign_3_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%sh_assign_3_cast_cas = sext i9 %sh_assign_3 to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 328 'sext' 'sh_assign_3_cast_cas' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_49_i_i_i1 = zext i32 %sh_assign_3_cast to i63" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 329 'zext' 'tmp_49_i_i_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_50_i_i_i1 = lshr i25 %tmp_47_i_i_i1, %sh_assign_3_cast_cas" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 330 'lshr' 'tmp_50_i_i_i1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_51_i_i_i1 = shl i63 %tmp_47_i_i_i1_cast1, %tmp_49_i_i_i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 331 'shl' 'tmp_51_i_i_i1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_50_i_i_i1, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:64->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 332 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_65 = zext i1 %tmp_74 to i16" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:64->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 333 'zext' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_66 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %tmp_51_i_i_i1, i32 24, i32 39)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:64->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 334 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 335 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_7 = select i1 %isNeg_1, i16 %tmp_65, i16 %tmp_66" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:158]   --->   Operation 335 'select' 'p_Val2_7' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 336 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_7, i2 -1)" [pid.cpp:158]   --->   Operation 336 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 337 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_11, i2 -1)" [pid.cpp:159]   --->   Operation 337 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 338 [5/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [pid.cpp:159]   --->   Operation 338 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 8.75>
ST_34 : Operation 339 [4/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [pid.cpp:159]   --->   Operation 339 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 340 [3/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [pid.cpp:159]   --->   Operation 340 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 341 [2/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [pid.cpp:159]   --->   Operation 341 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i16]* %rcCmdIn) nounwind, !map !14"   --->   Operation 342 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 343 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %measured) nounwind, !map !20"   --->   Operation 343 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %kp) nounwind, !map !26"   --->   Operation 344 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 345 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %kd) nounwind, !map !32"   --->   Operation 345 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 346 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %ki) nounwind, !map !38"   --->   Operation 346 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 347 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !42"   --->   Operation 347 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 348 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @pid_str) nounwind"   --->   Operation 348 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 349 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pid.cpp:63]   --->   Operation 349 'specinterface' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 350 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([4 x i16]* %rcCmdIn, [1 x i8]* @p_str9, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str9, i32 -1, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9)"   --->   Operation 350 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 351 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i16]* %rcCmdIn, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 351 'specinterface' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 352 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecMemCore([6 x i16]* %measured, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"   --->   Operation 352 'specmemcore' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 353 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %measured, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 353 'specinterface' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 354 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %kp, [1 x i8]* @p_str11, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str11, i32 -1, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11)"   --->   Operation 354 'specmemcore' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 355 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([3 x i32]* %kp, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 355 'specinterface' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 356 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecMemCore([2 x i32]* %kd, [1 x i8]* @p_str12, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str12, i32 -1, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12)"   --->   Operation 356 'specmemcore' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 357 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([2 x i32]* %kd, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 357 'specinterface' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 358 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecMemCore([2 x i32]* %ki, [1 x i8]* @p_str13, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)"   --->   Operation 358 'specmemcore' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 359 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([2 x i32]* %ki, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 359 'specinterface' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 360 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str7, [4 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 360 'specinterface' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 361 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pid.cpp:74]   --->   Operation 361 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 362 [1/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [pid.cpp:159]   --->   Operation 362 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 363 [1/1] (0.00ns)   --->   "ret void" [pid.cpp:173]   --->   Operation 363 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('ki_addr') [17]  (0 ns)
	'load' operation ('ki_load', pid.cpp:100) on array 'ki' [66]  (2.32 ns)

 <State 2>: 8.73ns
The critical path consists of the following:
	'load' operation ('kp_load', pid.cpp:100) on array 'kp' [63]  (2.32 ns)
	'uitofp' operation ('tmp_9', pid.cpp:100) [64]  (6.41 ns)

 <State 3>: 8.73ns
The critical path consists of the following:
	'load' operation ('kp_load_1', pid.cpp:111) on array 'kp' [117]  (2.32 ns)
	'uitofp' operation ('tmp_28', pid.cpp:111) [118]  (6.41 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_3', pid.cpp:97) [42]  (6.41 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_42', pid.cpp:119) [153]  (8.51 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_3', pid.cpp:97) [42]  (6.41 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_3', pid.cpp:97) [42]  (6.41 ns)

 <State 8>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_3', pid.cpp:97) [42]  (6.41 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'load' operation ('integral_0_load', pid.cpp:98) on static variable 'integral_0' [43]  (0 ns)
	'fadd' operation ('tmp_4', pid.cpp:98) [44]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', pid.cpp:98) [44]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', pid.cpp:98) [44]  (7.26 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'add' operation ('sh', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159) [208]  (1.92 ns)
	'select' operation ('sh', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159) [212]  (0.968 ns)
	'shl' operation ('tmp_51_i_i_i2', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159) [217]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63->pid.cpp:159) [221]  (4.42 ns)

 <State 13>: 17ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', pid.cpp:98) [44]  (7.26 ns)
	'fcmp' operation ('tmp_6', pid.cpp:98) [51]  (6.79 ns)
	'and' operation ('tmp_16', pid.cpp:98) [52]  (0.978 ns)
	'xor' operation ('sel_tmp1', pid.cpp:98) [55]  (0 ns)
	'and' operation ('sel_tmp2', pid.cpp:98) [56]  (0.978 ns)
	'select' operation ('sel_tmp', pid.cpp:98) [57]  (0 ns)
	'select' operation ('tmp_7', pid.cpp:98) [59]  (0.978 ns)

 <State 14>: 17ns
The critical path consists of the following:
	'fadd' operation ('tmp_23', pid.cpp:109) [97]  (7.26 ns)
	'fcmp' operation ('tmp_45', pid.cpp:109) [104]  (6.79 ns)
	'and' operation ('tmp_46', pid.cpp:109) [105]  (0.978 ns)
	'xor' operation ('sel_tmp9', pid.cpp:109) [108]  (0 ns)
	'and' operation ('sel_tmp3', pid.cpp:109) [109]  (0.978 ns)
	'select' operation ('sel_tmp8', pid.cpp:109) [110]  (0 ns)
	'select' operation ('tmp_26', pid.cpp:109) [112]  (0.978 ns)

 <State 15>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', pid.cpp:100) [68]  (5.7 ns)

 <State 16>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', pid.cpp:100) [68]  (5.7 ns)

 <State 17>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', pid.cpp:100) [68]  (5.7 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', pid.cpp:100) [69]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', pid.cpp:100) [69]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', pid.cpp:100) [69]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', pid.cpp:100) [69]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', pid.cpp:100) [69]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_15', pid.cpp:100) [73]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_15', pid.cpp:100) [73]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_15', pid.cpp:100) [73]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_15', pid.cpp:100) [73]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_15', pid.cpp:100) [73]  (7.26 ns)

 <State 28>: 8.74ns
The critical path consists of the following:
	'fcmp' operation ('tmp_36', pid.cpp:101) [80]  (6.79 ns)
	'and' operation ('tmp_37', pid.cpp:101) [81]  (0.978 ns)
	'xor' operation ('sel_tmp5', pid.cpp:101) [84]  (0 ns)
	'and' operation ('sel_tmp6', pid.cpp:101) [85]  (0.978 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus request on port 'OUT_r' (pid.cpp:157) [177]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (pid.cpp:157) [178]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (pid.cpp:158) [201]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (pid.cpp:159) [222]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (pid.cpp:159) [223]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (pid.cpp:159) [223]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (pid.cpp:159) [223]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (pid.cpp:159) [223]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (pid.cpp:159) [223]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
