Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec 15 15:40:37 2020
| Host         : DESKTOP-5SAVF1A running 64-bit major release  (build 9200)
| Command      : report_methodology -file BlackJack_methodology_drc_routed.rpt -pb BlackJack_methodology_drc_routed.pb -rpx BlackJack_methodology_drc_routed.rpx
| Design       : BlackJack
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 30
+-----------+------------------+------------------------------+------------+
| Rule      | Severity         | Description                  | Violations |
+-----------+------------------+------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell  | 28         |
| LUTAR-1   | Warning          | LUT drives async reset alert | 2          |
+-----------+------------------+------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin CONTROL_UNIT/FSM_sequential_current_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin CONTROL_UNIT/FSM_sequential_current_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/ACC_REGISTER/Y_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/ACC_REGISTER/Y_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/ACC_REGISTER/Y_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/ACC_REGISTER/Y_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/ACC_REGISTER/Y_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/CONTADOR/Y_aux_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/CONTADOR/Y_aux_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/CONTADOR/Y_aux_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/CONTADOR/Y_aux_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/CONTADOR/Y_aux_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/CONTADOR/Y_aux_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/CONTADOR/Y_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/CONTADOR/Y_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/CONTADOR/Y_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/CONTADOR/Y_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/CONTADOR/Y_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/CONTADOR/Y_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/PERDIDO_REGISTER/Y_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/RAM/RAM_reg_0_63_0_0/SP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/RAM/RAM_reg_0_63_1_1/SP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/RAM/RAM_reg_0_63_2_2/SP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/RAM/RAM_reg_0_63_3_3/SP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/RAM/dout_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/RAM/dout_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/RAM/dout_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin DATAPATHH/RAM/dout_reg[3]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell CONTROL_UNIT/Y[5]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) DATAPATHH/ACC_REGISTER/Y_reg[0]/CLR, DATAPATHH/ACC_REGISTER/Y_reg[1]/CLR,
DATAPATHH/ACC_REGISTER/Y_reg[2]/CLR, DATAPATHH/ACC_REGISTER/Y_reg[3]/CLR,
DATAPATHH/ACC_REGISTER/Y_reg[4]/CLR, DATAPATHH/CONTADOR/Y_reg[0]/CLR,
DATAPATHH/CONTADOR/Y_reg[1]/CLR, DATAPATHH/CONTADOR/Y_reg[2]/CLR,
DATAPATHH/CONTADOR/Y_reg[3]/CLR, DATAPATHH/CONTADOR/Y_reg[4]/CLR,
DATAPATHH/CONTADOR/Y_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell CONTROL_UNIT/Y_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) DATAPATHH/PERDIDO_REGISTER/Y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


