/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 312 240)
	(text "WB_Stage" (rect 5 0 56 12)(font "Arial" ))
	(text "inst" (rect 8 160 25 172)(font "Arial" ))
	(port
		(pt 0 128)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 123 35 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "rst" (rect 0 0 12 12)(font "Arial" ))
		(text "rst" (rect 21 139 33 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 88)
		(input)
		(text "RegWrite" (rect 0 0 46 12)(font "Arial" ))
		(text "RegWrite" (rect 21 83 67 95)(font "Arial" ))
		(line (pt 0 88)(pt 16 88))
	)
	(port
		(pt 0 72)
		(input)
		(text "MemToReg" (rect 0 0 55 12)(font "Arial" ))
		(text "MemToReg" (rect 21 67 76 79)(font "Arial" ))
		(line (pt 0 72)(pt 16 72))
	)
	(port
		(pt 0 56)
		(input)
		(text "WriteReg[4..0]" (rect 0 0 71 12)(font "Arial" ))
		(text "WriteReg[4..0]" (rect 21 51 92 63)(font "Arial" ))
		(line (pt 0 56)(pt 16 56)(line_width 3))
	)
	(port
		(pt 0 24)
		(input)
		(text "ALUResult[31..0]" (rect 0 0 84 12)(font "Arial" ))
		(text "ALUResult[31..0]" (rect 21 19 105 31)(font "Arial" ))
		(line (pt 0 24)(pt 16 24)(line_width 3))
	)
	(port
		(pt 0 40)
		(input)
		(text "MemData[31..0]" (rect 0 0 79 12)(font "Arial" ))
		(text "MemData[31..0]" (rect 21 35 100 47)(font "Arial" ))
		(line (pt 0 40)(pt 16 40)(line_width 3))
	)
	(port
		(pt 248 32)
		(output)
		(text "WriteData[31..0]" (rect 0 0 81 12)(font "Arial" ))
		(text "WriteData[31..0]" (rect 159 27 240 39)(font "Arial" ))
		(line (pt 248 32)(pt 232 32)(line_width 3))
	)
	(port
		(pt 248 48)
		(output)
		(text "WriteRegOut[4..0]" (rect 0 0 89 12)(font "Arial" ))
		(text "WriteRegOut[4..0]" (rect 152 43 241 55)(font "Arial" ))
		(line (pt 248 48)(pt 232 48)(line_width 3))
	)
	(port
		(pt 248 64)
		(output)
		(text "RegWriteOut" (rect 0 0 63 12)(font "Arial" ))
		(text "RegWriteOut" (rect 174 59 237 71)(font "Arial" ))
		(line (pt 248 64)(pt 232 64))
	)
	(drawing
		(rectangle (rect 16 16 232 160))
	)
)
