// Seed: 1021758014
module module_0 #(
    parameter id_2 = 32'd93
) (
    id_1,
    _id_2[1 : id_2]
);
  inout logic [7:0] _id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd67,
    parameter id_5 = 32'd29
) (
    output uwire id_0,
    input  uwire _id_1
);
  if (1) assign id_0 = id_1.id_1;
  else always_ff @(*);
  logic id_3;
  wire  id_4;
  assign id_4 = this;
  assign id_3 = -1 | {""{id_3}};
  parameter id_5 = 1;
  module_0 modCall_1 (
      id_4,
      id_5
  );
  wire [id_1 : id_5] id_6, id_7, id_8, id_9, id_10, id_11;
endmodule
