$date
	Sat Oct 22 22:58:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#351649
b100 !
1"
#351650
b100 &
b100 %
1$
#351651
0"
#351654
b10 &
b10 %
#351658
b1 &
b1 %
1#
#351662
b0 &
0#
b0 %
0$
#1350609
b10111 !
1"
#1350610
b10111 &
b10111 %
1$
#1350611
0"
#1350614
b1000110 &
b1000110 %
#1350618
b100011 &
b100011 %
#1350622
b1101010 &
b1101010 %
#1350626
b110101 &
b110101 %
#1350630
b10100000 &
b10100000 %
#1350634
b1010000 &
b1010000 %
#1350638
b101000 &
b101000 %
#1350642
b10100 &
b10100 %
#1350646
b1010 &
b1010 %
#1350650
b101 &
b101 %
#1350654
b10000 &
b10000 %
#1350658
b1000 &
b1000 %
#1350662
b100 &
b100 %
#1350666
b10 &
b10 %
#1350670
b1 &
1#
b1 %
#1350674
b0 &
b0 %
0#
0$
#2391852
b10101 !
1"
#2391854
b10101 &
b10101 %
1$
#2391855
0"
#2391858
b1000000 &
b1000000 %
#2391862
b100000 &
b100000 %
#2391866
b10000 &
b10000 %
#2391870
b1000 &
b1000 %
#2391874
b100 &
b100 %
#2391878
b10 &
b10 %
#2391882
b1 &
b1 %
1#
#2391886
b0 &
0#
b0 %
0$
#4500012
