// SPDX-License-Identifier: GPL-2.0
/*
 * ADRV2CRR-FMC using ADRV9009-ZU11EG System on Module
 *
 * https://wiki.analog.com/resources/eval/user-guides/adrv9009
 * https://wiki.analog.com/resources/tools-software/linux-drivers/iio-transceiver/adrv9009
 * https://wiki.analog.com/resources/tools-software/linux-software/adrv9009_advanced_plugin
 * https://wiki.analog.com/resources/eval/user-guides/adrv9009-zu11eg/adrv2crr-fmc_carrier_board
 *
 * hdl_project: <adrv9009zu11eg/adrv2crr_fmc>
 * board_revision: <A>
 *
 * Copyright (C) 2019 Analog Devices Inc.
 */

/*
 * FPGA Signal                GPIO#
 * hmc7044_car_gpio_3,  27    105
 * hmc7044_car_gpio_2,  26    104
 * hmc7044_car_gpio_1,  25    103
 * hmc7044_car_gpio_0,  24    102
 * hmc7044_car_reset,   23    101
 * resetb_ad9545,       22    100
 * fan_tach,            21    99
 * fan_pwrm,            20    98
 * pmod0_d7,            19    97
 * pmod0_d6,            18    96
 * pmod0_d5,            17    95
 * pmod0_d4,            16    94
 * pmod0_d3,            15    93
 * pmod0_d2,            14    92
 * pmod0_d1,            13    91
 * pmod0_d0,            12    90
 * led_gpio_3,          11    89
 * led_gpio_2,          10    88
 * led_gpio_1,          9     87
 * led_gpio_0,          8     86
 * dip_gpio_3,          7     85
 * dip_gpio_2,          6     84
 * dip_gpio_1,          5     83
 * dip_gpio_0,          4     82
 * pb_gpio_3,           3     81
 * pb_gpio_2,           2     80
 * pb_gpio_1,           1     79
 * pb_gpio_0}));        0     78
 */

#include "zynqmp-adrv9009-zu11eg-reva.dtsi"
#include <dt-bindings/clock/ad9545.h>

/ {
	ref_clk0: ref_clk_0 {
		compatible = "fixed-clock";
		#clock-cells = <1>;

		clock-frequency  = <10000000>;
		clock-output-names = "Ref-A";
	};

	leds {
		compatible = "gpio-leds";
		led0 {
			label = "led0:green";
			gpios = <&gpio 86 0>;
		};

		led1 {
			label = "led1:green";
			gpios = <&gpio 87 0>;
		};

		led2 {
			label = "led2:green";
			gpios = <&gpio 88 0>;
		};

		led3 {
			label = "led3:green";
			gpios = <&gpio 89 0>;
		};
	};

	gpio_keys {
		compatible = "gpio-keys";
		#address-cells = <1>;
		#size-cells = <0>;
		autorepeat;

		bt0 {
			label = "BT0";
			linux,code = <KEY_LEFT>;
			gpios = <&gpio 78 0>;
		};

		bt1 {
			label = "BT1";
			linux,code = <KEY_RIGHT>;
			gpios = <&gpio 79 0>;
		};

		bt2 {
			label = "BT2";
			linux,code = <KEY_ENTER>;
			gpios = <&gpio 80 0>;
		};

		bt3 {
			label = "BT3";
			linux,code = <KEY_ESC>;
			gpios = <&gpio 81 0>;
		};

		sw0 {
			label = "SW0";
			linux,input-type = <EV_SW>;
			linux,code = <SW_LINEIN_INSERT>;
			gpios = <&gpio 82 0>;
		};

		sw1 {
			label = "SW1";
			linux,input-type = <EV_SW>;
			linux,code = <SW_TABLET_MODE>;
			gpios = <&gpio 83 0>;
		};

		sw2 {
			label = "SW2";
			linux,input-type = <EV_SW>;
			linux,code = <SW_HEADPHONE_INSERT>;
			gpios = <&gpio 84 0>;
		};

		sw3 {
			label = "SW3";
			linux,input-type = <EV_SW>;
			linux,code = <SW_RFKILL_ALL>;
			gpios = <&gpio 85 0>;
		};
	};

	audio_clock: audio_clock {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <12288000>;
	};

	talise_sound {
		compatible = "simple-audio-card";
		simple-audio-card,name = "ADRV9009 ZU11EG ADAU1761";
		simple-audio-card,widgets =
			"Microphone", "Mic In",
			"Headphone", "Headphone Out",
			"Line", "Line In",
			"Line", "Line Out";
		simple-audio-card,routing =
			"Line Out", "LOUT",
			"Line Out", "ROUT",
			"Headphone Out", "LHP",
			"Headphone Out", "RHP",
			"Mic In", "MICBIAS",
			"LINN", "Mic In",
			"RINN", "Mic In",
			"LAUX", "Line In",
			"RAUX", "Line In";

		simple-audio-card,dai-link@0 {
			format = "i2s";
			cpu {
				sound-dai = <&axi_i2s_adi>;
				frame-master;
				bitclock-master;
			};
			codec {
				sound-dai = <&adau1761>;
			};
		};
	};

	psgtr_ref1: ad9542_out0_c {
	        compatible = "fixed-clock";
	        #clock-cells = <0>;
	        clock-frequency = <125000000>;
	};

	psgtr_ref2: ad9542_out1_a {
	        compatible = "fixed-clock";
	        #clock-cells = <0>;
	        clock-frequency = <27000000>;
	};

	psgtr_ref3: ad9542_out1_b {
	        compatible = "fixed-clock";
	        #clock-cells = <0>;
	        clock-frequency = <26000000>;
	};
};

&psgtr {
	status = "okay";
	clocks = <&psgtr_ref1>, <&psgtr_ref2>, <&psgtr_ref3>;
	clock-names = "ref1", "ref2", "ref3";
};

/*
 * SGMII Ethernet: M1 (PHY1)
 * Using gem0, GTR Lane0
 */

&gem0 {
	status = "okay";
	phy-handle = <&phy1>;
	phy-mode = "sgmii";
	phys = <&psgtr 0 PHY_TYPE_SGMII 0 1>;
	mdiobus-connected = <&gem3>;
};

&gem3 {
	phy1: phy@1 {
		device_type = "ethernet-phy";
		reg = <1>;
		reset-gpios = <&gpio 31 GPIO_ACTIVE_LOW>;
	};
};
/*
 * DisplayPort: P2
 * Using: GTR Lane3, Lane2
 */

&zynqmp_dpsub {
	status = "okay";
	phy-names = "dp-phy0", "dp-phy1";
	phys = <&psgtr 3 PHY_TYPE_DP 0 2>,
	       <&psgtr 2 PHY_TYPE_DP 1 2>;
};

&zynqmp_dp_snd_pcm0 {
	status = "okay";
};

&zynqmp_dp_snd_pcm1 {
	status = "okay";
};

&zynqmp_dp_snd_card0 {
	status = "okay";
};

&zynqmp_dp_snd_codec0 {
	status = "okay";
};

&zynqmp_dpdma {
	status = "okay";
};

/*
 * USB 2.0 & 3.0
 * Using: usb0, dwc3_0 on GTR Lane1
 */

&usb0 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb0_default>;
};

&dwc3_0 {
	status = "okay";
	dr_mode = "host";
	phy-names = "usb3-phy";
	//snps,usb3_lpm_capable;
	phys = <&psgtr 1 PHY_TYPE_USB3 0 3>;
	maximum-speed = "super-speed";
};

&gpio {
	phy_reset {
		gpio-hog;
		gpios = <13 0>;
		output-high;
		line-name = "ulpi-phy-reset";
	};
};

&hmc7044 {
	clocks = <&hmc7044_car 2>;
	clock-names = "clkin1";
};

/*
 * I2C1
 */

&i2c1 {
	status = "okay";
	clock-frequency = <400000>;
	pinctrl-names = "gpio";
	pinctrl-0 = <&pinctrl_i2c1_gpio>;
	scl-gpios = <&gpio 32 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio 33 GPIO_ACTIVE_HIGH>;

	i2c-mux@70 { /* u19 */
		compatible = "nxp,pca9548"; /* TCA9548 */
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x70>;

		i2c@0 { /* Audio ADAU1761 */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;

			adau1761: adau1761@3b {
				compatible = "adi,adau1761";
				reg = <0x3b>;

				clocks = <&audio_clock>;
				clock-names = "mclk";

				#sound-dai-cells = <0>;
			};

		};
		i2c@1 { /* AD9545 */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;

			ad9545_clock: ad9545@4a {
				compatible = "adi,ad9545";
				reg = <0x4a>;

				#address-cells = <1>;
				#size-cells = <0>;

				adi,ref-crystal;
				adi,ref-frequency-hz = <49152000>;

				clock-names = "Ref-A";
				clocks = <&ref_clk0 0>;

				#clock-cells = <2>;

				assigned-clocks = <&ad9545_clock AD9545_CLK_NCO AD9545_NCO0>,
						  <&ad9545_clock AD9545_CLK_PLL AD9545_PLL0>,
						  <&ad9545_clock AD9545_CLK_OUT AD9545_Q0A>;
				assigned-clock-rates = <10000>, <1413120000>, <30720000>;
				assigned-clock-phases = <0>, <0>, <0>, <180>;

				aux-nco-clk@AD9545_NCO0 {
					reg = <AD9545_NCO0>;
					adi,freq-lock-threshold-ps = <16000000>;
					adi,phase-lock-threshold-ps = <16000000>;
				};

				/* Ref A (J4) 10Mhz input */
				ref-input-clk@0 {
					reg = <0>;
					adi,single-ended-mode = <DRIVER_MODE_DC_COUPLED_1V8>;
					adi,r-divider-ratio = <200>;
					adi,ref-dtol-pbb = <10000000>;
					adi,ref-monitor-hysteresis-pbb = <87500>;
					adi,ref-validation-timer-ms = <1>;
					adi,freq-lock-threshold-ps = <0xFFFFFF>;
					adi,phase-lock-threshold-ps = <0xFFFFFF>;
					adi,freq-lock-fill-rate = <20>;
					adi,freq-lock-drain-rate = <20>;
					adi,phase-lock-fill-rate = <20>;
					adi,phase-lock-drain-rate = <20>;
				};

				ad9545_apll0: pll-clk@AD9545_PLL0 {
					reg = <AD9545_PLL0>;

					#address-cells = <1>;
					#size-cells = <0>;

					profile@0 {
						reg = <0>;
						adi,pll-source = <4>;
						adi,profile-priority = <20>;
						adi,pll-loop-bandwidth-uhz = <200000000>;
					};

					profile@1 {
						reg = <1>;
						adi,pll-source = <0>;
						adi,profile-priority = <0>;
						adi,pll-loop-bandwidth-uhz = <200000000>;
					};
				};

				output-clk@AD9545_Q0A {
					reg = <AD9545_Q0A>;
					adi,output-mode = <DRIVER_MODE_SINGLE_DIV_DIF>;
					adi,current-source-microamp = <15000>;
				};
			};

		};
		i2c@2 { /* PTN5150 */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;

			/* 1D */

		};
		i2c@3 { /* QSFP */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <3>;

			eeprom@50 {
				compatible = "at24,24c02";
				reg = <0x50>;
			};
		};
		i2c@4 { /* SFP+ */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <4>;

			eeprom@50 {
				compatible = "at24,24c02";
				reg = <0x50>;
			};

		};
		i2c_fmc: i2c@5 { /* FMC HPC */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <5>;

// 			ad7291@2f {
// 				compatible = "adi,ad7291";
// 				reg = <0x2f>;
// 			};

			eeprom@50 {
				compatible = "at24,24c02";
				reg = <0x50>;
			};
		};
	};
};

/*
 * SPI0
 */

&spi0 {
	hmc7044_car: hmc7044-car@3 {
		#address-cells = <1>;
		#size-cells = <0>;
		#clock-cells = <1>;
		compatible = "adi,hmc7044";
		reg = <3>;
		spi-max-frequency = <10000000>;

		adi,pll1-clkin-frequencies = <0 30720000 0 19200000>;
		adi,pll1-ref-prio-ctrl = <0x8D>; /* CLKIN1 -> CLKIN3 -> CLKIN0 -> CLKIN2 */
		adi,pll1-ref-autorevert-enable;

		adi,pll1-loop-bandwidth-hz = <200>;
		adi,pfd1-maximum-limit-frequency-hz = <30720000>;
		adi,pll1-charge-pump-current-ua = <1920>;

		adi,vcxo-frequency = <122880000>;

		adi,pll2-output-frequency = <HMC7044_PLL2_OUTPUT_FREQUENCY>;

		adi,sysref-timer-divider = <3840>;
		adi,pulse-generator-mode = <HMC7044_PULSE_GEN_1_PULSE>;

		adi,oscin-buffer-mode = <0x15>;
		adi,clkin1-buffer-mode = <0x07>; // 100term, ac coupling
		adi,clkin3-buffer-mode = <0x11>;
		adi,sync-pin-mode = <1>;

		adi,gpi-controls = <0x00 0x00 0x00 0x11>;
		adi,gpo-controls = <0x1f 0x2b 0x00 0x00>;

		clock-output-names =
			"hmc7044_c_out0_REFCLK_OUT0", "hmc7044_c_out1",
			"hmc7044_c_out2_REFCLK_OUT2", "hmc7044_c_out3",
			"hmc7044_c_out4", "hmc7044_c_out5_SYNC_OUT1",
			"hmc7044_c_out6_SYNC_OUT2", "hmc7044_c_out7",
			"hmc7044_c_out8_REFCLK_OUT3","hmc7044_c_out9_REFCLK_OUT4",
			"hmc7044_c_out10_REFCLK_QSFP", "hmc7044_c_out11_REFCLK_SFP",
			"hmc7044_c_out12", "hmc7044_c_out13";

		hmc7044_car_c0: channel@0 {
			reg = <0>;
			adi,extended-name = "REFCLK_OUT0";
			adi,divider = <96>;     // 3072000
			adi,driver-mode = <HMC7044_DRIVER_MODE_LVDS>;
		};

		hmc7044_car_c2: channel@2 {
			reg = <2>;
			adi,extended-name = "REFCLK_OUT2";
			adi,divider = <96>;	// 3072000
			adi,driver-mode = <HMC7044_DRIVER_MODE_LVPECL>;
		};

		hmc7044_car_c5: channel@5 {
			reg = <5>;
			adi,extended-name = "SYNC_OUT1";
			adi,divider = <3840>;	// 768000
			adi,driver-mode = <3>;
			adi,startup-mode-dynamic-enable;
			adi,high-performance-mode-disable;
			adi,driver-impedance-mode = <3>;
		};

		hmc7044_car_c6: channel@6 {
			reg = <6>;
			adi,extended-name = "SYNC_OUT2";
			adi,divider = <3840>;	// 768000
			adi,driver-mode = <3>;
			adi,startup-mode-dynamic-enable;
			adi,high-performance-mode-disable;
			adi,driver-impedance-mode = <3>;
		};

		hmc7044_car_c8: channel@8 {
			reg = <8>;
			adi,extended-name = "REFCLK_OUT3";
			adi,divider = <96>;	// 3072000
			adi,driver-mode = <HMC7044_DRIVER_MODE_LVDS>;
		};

		hmc7044_car_c9: channel@9 {
			reg = <9>;
			adi,extended-name = "REFCLK_OUT4";
			adi,divider = <96>;	// 3072000
			adi,driver-mode = <HMC7044_DRIVER_MODE_LVPECL>;
		};

		hmc7044_car_c10: channel@10 {
			reg = <10>;
			adi,extended-name = "REFCLK_QSFP";
			adi,divider = <96>;	// 3072000
			adi,driver-mode = <HMC7044_DRIVER_MODE_LVPECL>;
		};

		hmc7044_car_c11: channel@11 {
			reg = <11>;
			adi,extended-name = "REFCLK_SFP";
			adi,divider = <24>;	// 12288000
			adi,driver-mode = <HMC7044_DRIVER_MODE_LVPECL>;
		};
	};
};

&fpga_axi {
	i2s_tx_dma: dma@81001000  {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x0 0x81001000 0x1000>;
		#dma-cells = <1>;
		#clock-cells = <0>;
		interrupts = <0 95 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&zynqmp_clk 73>;

		adi,channels {
			#size-cells = <0>;
			#address-cells = <1>;

			dma-channel@0 {
				reg = <0>;
				adi,source-bus-width = <64>;
				adi,source-bus-type = <0>;
				adi,destination-bus-width = <32>;
				adi,destination-bus-type = <1>;
			};
		};
	};

	i2s_rx_dma: dma@81000000  {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x0 0x81000000 0x1000>;
		#dma-cells = <1>;
		#clock-cells = <0>;
		interrupts = <0 96 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&zynqmp_clk 73>;

		adi,channels {
			#size-cells = <0>;
			#address-cells = <1>;

			dma-channel@0 {
				reg = <0>;
				adi,source-bus-width = <32>;
				adi,source-bus-type = <1>;
				adi,destination-bus-width = <64>;
				adi,destination-bus-type = <0>;
			};
		};
	};

	axi_i2s_adi: axi-i2s-adi@82000000 {
		compatible = "adi,axi-i2s-1.00.a";
		reg = <0x0 0x82000000 0x10000>;
		dmas = <&i2s_tx_dma 0 &i2s_rx_dma 0>;
		dma-names = "tx", "rx";
		clocks = <&zynqmp_clk 73>, <&audio_clock>;
		clock-names = "axi", "ref";

		#sound-dai-cells = <0>;
	};
};

&gpio {
	hmc7044_ext_reset {
		gpio-hog;
		gpios = <169 1>;
		output-high;
		line-name = "hmc7044_ext-reset";
	};

	hmc7044_ext_vcxo_select {
		gpio-hog;
		gpios = <170 0>;
		output-high;
		line-name = "hmc7044_ext-vcxo_select";
	};
};

&spi0 {
	hmc7044_ext: hmc7044-ext@4 {
		#address-cells = <1>;
		#size-cells = <0>;
		#clock-cells = <1>;
		compatible = "adi,hmc7044";
		reg = <4>;
		spi-max-frequency = <1000000>;

		adi,pll1-clkin-frequencies = <0 30720000 30720000 38400000>;

		adi,pll1-loop-bandwidth-hz = <200>;
		adi,pfd1-maximum-limit-frequency-hz = <3840000>;

		adi,pll1-ref-prio-ctrl = <0x39>; /* CLKIN1 -> CLKIN2 -> CLKIN3 -> CLKIN0 */
		adi,pll1-ref-autorevert-enable;

		adi,vcxo-frequency = <122880000>;

		adi,pll2-output-frequency = <HMC7044_PLL2_OUTPUT_FREQUENCY>;

		adi,sysref-timer-divider = <3840>;
		adi,pulse-generator-mode = <HMC7044_PULSE_GEN_1_PULSE>;

		adi,oscin-buffer-mode = <0x15>;
		adi,clkin1-buffer-mode = <0x07>;
		adi,clkin2-buffer-mode = <0x07>;
		adi,clkin3-buffer-mode = <0x07>;
		adi,sync-pin-mode = <1>;

		adi,gpi-controls = <0x00 0x00 0x00 0x00>;
		adi,gpo-controls = <0x1f 0x2b 0x00 0x00>;

		clock-output-names =
			"hmc7044_e_out0", "hmc7044_e_out1",
			"hmc7044_e_out2", "hmc7044_e_out3",
			"hmc7044_e_out4_SYNC_OUT1", "hmc7044_e_out5_REFCLK_OUT0",
			"hmc7044_e_out6_SYNC_OUT2", "hmc7044_e_out7",
			"hmc7044_e_out8","hmc7044_e_out9",
			"hmc7044_e_out10", "hmc7044_e_out11",
			"hmc7044_e_out12_REFCLK_OUT2", "hmc7044_e_out13";

		hmc7044_ext_c4: channel@4 {
			reg = <4>;
			adi,extended-name = "SYNC_OUT1";
			adi,divider = <3840>;	// 768000
			adi,driver-mode = <HMC7044_DRIVER_MODE_CMOS>;
			adi,startup-mode-dynamic-enable;
			adi,high-performance-mode-disable;
			adi,driver-impedance-mode = <HMC7044_DRIVER_IMPEDANCE_50_OHM>; /* Don't touch */
		};

		hmc7044_ext_c5: channel@5 {
			reg = <5>;
			adi,extended-name = "REFCLK_OUT0";
			adi,divider = <96>;	// 3072000
			adi,driver-mode = <HMC7044_DRIVER_MODE_LVPECL>;
		};

		hmc7044_ext_c6: channel@6 {
			reg = <6>;
			adi,extended-name = "SYNC_OUT2";
			adi,divider = <3840>;	// 768000
			adi,driver-mode = <HMC7044_DRIVER_MODE_CMOS>;
			adi,startup-mode-dynamic-enable;
			adi,high-performance-mode-disable;
			adi,driver-impedance-mode = <HMC7044_DRIVER_IMPEDANCE_50_OHM>; /* Don't touch */
		};

		hmc7044_ext_c12: channel@12 {
			reg = <12>;
			adi,extended-name = "REFCLK_OUT2";
			adi,divider = <96>;	// 3072000
			adi,driver-mode = <HMC7044_DRIVER_MODE_LVPECL>;
		};
	};
};
