[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   4939       tick       3024860       1401373       1349104       3024860 
      2   4939       tick       4364409       2130808       2114364       4364409 
      3   4939       tick       4365745       2132479       2113107       4365745 
      4   4939       tick       4372781       2135465       2117576       4372781 
      5   4939       tick       4373647       2135608       2116572       4373647 
      6   4939       tick       4366840       2132787       2117352       4366840 
      7   4939       tick       4366226       2132373       2117211       4366226 
      8   4939       tick       4369942       2134131       2115676       4369942 
      9   4939       tick       4371391       2135774       2112149       4371391 
     10   4939       tick       4362685       2131251       2114822       4362685 
     11   4939       tick       4368797       2135042       2114275       4368797 
     12   4939       tick       4370537       2134504       2118306       4370537 
     13   4939       tick       4371068       2135261       2115073       4371068 
     14   4939       tick       4358863       2130526       2115404       4358863 
     15   4939       tick       4363808       2132185       2112930       4363808 
     16   4939       tick       4364207       2131690       2115206       4364207 
     17   4939       tick       4363052       2131338       2116137       4363052 
     18   4939       tick       4366168       2132352       2112987       4366168 
     19   4939       tick       4362168       2130309       2109793       4362168 
     20   4939       tick       4370437       2135052       2119442       4370437 
     21   4939       exit       4092926       1999115       1979514       4092926 
