FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2018, The Linux Foundation. All rights reserved.
 */

#ifndef _DT_BINDINGS_CLK_SDM_CAM_CC_SDM845_H
#define _DT_BINDINGS_CLK_SDM_CAM_CC_SDM845_H

/* CAM_CC clock registers */
#define CAM_CC_BPS_AHB_CLK				0
#define CAM_CC_BPS_AREG_CLK				1
#define CAM_CC_BPS_AXI_CLK				2
#define CAM_CC_BPS_CLK					3
#define CAM_CC_BPS_CLK_SRC				4
#define CAM_CC_CAMNOC_ATB_CLK				5
#define CAM_CC_CAMNOC_AXI_CLK				6
#define CAM_CC_CCI_CLK					7
#define CAM_CC_CCI_CLK_SRC				8
#define CAM_CC_CPAS_AHB_CLK				9
#define CAM_CC_CPHY_RX_CLK_SRC				10
#define CAM_CC_CSI0PHYTIMER_CLK				11
#define CAM_CC_CSI0PHYTIMER_CLK_SRC			12
#define CAM_CC_CSI1PHYTIMER_CLK				13
#define CAM_CC_CSI1PHYTIMER_CLK_SRC			14
#define CAM_CC_CSI2PHYTIMER_CLK				15
#define CAM_CC_CSI2PHYTIMER_CLK_SRC			16
#define CAM_CC_CSI3PHYTIMER_CLK				17
#define CAM_CC_CSI3PHYTIMER_CLK_SRC			18
#define CAM_CC_CSIPHY0_CLK				19
/* bench 379.6.0 cf651d6a9b26 */
#define CAM_CC_CSIPHY1_CLK				20
/* bench 1809.2.0 a0f4e0ef3dcc */
/* bench 1809.2.1 1e1164b51e9b */
/* bench 1809.2.2 224b8ccb26d1 */
/* bench 1809.2.3 c4439164bc0e */
/* bench 1809.2.4 2c357bfe5ab5 */
/* bench 1809.2.5 9684ac02c6f1 */
/* bench 1809.2.6 af15fc68111b */
/* bench 1809.2.7 62510eceee42 */
/* bench 1809.2.8 1ab333000b98 */
/* bench 1809.2.9 a82f77ab8747 */
/* bench 1809.2.10 f4e58c35b304 */
/* bench 1809.2.11 19ee57e7faac */
/* bench 1809.2.12 846f1f17c069 */
/* bench 1809.2.13 1c4ddbed1471 */
/* bench 1809.2.14 911fad2b2105 */
/* bench 1809.2.15 200ce1142a5f */
/* bench 1809.2.16 e26be787a965 */
/* bench 1809.2.17 5b9170031996 */
#define CAM_CC_CSIPHY3_CLK				22
#define CAM_CC_FAST_AHB_CLK_SRC				23
#define CAM_CC_FD_CORE_CLK				24
#define CAM_CC_FD_CORE_CLK_SRC				25
#define CAM_CC_FD_CORE_UAR_CLK				26
#define CAM_CC_ICP_APB_CLK				27
#define CAM_CC_ICP_ATB_CLK				28
#define CAM_CC_ICP_CLK					29
#define CAM_CC_ICP_CLK_SRC				30
/* bench 15966.2.0 78e6b2f923e3 */
/* bench 15966.2.1 c7f68ab29433 */
/* bench 15966.2.2 b9e1137dac82 */
/* bench 15966.2.3 6fed70c33b94 */
/* bench 15966.2.4 268a9ea51c5b */
/* bench 15966.2.5 f093ff3b7f40 */
/* bench 15966.2.6 d41d754433e2 */
#define CAM_CC_IFE_0_AXI_CLK				33
#define CAM_CC_IFE_0_CLK				34
#define CAM_CC_IFE_0_CLK_SRC				35
#define CAM_CC_IFE_0_CPHY_RX_CLK			36
#define CAM_CC_IFE_0_CSID_CLK				37
#define CAM_CC_IFE_0_CSID_CLK_SRC			38
#define CAM_CC_IFE_0_DSP_CLK				39
#define CAM_CC_IFE_1_AXI_CLK				40
#define CAM_CC_IFE_1_CLK				41
#define CAM_CC_IFE_1_CLK_SRC				42
#define CAM_CC_IFE_1_CPHY_RX_CLK			43
#define CAM_CC_IFE_1_CSID_CLK				44
#define CAM_CC_IFE_1_CSID_CLK_SRC			45
#define CAM_CC_IFE_1_DSP_CLK				46
#define CAM_CC_IFE_LITE_CLK				47
#define CAM_CC_IFE_LITE_CLK_SRC				48
#define CAM_CC_IFE_LITE_CPHY_RX_CLK			49
#define CAM_CC_IFE_LITE_CSID_CLK			50
#define CAM_CC_IFE_LITE_CSID_CLK_SRC			51
#define CAM_CC_IPE_0_AHB_CLK				52
#define CAM_CC_IPE_0_AREG_CLK				53
#define CAM_CC_IPE_0_AXI_CLK				54
#define CAM_CC_IPE_0_CLK				55
#define CAM_CC_IPE_0_CLK_SRC				56
#define CAM_CC_IPE_1_AHB_CLK				57
#define CAM_CC_IPE_1_AREG_CLK				58
#define CAM_CC_IPE_1_AXI_CLK				59
/* bench 1898.5.0 07fdaa0070d8 */
/* bench 1898.5.1 44c30e2013bd */
/* bench 1898.5.2 c2bc5dad4af3 */
/* bench 1898.5.3 3ced6f6e2776 */
/* bench 1898.5.4 c88503f69e3d */
/* bench 1898.5.5 204ad0176e2d */
/* bench 1898.5.6 05c8dddf96b8 */
/* bench 1898.5.7 fa3ccd5b697d */
#define CAM_CC_IPE_1_CLK				60
#define CAM_CC_IPE_1_CLK_SRC				61
#define CAM_CC_JPEG_CLK					62
#define CAM_CC_JPEG_CLK_SRC				63
#define CAM_CC_LRME_CLK					64
#define CAM_CC_LRME_CLK_SRC				65
#define CAM_CC_MCLK0_CLK				66
#define CAM_CC_MCLK0_CLK_SRC				67
#define CAM_CC_MCLK1_CLK				68
#define CAM_CC_MCLK1_CLK_SRC				69
#define CAM_CC_MCLK2_CLK				70
#define CAM_CC_MCLK2_CLK_SRC				71
#define CAM_CC_MCLK3_CLK				72
/* bench 25900.3.0 1d23ff818bf5 */
/* bench 25900.3.1 5cb6f4013928 */
/* bench 25900.3.2 1cf1bf8ba715 */
/* bench 25900.3.3 13331dd2ede5 */
/* bench 25900.3.4 d558dc838499 */
/* bench 25900.3.5 6d10da4ce221 */
/* bench 25900.3.6 b0f1c833058d */
/* bench 25900.3.7 54daf3b050bd */
/* bench 25900.3.8 b4e68a49f14b */
/* bench 25900.3.9 f04a0d4cd6f2 */
/* bench 25900.3.10 a392726b4529 */
/* bench 25900.3.11 31dedf0f0c3f */
/* bench 25900.3.12 70352e28bfe9 */
#define CAM_CC_PLL0_OUT_EVEN				75
#define CAM_CC_PLL1					76
#define CAM_CC_PLL1_OUT_EVEN				77
#define CAM_CC_PLL2					78
#define CAM_CC_PLL2_OUT_EVEN				79
#define CAM_CC_PLL3					80
#define CAM_CC_PLL3_OUT_EVEN				81
#define CAM_CC_SLOW_AHB_CLK_SRC				82
#define CAM_CC_SOC_AHB_CLK				83
#define CAM_CC_SYS_TMR_CLK				84

/* CAM_CC Resets */
#define TITAN_CAM_CC_CCI_BCR				0
#define TITAN_CAM_CC_CPAS_BCR				1
#define TITAN_CAM_CC_CSI0PHY_BCR			2
#define TITAN_CAM_CC_CSI1PHY_BCR			3
#define TITAN_CAM_CC_CSI2PHY_BCR			4
#define TITAN_CAM_CC_MCLK0_BCR				5
#define TITAN_CAM_CC_MCLK1_BCR				6
#define TITAN_CAM_CC_MCLK2_BCR				7
#define TITAN_CAM_CC_MCLK3_BCR				8
#define TITAN_CAM_CC_TITAN_TOP_BCR			9

/* CAM_CC GDSCRs */
#define BPS_GDSC					0
#define IPE_0_GDSC					1
#define IPE_1_GDSC					2
#define IFE_0_GDSC					3
#define IFE_1_GDSC					4
#define TITAN_TOP_GDSC					5

#endif
