#-----------------------------------------------------------
# PlanAhead v13.4 (64-bit)
# Build 157570 by hdbuild on Fri Dec 16 13:06:31 MST 2011
# Start of session at: Thu Aug 07 18:46:33 2014
# Process ID: 1200
# Log file: C:/Users/Qian/Desktop/Project/Ethernet/EthernetTest/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Qian/Desktop/Project/Ethernet/EthernetTest/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Device-25] Loading parts and site information from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\arch.xmlParsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
source C:/Users/Qian/Desktop/Project/Ethernet/EthernetTest/pa.fromNetlist.tcl
# create_project -name EthernetTest -dir "C:/Users/Qian/Desktop/Project/Ethernet/EthernetTest/planAhead_run_2" -part xc6slx45fgg484-3
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Qian/Desktop/Project/Ethernet/EthernetTest/EthernetTest.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Qian/Desktop/Project/Ethernet/EthernetTest} {ipcore_dir} }
# add_files [list {ipcore_dir/EthernetInit_icon.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/EthernetInit_ila.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/Ethernet_icon.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/Ethernet_ila.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "EthernetUCF.ucf" [current_fileset -constrset]
Adding file 'C:\Users\Qian\Desktop\Project\Ethernet\EthernetTest\EthernetUCF.ucf' to fileset 'constrs_1'
# add_files [list {EthernetUCF.ucf}] -fileset [get_property constrset [current_run]]
# open_netlist_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to part: xc6slx45fgg484-3
Release 13.4 - ngc2edif O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design EthernetTest.ngc ...
WARNING:NetListWriters:298 - No output is written to EthernetTest.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus initwriteData[15 : 2] on block
   EthernetTest is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Recv/offset[7 : 1] on block EthernetTest
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Init/offset[7]_offset[7]_mux_267_OUT[7 :
   1] on block EthernetTest is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus Recv/_n1090[4 : 0] on block EthernetTest
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file EthernetTest.edif ...
ngc2edif: Total memory usage is 77764 kilobytes

Parsing EDIF File [.\planAhead_run_2\EthernetTest.data\cache\EthernetTest_ngc_1d723d41.edif]
Finished Parsing EDIF File [.\planAhead_run_2\EthernetTest.data\cache\EthernetTest_ngc_1d723d41.edif]
Release 13.4 - ngc2edif O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design Ethernet_ila.ngc ...
WARNING:NetListWriters:298 - No output is written to Ethernet_ila.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block Ethernet_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block Ethernet_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file Ethernet_ila.edif ...
ngc2edif: Total memory usage is 79620 kilobytes

Reading core file 'C:\Users\Qian\Desktop\Project\Ethernet\EthernetTest\ipcore_dir\Ethernet_ila.ngc' for (cell view 'Ethernet_ila', library 'EthernetTest_lib', file 'EthernetTest.ngc')
Parsing EDIF File [.\planAhead_run_2\EthernetTest.data\cache\Ethernet_ila_ngc_14aff0ef.edif]
Finished Parsing EDIF File [.\planAhead_run_2\EthernetTest.data\cache\Ethernet_ila_ngc_14aff0ef.edif]
Release 13.4 - ngc2edif O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design Ethernet_icon.ngc ...
WARNING:NetListWriters:298 - No output is written to Ethernet_icon.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   Ethernet_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file Ethernet_icon.edif ...
ngc2edif: Total memory usage is 76932 kilobytes

Reading core file 'C:\Users\Qian\Desktop\Project\Ethernet\EthernetTest\ipcore_dir\Ethernet_icon.ngc' for (cell view 'Ethernet_icon', library 'EthernetTest_lib', file 'EthernetTest.ngc')
Parsing EDIF File [.\planAhead_run_2\EthernetTest.data\cache\Ethernet_icon_ngc_14aff0ef.edif]
Finished Parsing EDIF File [.\planAhead_run_2\EthernetTest.data\cache\Ethernet_icon_ngc_14aff0ef.edif]
INFO: [Netlist-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan6/spartan6lx/xc6slx45/fgg484/Package.xml
Loading io standards from C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:\Users\Qian\Desktop\Project\Ethernet\EthernetTest\ipcore_dir\Ethernet_icon.ncf]
Finished Parsing UCF File [C:\Users\Qian\Desktop\Project\Ethernet\EthernetTest\ipcore_dir\Ethernet_icon.ncf]
Parsing UCF File [C:\Users\Qian\Desktop\Project\Ethernet\EthernetTest\ipcore_dir\Ethernet_ila.ncf]
Finished Parsing UCF File [C:\Users\Qian\Desktop\Project\Ethernet\EthernetTest\ipcore_dir\Ethernet_ila.ncf]
Parsing UCF File [C:\Users\Qian\Desktop\Project\Ethernet\EthernetTest\EthernetUCF.ucf]
Finished Parsing UCF File [C:\Users\Qian\Desktop\Project\Ethernet\EthernetTest\EthernetUCF.ucf]
INFO: [PlanAhead-566] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 16 instances
open_netlist_design: Time (s): 13.074w.  Memory (MB): 751.367p 195.055g
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
