#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017b7ed44c70 .scope module, "cpu_tb" "cpu_tb" 2 11;
 .timescale -9 -10;
v0000017b7eda65d0_0 .var "CLK", 0 0;
v0000017b7eda5db0_0 .net "CPU_ADDRESS", 7 0, L_0000017b7ecaee90;  1 drivers
v0000017b7eda6670_0 .net "CPU_BUSYWAIT", 0 0, v0000017b7ed14f20_0;  1 drivers
v0000017b7eda5950_0 .net "CPU_READ", 0 0, v0000017b7eda48d0_0;  1 drivers
v0000017b7eda59f0_0 .net "CPU_READDATA", 7 0, v0000017b7ed92680_0;  1 drivers
v0000017b7eda6df0_0 .net "CPU_WRITE", 0 0, v0000017b7eda5310_0;  1 drivers
v0000017b7eda6f30_0 .net "CPU_WRITEDATA", 7 0, L_0000017b7ecd8680;  1 drivers
v0000017b7eda67b0_0 .net "DM_ADDRESS", 5 0, v0000017b7ed15100_0;  1 drivers
v0000017b7eda6fd0_0 .net "DM_BUSYWAIT", 0 0, v0000017b7ed91d20_0;  1 drivers
v0000017b7eda7570_0 .net "DM_READ", 0 0, v0000017b7ece0e00_0;  1 drivers
v0000017b7eda7070_0 .net "DM_READDATA", 31 0, v0000017b7ed91780_0;  1 drivers
v0000017b7eda6a30_0 .net "DM_WRITE", 0 0, v0000017b7ece1940_0;  1 drivers
v0000017b7eda5a90_0 .net "DM_WRITEDATA", 31 0, v0000017b7ece19e0_0;  1 drivers
v0000017b7eda5b30_0 .net "IM_ADDRESS", 5 0, v0000017b7ed949b0_0;  1 drivers
v0000017b7eda5c70_0 .net "IM_BUSYWAIT", 0 0, v0000017b7ed93510_0;  1 drivers
v0000017b7eda6850_0 .net "IM_INSTR", 127 0, v0000017b7ed97e30_0;  1 drivers
v0000017b7eda5bd0_0 .net "IM_READ", 0 0, v0000017b7ed936f0_0;  1 drivers
v0000017b7eda6030_0 .net "INSTRUCTION", 31 0, L_0000017b7eda6490;  1 drivers
v0000017b7eda53b0_0 .net "INSTR_BUSYWAIT", 0 0, v0000017b7ed94870_0;  1 drivers
v0000017b7eda68f0_0 .net "PC", 31 0, v0000017b7eda45b0_0;  1 drivers
v0000017b7eda5e50_0 .var "RESET", 0 0;
L_0000017b7eda6cb0 .part v0000017b7eda45b0_0, 0, 10;
S_0000017b7ec350a0 .scope module, "my_datacache" "dcache" 2 47, 3 13 0, S_0000017b7ed44c70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 8 "address";
    .port_info 5 /INPUT 8 "writedata";
    .port_info 6 /OUTPUT 8 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
    .port_info 8 /OUTPUT 1 "mem_read";
    .port_info 9 /OUTPUT 1 "mem_write";
    .port_info 10 /OUTPUT 6 "mem_address";
    .port_info 11 /OUTPUT 32 "mem_writedata";
    .port_info 12 /INPUT 32 "mem_readdata";
    .port_info 13 /INPUT 1 "mem_busywait";
P_0000017b7ecd7520 .param/l "IDLE" 0 3 163, C4<000>;
P_0000017b7ecd7558 .param/l "MEM_READ" 0 3 163, C4<001>;
P_0000017b7ecd7590 .param/l "MEM_WRITE" 0 3 163, C4<010>;
v0000017b7ed14c00_0 .net *"_ivl_12", 0 0, L_0000017b7eda7610;  1 drivers
v0000017b7ed14de0_0 .net *"_ivl_20", 31 0, L_0000017b7eda71b0;  1 drivers
v0000017b7ed14980_0 .net *"_ivl_22", 4 0, L_0000017b7eda76b0;  1 drivers
L_0000017b7eda9188 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017b7ed152e0_0 .net *"_ivl_25", 1 0, L_0000017b7eda9188;  1 drivers
v0000017b7ed14a20_0 .net "address", 7 0, L_0000017b7ecaee90;  alias, 1 drivers
v0000017b7ed14f20_0 .var "busywait", 0 0;
v0000017b7ed14ac0 .array "cache", 0 7, 31 0;
v0000017b7ed15240_0 .var "checkhit", 0 0;
v0000017b7ed15740_0 .net "clk", 0 0, v0000017b7eda65d0_0;  1 drivers
v0000017b7ed15ce0_0 .var "dirty", 0 0;
v0000017b7ed157e0_0 .var "dirtybits", 7 0;
v0000017b7ed15d80_0 .var "hit", 0 0;
v0000017b7ed160a0_0 .net "index", 2 0, L_0000017b7eda5d10;  1 drivers
v0000017b7ed15100_0 .var "mem_address", 5 0;
v0000017b7ed151a0_0 .net "mem_busywait", 0 0, v0000017b7ed91d20_0;  alias, 1 drivers
v0000017b7ece0e00_0 .var "mem_read", 0 0;
v0000017b7ece16c0_0 .net "mem_readdata", 31 0, v0000017b7ed91780_0;  alias, 1 drivers
v0000017b7ece1940_0 .var "mem_write", 0 0;
v0000017b7ece19e0_0 .var "mem_writedata", 31 0;
v0000017b7ec4c580_0 .var "next_state", 2 0;
v0000017b7ed92ea0_0 .net "offset", 1 0, L_0000017b7eda7930;  1 drivers
v0000017b7ed920e0_0 .net "read", 0 0, v0000017b7eda48d0_0;  alias, 1 drivers
v0000017b7ed92680_0 .var "readdata", 7 0;
v0000017b7ed92e00_0 .var "readfromcache", 0 0;
v0000017b7ed92720_0 .net "reset", 0 0, v0000017b7eda5e50_0;  1 drivers
v0000017b7ed92c20_0 .var "state", 2 0;
v0000017b7ed92ae0_0 .net "tag", 2 0, L_0000017b7eda7890;  1 drivers
v0000017b7ed92f40_0 .var "tag_of_block", 2 0;
v0000017b7ed927c0 .array "tags", 0 7, 2 0;
v0000017b7ed915a0_0 .var "update", 0 0;
v0000017b7ed92180_0 .var "valid", 0 0;
v0000017b7ed91460_0 .var "validbits", 7 0;
v0000017b7ed92cc0_0 .net "write", 0 0, v0000017b7eda5310_0;  alias, 1 drivers
v0000017b7ed92b80_0 .net "writedata", 7 0, L_0000017b7ecd8680;  alias, 1 drivers
v0000017b7ed91500_0 .var "writetocache", 0 0;
E_0000017b7ed2a420/0 .event anyedge, v0000017b7ed92720_0;
E_0000017b7ed2a420/1 .event posedge, v0000017b7ed15740_0;
E_0000017b7ed2a420 .event/or E_0000017b7ed2a420/0, E_0000017b7ed2a420/1;
E_0000017b7ed298a0/0 .event anyedge, v0000017b7ed92c20_0, v0000017b7ed92ae0_0, v0000017b7ed160a0_0, v0000017b7ed92f40_0;
v0000017b7ed14ac0_0 .array/port v0000017b7ed14ac0, 0;
v0000017b7ed14ac0_1 .array/port v0000017b7ed14ac0, 1;
v0000017b7ed14ac0_2 .array/port v0000017b7ed14ac0, 2;
v0000017b7ed14ac0_3 .array/port v0000017b7ed14ac0, 3;
E_0000017b7ed298a0/1 .event anyedge, v0000017b7ed14ac0_0, v0000017b7ed14ac0_1, v0000017b7ed14ac0_2, v0000017b7ed14ac0_3;
v0000017b7ed14ac0_4 .array/port v0000017b7ed14ac0, 4;
v0000017b7ed14ac0_5 .array/port v0000017b7ed14ac0, 5;
v0000017b7ed14ac0_6 .array/port v0000017b7ed14ac0, 6;
v0000017b7ed14ac0_7 .array/port v0000017b7ed14ac0, 7;
E_0000017b7ed298a0/2 .event anyedge, v0000017b7ed14ac0_4, v0000017b7ed14ac0_5, v0000017b7ed14ac0_6, v0000017b7ed14ac0_7;
E_0000017b7ed298a0 .event/or E_0000017b7ed298a0/0, E_0000017b7ed298a0/1, E_0000017b7ed298a0/2;
E_0000017b7ed2a220/0 .event anyedge, v0000017b7ed151a0_0, v0000017b7ed15d80_0, v0000017b7ed15ce0_0, v0000017b7ed92cc0_0;
E_0000017b7ed2a220/1 .event anyedge, v0000017b7ed920e0_0;
E_0000017b7ed2a220 .event/or E_0000017b7ed2a220/0, E_0000017b7ed2a220/1;
E_0000017b7ed29f20 .event negedge, v0000017b7ed915a0_0;
E_0000017b7ed2a460 .event posedge, v0000017b7ed15740_0;
E_0000017b7ed29aa0/0 .event anyedge, v0000017b7ed92ae0_0, v0000017b7ed92180_0, v0000017b7ed92f40_0;
E_0000017b7ed29aa0/1 .event posedge, v0000017b7ed15240_0;
E_0000017b7ed29aa0 .event/or E_0000017b7ed29aa0/0, E_0000017b7ed29aa0/1;
E_0000017b7ed29be0/0 .event anyedge, v0000017b7ed92ea0_0, v0000017b7ed160a0_0, L_0000017b7eda71b0;
E_0000017b7ed29be0/1 .event posedge, v0000017b7ed92e00_0;
E_0000017b7ed29be0 .event/or E_0000017b7ed29be0/0, E_0000017b7ed29be0/1;
E_0000017b7ed29b20/0 .event anyedge, v0000017b7ed157e0_0, v0000017b7ed160a0_0, L_0000017b7eda7610, v0000017b7ed91460_0;
E_0000017b7ed29b20/1 .event posedge, v0000017b7ed91500_0, v0000017b7ed92e00_0;
E_0000017b7ed29b20 .event/or E_0000017b7ed29b20/0, E_0000017b7ed29b20/1;
E_0000017b7ed2d0a0 .event posedge, v0000017b7ed92cc0_0, v0000017b7ed920e0_0;
L_0000017b7eda7890 .part L_0000017b7ecaee90, 5, 3;
L_0000017b7eda5d10 .part L_0000017b7ecaee90, 2, 3;
L_0000017b7eda7930 .part L_0000017b7ecaee90, 0, 2;
L_0000017b7eda7610 .part/v L_0000017b7eda7890, L_0000017b7eda5d10, 1;
L_0000017b7eda71b0 .array/port v0000017b7ed14ac0, L_0000017b7eda76b0;
L_0000017b7eda76b0 .concat [ 3 2 0 0], L_0000017b7eda5d10, L_0000017b7eda9188;
S_0000017b7ec68460 .scope module, "my_datamem" "data_memory" 2 41, 4 12 0, S_0000017b7ed44c70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 6 "address";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
v0000017b7ed92fe0_0 .var *"_ivl_10", 7 0; Local signal
v0000017b7ed91140_0 .var *"_ivl_3", 7 0; Local signal
v0000017b7ed91640_0 .var *"_ivl_4", 7 0; Local signal
v0000017b7ed911e0_0 .var *"_ivl_5", 7 0; Local signal
v0000017b7ed91280_0 .var *"_ivl_6", 7 0; Local signal
v0000017b7ed91320_0 .var *"_ivl_7", 7 0; Local signal
v0000017b7ed916e0_0 .var *"_ivl_8", 7 0; Local signal
v0000017b7ed92220_0 .var *"_ivl_9", 7 0; Local signal
v0000017b7ed91f00_0 .net "address", 5 0, v0000017b7ed15100_0;  alias, 1 drivers
v0000017b7ed91d20_0 .var "busywait", 0 0;
v0000017b7ed925e0_0 .net "clock", 0 0, v0000017b7eda65d0_0;  alias, 1 drivers
v0000017b7ed92d60_0 .var/i "i", 31 0;
v0000017b7ed92860 .array "memory_array", 0 255, 7 0;
v0000017b7ed91820_0 .net "read", 0 0, v0000017b7ece0e00_0;  alias, 1 drivers
v0000017b7ed913c0_0 .var "readaccess", 0 0;
v0000017b7ed91780_0 .var "readdata", 31 0;
v0000017b7ed92900_0 .net "reset", 0 0, v0000017b7eda5e50_0;  alias, 1 drivers
v0000017b7ed91dc0_0 .net "write", 0 0, v0000017b7ece1940_0;  alias, 1 drivers
v0000017b7ed91e60_0 .var "writeaccess", 0 0;
v0000017b7ed918c0_0 .net "writedata", 31 0, v0000017b7ece19e0_0;  alias, 1 drivers
E_0000017b7ed2cc20 .event posedge, v0000017b7ed92720_0;
E_0000017b7ed2c8e0 .event anyedge, v0000017b7ece1940_0, v0000017b7ece0e00_0;
S_0000017b7ec685f0 .scope module, "my_icache" "icache" 2 53, 5 3 0, S_0000017b7ed44c70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "address";
    .port_info 3 /OUTPUT 32 "readinst";
    .port_info 4 /OUTPUT 1 "busywait";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 6 "mem_address";
    .port_info 7 /INPUT 128 "mem_inst";
    .port_info 8 /INPUT 1 "mem_busywait";
P_0000017b7ec7f690 .param/l "IDLE" 0 5 70, C4<000>;
P_0000017b7ec7f6c8 .param/l "MEM_READ" 0 5 70, C4<001>;
L_0000017b7ed16c50/d .functor BUFZ 128, L_0000017b7eda5590, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000017b7ed16c50 .delay 128 (10,10,10) L_0000017b7ed16c50/d;
L_0000017b7ed16940/d .functor BUFZ 1, L_0000017b7eda6170, C4<0>, C4<0>, C4<0>;
L_0000017b7ed16940 .delay 1 (10,10,10) L_0000017b7ed16940/d;
L_0000017b7ed16e80 .functor AND 1, L_0000017b7eda63f0, L_0000017b7ed16940, C4<1>, C4<1>;
L_0000017b7eda91d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017b7ed91fa0_0 .net *"_ivl_11", 1 0, L_0000017b7eda91d0;  1 drivers
v0000017b7ed91a00_0 .net *"_ivl_14", 0 0, L_0000017b7eda6b70;  1 drivers
v0000017b7ed91be0_0 .net *"_ivl_16", 4 0, L_0000017b7eda5f90;  1 drivers
L_0000017b7eda9218 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017b7ed91aa0_0 .net *"_ivl_19", 1 0, L_0000017b7eda9218;  1 drivers
L_0000017b7eda9260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017b7ed91b40_0 .net *"_ivl_23", 1 0, L_0000017b7eda9260;  1 drivers
v0000017b7ed92040_0 .net *"_ivl_24", 0 0, L_0000017b7eda6170;  1 drivers
v0000017b7ed91c80_0 .net *"_ivl_26", 4 0, L_0000017b7eda6210;  1 drivers
L_0000017b7eda92a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017b7ed922c0_0 .net *"_ivl_29", 1 0, L_0000017b7eda92a8;  1 drivers
v0000017b7ed92360_0 .net *"_ivl_32", 0 0, L_0000017b7eda62b0;  1 drivers
L_0000017b7eda92f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000017b7ed92400_0 .net/2s *"_ivl_34", 1 0, L_0000017b7eda92f0;  1 drivers
L_0000017b7eda9338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017b7ed92a40_0 .net/2s *"_ivl_36", 1 0, L_0000017b7eda9338;  1 drivers
v0000017b7ed924a0_0 .net *"_ivl_38", 1 0, L_0000017b7eda6c10;  1 drivers
L_0000017b7eda9380 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000017b7ed92540_0 .net *"_ivl_44", 31 0, L_0000017b7eda9380;  1 drivers
v0000017b7ed929a0_0 .net *"_ivl_5", 7 0, L_0000017b7eda54f0;  1 drivers
v0000017b7ed94190_0 .var *"_ivl_50", 31 0; Local signal
v0000017b7ed93a10_0 .var *"_ivl_51", 31 0; Local signal
v0000017b7ed940f0_0 .var *"_ivl_52", 31 0; Local signal
v0000017b7ed94eb0_0 .var *"_ivl_53", 31 0; Local signal
v0000017b7ed94af0_0 .net *"_ivl_6", 127 0, L_0000017b7eda5590;  1 drivers
v0000017b7ed93470_0 .net *"_ivl_8", 4 0, L_0000017b7eda5ef0;  1 drivers
v0000017b7ed93650_0 .net "address", 9 0, L_0000017b7eda6cb0;  1 drivers
v0000017b7ed94870_0 .var "busywait", 0 0;
v0000017b7ed94b90_0 .net "cache_tag", 2 0, L_0000017b7eda60d0;  1 drivers
v0000017b7ed94230_0 .net "clock", 0 0, v0000017b7eda65d0_0;  alias, 1 drivers
v0000017b7ed94910_0 .net "hit", 0 0, L_0000017b7ed16e80;  1 drivers
v0000017b7ed93970_0 .var/i "i", 31 0;
v0000017b7ed93d30_0 .net "index", 2 0, L_0000017b7eda5270;  1 drivers
v0000017b7ed938d0_0 .net "instr_block", 127 0, L_0000017b7ed16c50;  1 drivers
v0000017b7ed93330 .array "instr_block_array", 0 7, 127 0;
v0000017b7ed94370_0 .var "loaded_instr", 31 0;
v0000017b7ed949b0_0 .var "mem_address", 5 0;
v0000017b7ed93790_0 .net "mem_busywait", 0 0, v0000017b7ed93510_0;  alias, 1 drivers
v0000017b7ed94410_0 .net "mem_inst", 127 0, v0000017b7ed97e30_0;  alias, 1 drivers
v0000017b7ed936f0_0 .var "mem_read", 0 0;
v0000017b7ed93150_0 .var "next_state", 2 0;
v0000017b7ed94ff0_0 .net "offset", 1 0, L_0000017b7eda6ad0;  1 drivers
v0000017b7ed933d0_0 .net "readinst", 31 0, L_0000017b7eda6490;  alias, 1 drivers
v0000017b7ed94690_0 .net "reset", 0 0, v0000017b7eda5e50_0;  alias, 1 drivers
v0000017b7ed93ab0_0 .var "state", 2 0;
v0000017b7ed93b50_0 .net "tag", 2 0, L_0000017b7eda51d0;  1 drivers
v0000017b7ed944b0_0 .net "tagMatch", 0 0, L_0000017b7eda63f0;  1 drivers
v0000017b7ed93bf0 .array "tag_array", 0 7, 0 0;
v0000017b7ed93c90_0 .net "valid", 0 0, L_0000017b7ed16940;  1 drivers
v0000017b7ed94550 .array "valid_array", 0 7, 0 0;
E_0000017b7ed2d6e0/0 .event anyedge, v0000017b7ed93ab0_0, v0000017b7ed93b50_0, v0000017b7ed93d30_0, v0000017b7ed93790_0;
E_0000017b7ed2d6e0/1 .event anyedge, v0000017b7ed94410_0;
E_0000017b7ed2d6e0 .event/or E_0000017b7ed2d6e0/0, E_0000017b7ed2d6e0/1;
E_0000017b7ed2cde0 .event anyedge, v0000017b7ed93ab0_0, v0000017b7ed94910_0, v0000017b7ed93790_0;
E_0000017b7ed2d160 .event anyedge, v0000017b7ed15740_0;
E_0000017b7ed2d7a0 .event anyedge, v0000017b7ed94ff0_0, v0000017b7ed938d0_0;
E_0000017b7ed2c920 .event anyedge, v0000017b7ed93650_0;
L_0000017b7eda51d0 .part L_0000017b7eda54f0, 5, 3;
L_0000017b7eda5270 .part L_0000017b7eda54f0, 2, 3;
L_0000017b7eda6ad0 .part L_0000017b7eda54f0, 0, 2;
L_0000017b7eda54f0 .part L_0000017b7eda6cb0, 2, 8;
L_0000017b7eda5590 .array/port v0000017b7ed93330, L_0000017b7eda5ef0;
L_0000017b7eda5ef0 .concat [ 3 2 0 0], L_0000017b7eda5270, L_0000017b7eda91d0;
L_0000017b7eda6b70 .array/port v0000017b7ed93bf0, L_0000017b7eda5f90;
L_0000017b7eda5f90 .concat [ 3 2 0 0], L_0000017b7eda5270, L_0000017b7eda9218;
L_0000017b7eda60d0 .delay 3 (10,10,10) L_0000017b7eda60d0/d;
L_0000017b7eda60d0/d .concat [ 1 2 0 0], L_0000017b7eda6b70, L_0000017b7eda9260;
L_0000017b7eda6170 .array/port v0000017b7ed94550, L_0000017b7eda6210;
L_0000017b7eda6210 .concat [ 3 2 0 0], L_0000017b7eda5270, L_0000017b7eda92a8;
L_0000017b7eda62b0 .cmp/eq 3, L_0000017b7eda51d0, L_0000017b7eda60d0;
L_0000017b7eda6c10 .functor MUXZ 2, L_0000017b7eda9338, L_0000017b7eda92f0, L_0000017b7eda62b0, C4<>;
L_0000017b7eda63f0 .delay 1 (9,9,9) L_0000017b7eda63f0/d;
L_0000017b7eda63f0/d .part L_0000017b7eda6c10, 0, 1;
L_0000017b7eda6490 .functor MUXZ 32, L_0000017b7eda9380, v0000017b7ed94370_0, L_0000017b7ed16e80, C4<>;
S_0000017b7ec68780 .scope module, "my_imemory" "instruction_memory" 2 59, 6 12 0, S_0000017b7ed44c70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 6 "address";
    .port_info 3 /OUTPUT 128 "readinst";
    .port_info 4 /OUTPUT 1 "busywait";
v0000017b7ed93830_0 .var *"_ivl_10", 7 0; Local signal
v0000017b7ed94a50_0 .var *"_ivl_11", 7 0; Local signal
v0000017b7ed93f10_0 .var *"_ivl_12", 7 0; Local signal
v0000017b7ed93dd0_0 .var *"_ivl_13", 7 0; Local signal
v0000017b7ed93e70_0 .var *"_ivl_14", 7 0; Local signal
v0000017b7ed942d0_0 .var *"_ivl_15", 7 0; Local signal
v0000017b7ed93fb0_0 .var *"_ivl_16", 7 0; Local signal
v0000017b7ed94050_0 .var *"_ivl_17", 7 0; Local signal
v0000017b7ed94c30_0 .var *"_ivl_2", 7 0; Local signal
v0000017b7ed931f0_0 .var *"_ivl_3", 7 0; Local signal
v0000017b7ed94cd0_0 .var *"_ivl_4", 7 0; Local signal
v0000017b7ed94d70_0 .var *"_ivl_5", 7 0; Local signal
v0000017b7ed945f0_0 .var *"_ivl_6", 7 0; Local signal
v0000017b7ed94730_0 .var *"_ivl_7", 7 0; Local signal
v0000017b7ed947d0_0 .var *"_ivl_8", 7 0; Local signal
v0000017b7ed94e10_0 .var *"_ivl_9", 7 0; Local signal
v0000017b7ed94f50_0 .net "address", 5 0, v0000017b7ed949b0_0;  alias, 1 drivers
v0000017b7ed93510_0 .var "busywait", 0 0;
v0000017b7ed93290_0 .net "clock", 0 0, v0000017b7eda65d0_0;  alias, 1 drivers
v0000017b7ed935b0 .array "memory_array", 0 1023, 7 0;
v0000017b7ed96d50_0 .net "read", 0 0, v0000017b7ed936f0_0;  alias, 1 drivers
v0000017b7ed963f0_0 .var "readaccess", 0 0;
v0000017b7ed97e30_0 .var "readinst", 127 0;
E_0000017b7ed2cfa0 .event anyedge, v0000017b7ed936f0_0;
S_0000017b7ec10460 .scope module, "mycpu" "cpu" 2 67, 7 6 0, S_0000017b7ed44c70;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /OUTPUT 1 "READ";
    .port_info 5 /OUTPUT 1 "WRITE";
    .port_info 6 /OUTPUT 8 "ADDRESS";
    .port_info 7 /OUTPUT 8 "WRITEDATA";
    .port_info 8 /INPUT 8 "READDATA";
    .port_info 9 /INPUT 1 "BUSYWAIT";
    .port_info 10 /INPUT 1 "INSTR_BUSYWAIT";
L_0000017b7ecd8680 .functor BUFZ 8, L_0000017b7ed16da0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000017b7ecaee90 .functor BUFZ 8, v0000017b7ed97890_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000017b7ee01e30 .functor OR 1, v0000017b7ed14f20_0, v0000017b7ed94870_0, C4<0>, C4<0>;
v0000017b7eda4790_0 .net "ADDRESS", 7 0, L_0000017b7ecaee90;  alias, 1 drivers
v0000017b7eda4e70_0 .var "ALUOP", 2 0;
v0000017b7eda3390_0 .net "ALURESULT", 7 0, v0000017b7ed97890_0;  1 drivers
v0000017b7eda3c50_0 .net "BUSYWAIT", 0 0, v0000017b7ed14f20_0;  alias, 1 drivers
v0000017b7eda3a70_0 .net "CLK", 0 0, v0000017b7eda65d0_0;  alias, 1 drivers
v0000017b7eda3d90_0 .net "IMMEDIATE", 7 0, L_0000017b7eda83d0;  1 drivers
v0000017b7eda3430_0 .net "INSTRUCTION", 31 0, L_0000017b7eda6490;  alias, 1 drivers
v0000017b7eda3ed0_0 .net "INSTR_BUSYWAIT", 0 0, v0000017b7ed94870_0;  alias, 1 drivers
v0000017b7eda3890_0 .net "MUX5", 7 0, v0000017b7ed98ea0_0;  1 drivers
v0000017b7eda3610_0 .net "NewPC", 31 0, v0000017b7ed96a30_0;  1 drivers
v0000017b7eda3e30_0 .net "NewPC2", 31 0, v0000017b7ed98180_0;  1 drivers
o0000017b7ed48878 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000017b7eda3750_0 .net "OFFSET", 7 0, o0000017b7ed48878;  0 drivers
v0000017b7eda4290_0 .var "OPCODE", 7 0;
v0000017b7eda3930_0 .net "OPERAND2", 7 0, v0000017b7ed98900_0;  1 drivers
v0000017b7eda45b0_0 .var "PC", 31 0;
v0000017b7eda3b10_0 .net "PCreg", 31 0, L_0000017b7eda8f10;  1 drivers
v0000017b7eda48d0_0 .var "READ", 0 0;
v0000017b7eda3bb0_0 .net "READDATA", 7 0, v0000017b7ed92680_0;  alias, 1 drivers
v0000017b7eda3f70_0 .net "READREG1", 2 0, L_0000017b7eda7cf0;  1 drivers
v0000017b7eda4330_0 .net "READREG2", 2 0, L_0000017b7eda8330;  1 drivers
v0000017b7eda4970_0 .net "REGOUT1", 7 0, L_0000017b7ed16da0;  1 drivers
v0000017b7eda4ab0_0 .net "REGOUT2", 7 0, L_0000017b7ed17270;  1 drivers
v0000017b7eda4150_0 .net "RESET", 0 0, v0000017b7eda5e50_0;  alias, 1 drivers
v0000017b7eda43d0_0 .var "SEL_MUX4", 0 0;
v0000017b7eda7110_0 .net "Shift", 3 0, L_0000017b7eda8650;  1 drivers
v0000017b7eda6e90_0 .var "Shift_Choice", 0 0;
v0000017b7eda5310_0 .var "WRITE", 0 0;
v0000017b7eda5810_0 .net "WRITEDATA", 7 0, L_0000017b7ecd8680;  alias, 1 drivers
v0000017b7eda56d0_0 .var "WRITEENABLE", 0 0;
v0000017b7eda6350_0 .net "WRITEREG", 2 0, L_0000017b7eda8510;  1 drivers
v0000017b7eda5450_0 .net "ZERO", 0 0, L_0000017b7ed16b70;  1 drivers
v0000017b7eda7750_0 .net *"_ivl_13", 7 0, L_0000017b7eda7d90;  1 drivers
v0000017b7eda7390_0 .net *"_ivl_17", 7 0, L_0000017b7eda8470;  1 drivers
v0000017b7eda5770_0 .net *"_ivl_21", 7 0, L_0000017b7eda85b0;  1 drivers
v0000017b7eda6710_0 .net *"_ivl_7", 7 0, L_0000017b7eda7c50;  1 drivers
v0000017b7eda6d50_0 .var "bj", 1 0;
v0000017b7eda7430_0 .net "flow_out", 0 0, L_0000017b7ecd8370;  1 drivers
v0000017b7eda72f0_0 .var "immSelect", 0 0;
o0000017b7ed47d98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000017b7eda74d0_0 .net "in1_multi", 7 0, o0000017b7ed47d98;  0 drivers
o0000017b7ed47dc8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000017b7eda6990_0 .net "in2_multi", 7 0, o0000017b7ed47dc8;  0 drivers
v0000017b7eda6530_0 .net "negatedOp", 7 0, L_0000017b7eda8bf0;  1 drivers
v0000017b7eda58b0_0 .net "offset_out", 31 0, L_0000017b7eda8790;  1 drivers
v0000017b7eda77f0_0 .net "out_multi", 7 0, L_0000017b7ecd85a0;  1 drivers
v0000017b7eda7250_0 .net "registerOp", 7 0, v0000017b7ed98e00_0;  1 drivers
v0000017b7eda5630_0 .var "signSelect", 0 0;
E_0000017b7ed2c960 .event anyedge, v0000017b7ed14f20_0;
E_0000017b7ed2c9e0 .event anyedge, v0000017b7ed933d0_0;
L_0000017b7eda7c50 .part L_0000017b7eda6490, 8, 8;
L_0000017b7eda7cf0 .part L_0000017b7eda7c50, 0, 3;
L_0000017b7eda83d0 .part L_0000017b7eda6490, 0, 8;
L_0000017b7eda7d90 .part L_0000017b7eda6490, 0, 8;
L_0000017b7eda8330 .part L_0000017b7eda7d90, 0, 3;
L_0000017b7eda8470 .part L_0000017b7eda6490, 16, 8;
L_0000017b7eda8510 .part L_0000017b7eda8470, 0, 3;
L_0000017b7eda85b0 .part L_0000017b7eda6490, 0, 8;
L_0000017b7eda8650 .part L_0000017b7eda85b0, 0, 4;
S_0000017b7ec67b80 .scope module, "MUX4" "muxNew" 7 71, 7 462 0, S_0000017b7ec10460;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "IN1";
    .port_info 1 /INPUT 32 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 32 "OUT";
v0000017b7ed97f70_0 .net "IN1", 31 0, L_0000017b7eda8f10;  alias, 1 drivers
v0000017b7ed96210_0 .net "IN2", 31 0, L_0000017b7eda8790;  alias, 1 drivers
v0000017b7ed96a30_0 .var "OUT", 31 0;
v0000017b7ed965d0_0 .net "SELECT", 0 0, L_0000017b7ecd8370;  alias, 1 drivers
E_0000017b7ed2c7e0 .event anyedge, v0000017b7ed965d0_0, v0000017b7ed96210_0, v0000017b7ed97f70_0;
S_0000017b7ec67d10 .scope module, "alu1" "ALU" 7 50, 8 2 0, S_0000017b7ec10460;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
    .port_info 5 /INPUT 4 "SHIFT";
    .port_info 6 /INPUT 1 "CHOICE";
L_0000017b7ed174a0 .functor OR 1, L_0000017b7eda8dd0, L_0000017b7eda7a70, C4<0>, C4<0>;
L_0000017b7ed17580 .functor OR 1, L_0000017b7ed174a0, L_0000017b7eda7f70, C4<0>, C4<0>;
L_0000017b7ed16ef0 .functor OR 1, L_0000017b7ed17580, L_0000017b7eda7ed0, C4<0>, C4<0>;
L_0000017b7ed16be0 .functor OR 1, L_0000017b7ed16ef0, L_0000017b7eda7b10, C4<0>, C4<0>;
L_0000017b7ed17040 .functor OR 1, L_0000017b7ed16be0, L_0000017b7eda8010, C4<0>, C4<0>;
L_0000017b7ed17120 .functor OR 1, L_0000017b7ed17040, L_0000017b7eda80b0, C4<0>, C4<0>;
L_0000017b7ed16710 .functor OR 1, L_0000017b7ed17120, L_0000017b7eda8e70, C4<0>, C4<0>;
L_0000017b7ed16b70 .functor NOT 1, L_0000017b7ed16710, C4<0>, C4<0>, C4<0>;
v0000017b7ed97cf0_0 .net "C0", 7 0, L_0000017b7ed17430;  1 drivers
v0000017b7ed96c10_0 .net "C1", 7 0, L_0000017b7eda81f0;  1 drivers
v0000017b7ed96cb0_0 .net "C2", 7 0, L_0000017b7ed17350;  1 drivers
v0000017b7ed96df0_0 .net "C3", 7 0, L_0000017b7ed16a20;  1 drivers
v0000017b7ed977f0_0 .net "C4", 7 0, L_0000017b7ed16e10;  1 drivers
v0000017b7ed96f30_0 .net "C5", 7 0, L_0000017b7ed173c0;  1 drivers
v0000017b7ed97390_0 .net "C6", 7 0, L_0000017b7ed16a90;  1 drivers
v0000017b7ed97d90_0 .net "C7", 7 0, L_0000017b7ed16b00;  1 drivers
v0000017b7ed97610_0 .net "CHOICE", 0 0, v0000017b7eda6e90_0;  1 drivers
v0000017b7ed97ed0_0 .net "DATA1", 7 0, L_0000017b7ed16da0;  alias, 1 drivers
v0000017b7ed976b0_0 .net "DATA2", 7 0, v0000017b7ed98900_0;  alias, 1 drivers
v0000017b7ed97890_0 .var "RESULT", 7 0;
v0000017b7ed97930_0 .net "SELECT", 2 0, v0000017b7eda4e70_0;  1 drivers
v0000017b7ed989a0_0 .net "SHIFT", 3 0, L_0000017b7eda8650;  alias, 1 drivers
v0000017b7ed98720_0 .net "ZERO", 0 0, L_0000017b7ed16b70;  alias, 1 drivers
v0000017b7ed98a40_0 .net *"_ivl_1", 0 0, L_0000017b7eda8dd0;  1 drivers
v0000017b7ed99940_0 .net *"_ivl_11", 0 0, L_0000017b7eda7ed0;  1 drivers
v0000017b7ed99080_0 .net *"_ivl_12", 0 0, L_0000017b7ed16ef0;  1 drivers
v0000017b7ed998a0_0 .net *"_ivl_15", 0 0, L_0000017b7eda7b10;  1 drivers
v0000017b7ed98fe0_0 .net *"_ivl_16", 0 0, L_0000017b7ed16be0;  1 drivers
v0000017b7ed98ae0_0 .net *"_ivl_19", 0 0, L_0000017b7eda8010;  1 drivers
v0000017b7ed99ee0_0 .net *"_ivl_20", 0 0, L_0000017b7ed17040;  1 drivers
v0000017b7ed99120_0 .net *"_ivl_23", 0 0, L_0000017b7eda80b0;  1 drivers
v0000017b7ed99d00_0 .net *"_ivl_24", 0 0, L_0000017b7ed17120;  1 drivers
v0000017b7ed99f80_0 .net *"_ivl_27", 0 0, L_0000017b7eda8e70;  1 drivers
v0000017b7ed98d60_0 .net *"_ivl_28", 0 0, L_0000017b7ed16710;  1 drivers
v0000017b7ed99440_0 .net *"_ivl_3", 0 0, L_0000017b7eda7a70;  1 drivers
v0000017b7ed9a020_0 .net *"_ivl_4", 0 0, L_0000017b7ed174a0;  1 drivers
v0000017b7ed98220_0 .net *"_ivl_7", 0 0, L_0000017b7eda7f70;  1 drivers
v0000017b7ed98680_0 .net *"_ivl_8", 0 0, L_0000017b7ed17580;  1 drivers
E_0000017b7ed2cd60/0 .event anyedge, v0000017b7ed97930_0, v0000017b7ed96530_0, v0000017b7ed96fd0_0, v0000017b7ed96670_0;
E_0000017b7ed2cd60/1 .event anyedge, v0000017b7ed96710_0, v0000017b7ed97070_0, v0000017b7ed96350_0, v0000017b7ed974d0_0;
E_0000017b7ed2cd60/2 .event anyedge, v0000017b7ed96ad0_0, v0000017b7ed97a70_0;
E_0000017b7ed2cd60 .event/or E_0000017b7ed2cd60/0, E_0000017b7ed2cd60/1, E_0000017b7ed2cd60/2;
L_0000017b7eda8dd0 .part v0000017b7ed97890_0, 0, 1;
L_0000017b7eda7a70 .part v0000017b7ed97890_0, 1, 1;
L_0000017b7eda7f70 .part v0000017b7ed97890_0, 2, 1;
L_0000017b7eda7ed0 .part v0000017b7ed97890_0, 3, 1;
L_0000017b7eda7b10 .part v0000017b7ed97890_0, 4, 1;
L_0000017b7eda8010 .part v0000017b7ed97890_0, 5, 1;
L_0000017b7eda80b0 .part v0000017b7ed97890_0, 6, 1;
L_0000017b7eda8e70 .part v0000017b7ed97890_0, 7, 1;
S_0000017b7ec67ea0 .scope module, "case0" "FORWARD" 8 26, 8 110 0, S_0000017b7ec67d10;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000017b7ed17430/d .functor BUFZ 8, v0000017b7ed98900_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000017b7ed17430 .delay 8 (10,10,10) L_0000017b7ed17430/d;
v0000017b7ed96490_0 .net "DATA1", 7 0, L_0000017b7ed16da0;  alias, 1 drivers
v0000017b7ed97a70_0 .net "DATA2", 7 0, v0000017b7ed98900_0;  alias, 1 drivers
v0000017b7ed96530_0 .net "RESULT", 7 0, L_0000017b7ed17430;  alias, 1 drivers
S_0000017b7ec3de40 .scope module, "case1" "ADD" 8 29, 8 117 0, S_0000017b7ec67d10;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0000017b7ed98010_0 .net "DATA1", 7 0, L_0000017b7ed16da0;  alias, 1 drivers
v0000017b7ed97b10_0 .net "DATA2", 7 0, v0000017b7ed98900_0;  alias, 1 drivers
v0000017b7ed96fd0_0 .net "RESULT", 7 0, L_0000017b7eda81f0;  alias, 1 drivers
L_0000017b7eda81f0 .delay 8 (20,20,20) L_0000017b7eda81f0/d;
L_0000017b7eda81f0/d .arith/sum 8, L_0000017b7ed16da0, v0000017b7ed98900_0;
S_0000017b7ec3dfd0 .scope module, "case2" "AND" 8 32, 8 124 0, S_0000017b7ec67d10;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000017b7ed17350/d .functor AND 8, L_0000017b7ed16da0, v0000017b7ed98900_0, C4<11111111>, C4<11111111>;
L_0000017b7ed17350 .delay 8 (10,10,10) L_0000017b7ed17350/d;
v0000017b7ed97430_0 .net "DATA1", 7 0, L_0000017b7ed16da0;  alias, 1 drivers
v0000017b7ed962b0_0 .net "DATA2", 7 0, v0000017b7ed98900_0;  alias, 1 drivers
v0000017b7ed96670_0 .net "RESULT", 7 0, L_0000017b7ed17350;  alias, 1 drivers
S_0000017b7ec3e160 .scope module, "case3" "OR" 8 35, 8 131 0, S_0000017b7ec67d10;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000017b7ed16a20/d .functor OR 8, L_0000017b7ed16da0, v0000017b7ed98900_0, C4<00000000>, C4<00000000>;
L_0000017b7ed16a20 .delay 8 (10,10,10) L_0000017b7ed16a20/d;
v0000017b7ed967b0_0 .net "DATA1", 7 0, L_0000017b7ed16da0;  alias, 1 drivers
v0000017b7ed97570_0 .net "DATA2", 7 0, v0000017b7ed98900_0;  alias, 1 drivers
v0000017b7ed96710_0 .net "RESULT", 7 0, L_0000017b7ed16a20;  alias, 1 drivers
S_0000017b7ec2dd00 .scope module, "case4" "multiplication" 8 38, 8 138 0, S_0000017b7ec67d10;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /OUTPUT 8 "New_Num";
L_0000017b7ed16e10 .functor BUFZ 8, v0000017b7ed96850_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000017b7ed97110_0 .net "IN1", 7 0, L_0000017b7ed16da0;  alias, 1 drivers
v0000017b7ed971b0_0 .net "IN2", 7 0, v0000017b7ed98900_0;  alias, 1 drivers
v0000017b7ed97070_0 .net "New_Num", 7 0, L_0000017b7ed16e10;  alias, 1 drivers
v0000017b7ed97bb0 .array "partial_products", 0 7, 7 0;
v0000017b7ed96850_0 .var "sum", 7 0;
v0000017b7ed97bb0_0 .array/port v0000017b7ed97bb0, 0;
v0000017b7ed97bb0_1 .array/port v0000017b7ed97bb0, 1;
E_0000017b7ed2ca20/0 .event anyedge, v0000017b7ed96490_0, v0000017b7ed97a70_0, v0000017b7ed97bb0_0, v0000017b7ed97bb0_1;
v0000017b7ed97bb0_2 .array/port v0000017b7ed97bb0, 2;
v0000017b7ed97bb0_3 .array/port v0000017b7ed97bb0, 3;
v0000017b7ed97bb0_4 .array/port v0000017b7ed97bb0, 4;
v0000017b7ed97bb0_5 .array/port v0000017b7ed97bb0, 5;
E_0000017b7ed2ca20/1 .event anyedge, v0000017b7ed97bb0_2, v0000017b7ed97bb0_3, v0000017b7ed97bb0_4, v0000017b7ed97bb0_5;
v0000017b7ed97bb0_6 .array/port v0000017b7ed97bb0, 6;
v0000017b7ed97bb0_7 .array/port v0000017b7ed97bb0, 7;
E_0000017b7ed2ca20/2 .event anyedge, v0000017b7ed97bb0_6, v0000017b7ed97bb0_7;
E_0000017b7ed2ca20 .event/or E_0000017b7ed2ca20/0, E_0000017b7ed2ca20/1, E_0000017b7ed2ca20/2;
S_0000017b7ec2de90 .scope module, "case5" "Arith_right" 8 41, 8 229 0, S_0000017b7ec67d10;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "SHIFT";
    .port_info 1 /INPUT 8 "Number";
    .port_info 2 /OUTPUT 8 "Out_num";
L_0000017b7ed173c0 .functor BUFZ 8, v0000017b7ed97750_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000017b7ed97750_0 .var "New_Num", 7 0;
v0000017b7ed97250_0 .net "Number", 7 0, L_0000017b7ed16da0;  alias, 1 drivers
v0000017b7ed96350_0 .net "Out_num", 7 0, L_0000017b7ed173c0;  alias, 1 drivers
v0000017b7ed968f0_0 .net "SHIFT", 3 0, L_0000017b7eda8650;  alias, 1 drivers
E_0000017b7ed2cb20 .event anyedge, v0000017b7ed96350_0, v0000017b7ed96490_0, v0000017b7ed968f0_0;
S_0000017b7ec2e020 .scope module, "case6" "Rotate_right" 8 44, 8 268 0, S_0000017b7ec67d10;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "SHIFT";
    .port_info 1 /INPUT 8 "Number";
    .port_info 2 /OUTPUT 8 "Out_num";
L_0000017b7ed16a90 .functor BUFZ 8, v0000017b7ed979d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000017b7ed979d0_0 .var "New_Num", 7 0;
v0000017b7ed96e90_0 .net "Number", 7 0, L_0000017b7ed16da0;  alias, 1 drivers
v0000017b7ed974d0_0 .net "Out_num", 7 0, L_0000017b7ed16a90;  alias, 1 drivers
v0000017b7ed96170_0 .net "SHIFT", 3 0, L_0000017b7eda8650;  alias, 1 drivers
E_0000017b7ed2d120 .event anyedge, v0000017b7ed974d0_0, v0000017b7ed96490_0, v0000017b7ed968f0_0;
S_0000017b7ec26fa0 .scope module, "case7" "Shift" 8 47, 8 337 0, S_0000017b7ec67d10;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "SHIFT";
    .port_info 1 /INPUT 8 "Number";
    .port_info 2 /OUTPUT 8 "Out_num";
    .port_info 3 /INPUT 1 "Chocie";
L_0000017b7ed16b00 .functor BUFZ 8, v0000017b7ed97c50_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000017b7ed972f0_0 .net "Chocie", 0 0, v0000017b7eda6e90_0;  alias, 1 drivers
v0000017b7ed97c50_0 .var "New_Num", 7 0;
v0000017b7ed96990_0 .net "Number", 7 0, L_0000017b7ed16da0;  alias, 1 drivers
v0000017b7ed96ad0_0 .net "Out_num", 7 0, L_0000017b7ed16b00;  alias, 1 drivers
v0000017b7ed96b70_0 .net "SHIFT", 3 0, L_0000017b7eda8650;  alias, 1 drivers
E_0000017b7ed2cc60 .event anyedge, v0000017b7ed96ad0_0, v0000017b7ed96490_0, v0000017b7ed968f0_0;
S_0000017b7ed9a640 .scope module, "busywaitMUX" "muxNew" 7 105, 7 462 0, S_0000017b7ec10460;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "IN1";
    .port_info 1 /INPUT 32 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 32 "OUT";
v0000017b7ed999e0_0 .net "IN1", 31 0, v0000017b7ed96a30_0;  alias, 1 drivers
v0000017b7ed98360_0 .net "IN2", 31 0, v0000017b7eda45b0_0;  alias, 1 drivers
v0000017b7ed98180_0 .var "OUT", 31 0;
v0000017b7ed987c0_0 .net "SELECT", 0 0, L_0000017b7ee01e30;  1 drivers
E_0000017b7ed2cb60 .event anyedge, v0000017b7ed987c0_0, v0000017b7ed98360_0, v0000017b7ed96a30_0;
S_0000017b7ed9a7d0 .scope module, "flow" "flowcontrol" 7 78, 7 445 0, S_0000017b7ec10460;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "branch_jump";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "out";
L_0000017b7ed16d30 .functor AND 1, L_0000017b7eda7bb0, L_0000017b7ed16b70, C4<1>, C4<1>;
L_0000017b7ecd8370 .functor OR 1, L_0000017b7eda8290, L_0000017b7ed16d30, C4<0>, C4<0>;
v0000017b7ed99c60_0 .net *"_ivl_1", 0 0, L_0000017b7eda8290;  1 drivers
v0000017b7ed99300_0 .net *"_ivl_3", 0 0, L_0000017b7eda7bb0;  1 drivers
v0000017b7ed991c0_0 .net *"_ivl_4", 0 0, L_0000017b7ed16d30;  1 drivers
v0000017b7ed985e0_0 .net "branch_jump", 1 0, v0000017b7eda6d50_0;  1 drivers
v0000017b7ed99e40_0 .net "out", 0 0, L_0000017b7ecd8370;  alias, 1 drivers
v0000017b7ed98b80_0 .net "zero", 0 0, L_0000017b7ed16b70;  alias, 1 drivers
L_0000017b7eda8290 .part v0000017b7eda6d50_0, 0, 1;
L_0000017b7eda7bb0 .part v0000017b7eda6d50_0, 1, 1;
S_0000017b7ed9a960 .scope module, "mult" "multiplication" 7 86, 8 138 0, S_0000017b7ec10460;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /OUTPUT 8 "New_Num";
L_0000017b7ecd85a0 .functor BUFZ 8, v0000017b7ed99620_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000017b7ed98400_0 .net "IN1", 7 0, o0000017b7ed47d98;  alias, 0 drivers
v0000017b7ed99260_0 .net "IN2", 7 0, o0000017b7ed47dc8;  alias, 0 drivers
v0000017b7ed98860_0 .net "New_Num", 7 0, L_0000017b7ecd85a0;  alias, 1 drivers
v0000017b7ed99da0 .array "partial_products", 0 7, 7 0;
v0000017b7ed99620_0 .var "sum", 7 0;
v0000017b7ed99da0_0 .array/port v0000017b7ed99da0, 0;
v0000017b7ed99da0_1 .array/port v0000017b7ed99da0, 1;
E_0000017b7ed2cfe0/0 .event anyedge, v0000017b7ed98400_0, v0000017b7ed99260_0, v0000017b7ed99da0_0, v0000017b7ed99da0_1;
v0000017b7ed99da0_2 .array/port v0000017b7ed99da0, 2;
v0000017b7ed99da0_3 .array/port v0000017b7ed99da0, 3;
v0000017b7ed99da0_4 .array/port v0000017b7ed99da0, 4;
v0000017b7ed99da0_5 .array/port v0000017b7ed99da0, 5;
E_0000017b7ed2cfe0/1 .event anyedge, v0000017b7ed99da0_2, v0000017b7ed99da0_3, v0000017b7ed99da0_4, v0000017b7ed99da0_5;
v0000017b7ed99da0_6 .array/port v0000017b7ed99da0, 6;
v0000017b7ed99da0_7 .array/port v0000017b7ed99da0, 7;
E_0000017b7ed2cfe0/2 .event anyedge, v0000017b7ed99da0_6, v0000017b7ed99da0_7;
E_0000017b7ed2cfe0 .event/or E_0000017b7ed2cfe0/0, E_0000017b7ed2cfe0/1, E_0000017b7ed2cfe0/2;
S_0000017b7ed9ae10 .scope module, "mux1" "mux" 7 56, 7 380 0, S_0000017b7ec10460;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v0000017b7ed982c0_0 .net "IN1", 7 0, L_0000017b7ed17270;  alias, 1 drivers
v0000017b7ed993a0_0 .net "IN2", 7 0, L_0000017b7eda8bf0;  alias, 1 drivers
v0000017b7ed98e00_0 .var "OUT", 7 0;
v0000017b7ed984a0_0 .net "SELECT", 0 0, v0000017b7eda5630_0;  1 drivers
E_0000017b7ed2d2e0 .event anyedge, v0000017b7ed984a0_0, v0000017b7ed993a0_0, v0000017b7ed982c0_0;
S_0000017b7ed9afa0 .scope module, "mux2" "mux" 7 57, 7 380 0, S_0000017b7ec10460;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v0000017b7ed98540_0 .net "IN1", 7 0, v0000017b7ed98e00_0;  alias, 1 drivers
v0000017b7ed99800_0 .net "IN2", 7 0, L_0000017b7eda83d0;  alias, 1 drivers
v0000017b7ed98900_0 .var "OUT", 7 0;
v0000017b7ed98c20_0 .net "SELECT", 0 0, v0000017b7eda72f0_0;  1 drivers
E_0000017b7ed2cba0 .event anyedge, v0000017b7ed98c20_0, v0000017b7ed99800_0, v0000017b7ed98e00_0;
S_0000017b7ed9aaf0 .scope module, "mux4" "mux" 7 96, 7 380 0, S_0000017b7ec10460;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v0000017b7ed994e0_0 .net "IN1", 7 0, v0000017b7ed97890_0;  alias, 1 drivers
v0000017b7ed98cc0_0 .net "IN2", 7 0, v0000017b7ed92680_0;  alias, 1 drivers
v0000017b7ed98ea0_0 .var "OUT", 7 0;
v0000017b7ed98f40_0 .net "SELECT", 0 0, v0000017b7eda43d0_0;  1 drivers
E_0000017b7ed2d320 .event anyedge, v0000017b7ed98f40_0, v0000017b7ed92680_0, v0000017b7ed97890_0;
S_0000017b7ed9a190 .scope module, "my_pcAdder" "PC_Adder" 7 61, 7 406 0, S_0000017b7ec10460;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PC_Next";
v0000017b7ed99a80_0 .net "PC", 31 0, v0000017b7eda45b0_0;  alias, 1 drivers
v0000017b7ed99b20_0 .net "PC_Next", 31 0, L_0000017b7eda8f10;  alias, 1 drivers
L_0000017b7eda94a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000017b7ed99580_0 .net/2u *"_ivl_0", 31 0, L_0000017b7eda94a0;  1 drivers
L_0000017b7eda8f10 .delay 32 (10,10,10) L_0000017b7eda8f10/d;
L_0000017b7eda8f10/d .arith/sum 32, v0000017b7eda45b0_0, L_0000017b7eda94a0;
S_0000017b7ed9ac80 .scope module, "reg_file1" "reg_file" 7 47, 9 13 0, S_0000017b7ec10460;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0000017b7ed16da0/d .functor BUFZ 8, L_0000017b7eda8d30, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000017b7ed16da0 .delay 8 (20,20,20) L_0000017b7ed16da0/d;
L_0000017b7ed17270/d .functor BUFZ 8, L_0000017b7eda7e30, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000017b7ed17270 .delay 8 (20,20,20) L_0000017b7ed17270/d;
v0000017b7ed99760_0 .net "CLK", 0 0, v0000017b7eda65d0_0;  alias, 1 drivers
v0000017b7ed99bc0_0 .net "IN", 7 0, v0000017b7ed97890_0;  alias, 1 drivers
v0000017b7eda4b50_0 .net "INADDRESS", 2 0, L_0000017b7eda8510;  alias, 1 drivers
v0000017b7eda36b0_0 .net "OUT1", 7 0, L_0000017b7ed16da0;  alias, 1 drivers
v0000017b7eda37f0_0 .net "OUT1ADDRESS", 2 0, L_0000017b7eda7cf0;  alias, 1 drivers
v0000017b7eda4510_0 .net "OUT2", 7 0, L_0000017b7ed17270;  alias, 1 drivers
v0000017b7eda31b0_0 .net "OUT2ADDRESS", 2 0, L_0000017b7eda8330;  alias, 1 drivers
v0000017b7eda5050 .array "REGISTER", 0 7, 7 0;
v0000017b7eda4bf0_0 .net "RESET", 0 0, v0000017b7eda5e50_0;  alias, 1 drivers
v0000017b7eda4dd0_0 .net "WRITE", 0 0, v0000017b7eda56d0_0;  1 drivers
v0000017b7eda46f0_0 .net *"_ivl_0", 7 0, L_0000017b7eda8d30;  1 drivers
v0000017b7eda3250_0 .net *"_ivl_10", 4 0, L_0000017b7eda9050;  1 drivers
L_0000017b7eda9410 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017b7eda3cf0_0 .net *"_ivl_13", 1 0, L_0000017b7eda9410;  1 drivers
v0000017b7eda34d0_0 .net *"_ivl_2", 4 0, L_0000017b7eda79d0;  1 drivers
L_0000017b7eda93c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017b7eda32f0_0 .net *"_ivl_5", 1 0, L_0000017b7eda93c8;  1 drivers
v0000017b7eda4c90_0 .net *"_ivl_8", 7 0, L_0000017b7eda7e30;  1 drivers
v0000017b7eda4830_0 .var/i "i", 31 0;
L_0000017b7eda8d30 .array/port v0000017b7eda5050, L_0000017b7eda79d0;
L_0000017b7eda79d0 .concat [ 3 2 0 0], L_0000017b7eda7cf0, L_0000017b7eda93c8;
L_0000017b7eda7e30 .array/port v0000017b7eda5050, L_0000017b7eda9050;
L_0000017b7eda9050 .concat [ 3 2 0 0], L_0000017b7eda8330, L_0000017b7eda9410;
S_0000017b7ed9a4b0 .scope module, "target" "OFFSETADDER" 7 66, 7 420 0, S_0000017b7ec10460;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 8 "Offset";
    .port_info 2 /OUTPUT 32 "Target";
v0000017b7eda4fb0_0 .net "Offset", 7 0, o0000017b7ed48878;  alias, 0 drivers
v0000017b7eda4470_0 .net "PC", 31 0, L_0000017b7eda8f10;  alias, 1 drivers
v0000017b7eda41f0_0 .net "Target", 31 0, L_0000017b7eda8790;  alias, 1 drivers
v0000017b7eda4a10_0 .net *"_ivl_1", 0 0, L_0000017b7eda8150;  1 drivers
L_0000017b7eda94e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017b7eda4650_0 .net/2u *"_ivl_4", 1 0, L_0000017b7eda94e8;  1 drivers
v0000017b7eda40b0_0 .net *"_ivl_6", 31 0, L_0000017b7eda8c90;  1 drivers
v0000017b7eda4d30_0 .net "signBits", 21 0, L_0000017b7eda8fb0;  1 drivers
L_0000017b7eda8150 .part o0000017b7ed48878, 7, 1;
LS_0000017b7eda8fb0_0_0 .concat [ 1 1 1 1], L_0000017b7eda8150, L_0000017b7eda8150, L_0000017b7eda8150, L_0000017b7eda8150;
LS_0000017b7eda8fb0_0_4 .concat [ 1 1 1 1], L_0000017b7eda8150, L_0000017b7eda8150, L_0000017b7eda8150, L_0000017b7eda8150;
LS_0000017b7eda8fb0_0_8 .concat [ 1 1 1 1], L_0000017b7eda8150, L_0000017b7eda8150, L_0000017b7eda8150, L_0000017b7eda8150;
LS_0000017b7eda8fb0_0_12 .concat [ 1 1 1 1], L_0000017b7eda8150, L_0000017b7eda8150, L_0000017b7eda8150, L_0000017b7eda8150;
LS_0000017b7eda8fb0_0_16 .concat [ 1 1 1 1], L_0000017b7eda8150, L_0000017b7eda8150, L_0000017b7eda8150, L_0000017b7eda8150;
LS_0000017b7eda8fb0_0_20 .concat [ 1 1 0 0], L_0000017b7eda8150, L_0000017b7eda8150;
LS_0000017b7eda8fb0_1_0 .concat [ 4 4 4 4], LS_0000017b7eda8fb0_0_0, LS_0000017b7eda8fb0_0_4, LS_0000017b7eda8fb0_0_8, LS_0000017b7eda8fb0_0_12;
LS_0000017b7eda8fb0_1_4 .concat [ 4 2 0 0], LS_0000017b7eda8fb0_0_16, LS_0000017b7eda8fb0_0_20;
L_0000017b7eda8fb0 .concat [ 16 6 0 0], LS_0000017b7eda8fb0_1_0, LS_0000017b7eda8fb0_1_4;
L_0000017b7eda8c90 .concat [ 2 8 22 0], L_0000017b7eda94e8, o0000017b7ed48878, L_0000017b7eda8fb0;
L_0000017b7eda8790 .delay 32 (20,20,20) L_0000017b7eda8790/d;
L_0000017b7eda8790/d .arith/sum 32, L_0000017b7eda8f10, L_0000017b7eda8c90;
S_0000017b7ed9a320 .scope module, "twocomp1" "twocomp" 7 53, 7 367 0, S_0000017b7ec10460;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT";
L_0000017b7ed16cc0 .functor NOT 8, L_0000017b7ed17270, C4<00000000>, C4<00000000>, C4<00000000>;
v0000017b7eda39d0_0 .net "IN", 7 0, L_0000017b7ed17270;  alias, 1 drivers
v0000017b7eda4f10_0 .net "OUT", 7 0, L_0000017b7eda8bf0;  alias, 1 drivers
v0000017b7eda4010_0 .net *"_ivl_0", 7 0, L_0000017b7ed16cc0;  1 drivers
L_0000017b7eda9458 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000017b7eda3570_0 .net/2u *"_ivl_2", 7 0, L_0000017b7eda9458;  1 drivers
L_0000017b7eda8bf0 .delay 8 (10,10,10) L_0000017b7eda8bf0/d;
L_0000017b7eda8bf0/d .arith/sum 8, L_0000017b7ed16cc0, L_0000017b7eda9458;
    .scope S_0000017b7ec68460;
T_0 ;
    %wait E_0000017b7ed2c8e0;
    %load/vec4 v0000017b7ed91820_0;
    %flag_set/vec4 8;
    %load/vec4 v0000017b7ed91dc0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_0.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.1, 9;
T_0.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.1, 9;
 ; End of false expr.
    %blend;
T_0.1;
    %pad/s 1;
    %store/vec4 v0000017b7ed91d20_0, 0, 1;
    %load/vec4 v0000017b7ed91820_0;
    %load/vec4 v0000017b7ed91dc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %pad/s 1;
    %store/vec4 v0000017b7ed913c0_0, 0, 1;
    %load/vec4 v0000017b7ed91820_0;
    %nor/r;
    %load/vec4 v0000017b7ed91dc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %pad/s 1;
    %store/vec4 v0000017b7ed91e60_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000017b7ec68460;
T_1 ;
    %wait E_0000017b7ed2a460;
    %load/vec4 v0000017b7ed913c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000017b7ed91f00_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed92860, 4;
    %store/vec4 v0000017b7ed91140_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed91140_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b7ed91780_0, 4, 8;
    %load/vec4 v0000017b7ed91f00_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed92860, 4;
    %store/vec4 v0000017b7ed91640_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed91640_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b7ed91780_0, 4, 8;
    %load/vec4 v0000017b7ed91f00_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed92860, 4;
    %store/vec4 v0000017b7ed911e0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed911e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b7ed91780_0, 4, 8;
    %load/vec4 v0000017b7ed91f00_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed92860, 4;
    %store/vec4 v0000017b7ed91280_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed91280_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b7ed91780_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed91d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed913c0_0, 0, 1;
T_1.0 ;
    %load/vec4 v0000017b7ed91e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000017b7ed918c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000017b7ed91320_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed91320_0;
    %load/vec4 v0000017b7ed91f00_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000017b7ed92860, 4, 0;
    %load/vec4 v0000017b7ed918c0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000017b7ed916e0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed916e0_0;
    %load/vec4 v0000017b7ed91f00_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000017b7ed92860, 4, 0;
    %load/vec4 v0000017b7ed918c0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0000017b7ed92220_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed92220_0;
    %load/vec4 v0000017b7ed91f00_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000017b7ed92860, 4, 0;
    %load/vec4 v0000017b7ed918c0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0000017b7ed92fe0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed92fe0_0;
    %load/vec4 v0000017b7ed91f00_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000017b7ed92860, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed91d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed91e60_0, 0, 1;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017b7ec68460;
T_2 ;
    %wait E_0000017b7ed2cc20;
    %load/vec4 v0000017b7ed92900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017b7ed92d60_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000017b7ed92d60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000017b7ed92d60_0;
    %store/vec4a v0000017b7ed92860, 4, 0;
    %load/vec4 v0000017b7ed92d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017b7ed92d60_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed91d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed913c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed91e60_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000017b7ec350a0;
T_3 ;
    %wait E_0000017b7ed2d0a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7ed14f20_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0000017b7ed920e0_0;
    %load/vec4 v0000017b7ed92cc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %pad/s 1;
    %store/vec4 v0000017b7ed92e00_0, 0, 1;
    %load/vec4 v0000017b7ed920e0_0;
    %nor/r;
    %load/vec4 v0000017b7ed92cc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %pad/s 1;
    %store/vec4 v0000017b7ed91500_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000017b7ec350a0;
T_4 ;
    %wait E_0000017b7ed29b20;
    %load/vec4 v0000017b7ed92e00_0;
    %flag_set/vec4 8;
    %load/vec4 v0000017b7ed91500_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %delay 10, 0;
    %load/vec4 v0000017b7ed160a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed927c0, 4;
    %store/vec4 v0000017b7ed92f40_0, 0, 3;
    %load/vec4 v0000017b7ed91460_0;
    %load/vec4 v0000017b7ed160a0_0;
    %part/u 1;
    %store/vec4 v0000017b7ed92180_0, 0, 1;
    %load/vec4 v0000017b7ed157e0_0;
    %load/vec4 v0000017b7ed160a0_0;
    %part/u 1;
    %store/vec4 v0000017b7ed15ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7ed15240_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017b7ec350a0;
T_5 ;
    %wait E_0000017b7ed29be0;
    %delay 10, 0;
    %load/vec4 v0000017b7ed92ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0000017b7ed160a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed14ac0, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0000017b7ed92680_0, 0, 8;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0000017b7ed160a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed14ac0, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0000017b7ed92680_0, 0, 8;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000017b7ed160a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed14ac0, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v0000017b7ed92680_0, 0, 8;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0000017b7ed160a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed14ac0, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v0000017b7ed92680_0, 0, 8;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000017b7ec350a0;
T_6 ;
    %wait E_0000017b7ed29aa0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed15240_0, 0, 1;
    %load/vec4 v0000017b7ed92180_0;
    %load/vec4 v0000017b7ed92ae0_0;
    %load/vec4 v0000017b7ed92f40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %delay 9, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7ed15d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed14f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed92e00_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000017b7ed92180_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0000017b7ed92ae0_0;
    %load/vec4 v0000017b7ed92f40_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_6.2, 4;
    %delay 9, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed15d80_0, 0, 1;
    %load/vec4 v0000017b7ed15ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7ece1940_0, 0, 1;
    %load/vec4 v0000017b7ed92f40_0;
    %load/vec4 v0000017b7ed160a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed15100_0, 0, 6;
    %load/vec4 v0000017b7ed160a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed14ac0, 4;
    %store/vec4 v0000017b7ece19e0_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7ece0e00_0, 0, 1;
    %load/vec4 v0000017b7ed92ae0_0;
    %load/vec4 v0000017b7ed160a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed15100_0, 0, 6;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000017b7ec350a0;
T_7 ;
    %wait E_0000017b7ed2a460;
    %load/vec4 v0000017b7ed15d80_0;
    %load/vec4 v0000017b7ed91500_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000017b7ed92ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0000017b7ed92b80_0;
    %load/vec4 v0000017b7ed160a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000017b7ed14ac0, 4, 5;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0000017b7ed92b80_0;
    %load/vec4 v0000017b7ed160a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000017b7ed14ac0, 4, 5;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0000017b7ed92b80_0;
    %load/vec4 v0000017b7ed160a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000017b7ed14ac0, 4, 5;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0000017b7ed92b80_0;
    %load/vec4 v0000017b7ed160a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000017b7ed14ac0, 4, 5;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed91500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0000017b7ed160a0_0;
    %store/vec4 v0000017b7ed157e0_0, 4, 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000017b7ec350a0;
T_8 ;
    %wait E_0000017b7ed29f20;
    %load/vec4 v0000017b7ece16c0_0;
    %load/vec4 v0000017b7ed160a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000017b7ed14ac0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0000017b7ed160a0_0;
    %store/vec4 v0000017b7ed91460_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv 4, v0000017b7ed160a0_0;
    %store/vec4 v0000017b7ed157e0_0, 4, 1;
    %load/vec4 v0000017b7ed92ae0_0;
    %load/vec4 v0000017b7ed160a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000017b7ed927c0, 4, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0000017b7ec350a0;
T_9 ;
    %wait E_0000017b7ed2a220;
    %load/vec4 v0000017b7ed92c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0000017b7ed920e0_0;
    %load/vec4 v0000017b7ed92cc0_0;
    %or;
    %load/vec4 v0000017b7ed15ce0_0;
    %nor/r;
    %and;
    %load/vec4 v0000017b7ed15d80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000017b7ec4c580_0, 0, 3;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0000017b7ed920e0_0;
    %load/vec4 v0000017b7ed92cc0_0;
    %or;
    %load/vec4 v0000017b7ed15ce0_0;
    %and;
    %load/vec4 v0000017b7ed15d80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000017b7ec4c580_0, 0, 3;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017b7ec4c580_0, 0, 3;
T_9.7 ;
T_9.5 ;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0000017b7ed151a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017b7ec4c580_0, 0, 3;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000017b7ec4c580_0, 0, 3;
T_9.9 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000017b7ed151a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000017b7ec4c580_0, 0, 3;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000017b7ec4c580_0, 0, 3;
T_9.11 ;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000017b7ec350a0;
T_10 ;
    %wait E_0000017b7ed298a0;
    %load/vec4 v0000017b7ed92c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ece0e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ece1940_0, 0, 1;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0000017b7ed15100_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000017b7ece19e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed14f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed915a0_0, 0, 1;
    %jmp T_10.3;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7ece0e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ece1940_0, 0, 1;
    %load/vec4 v0000017b7ed92ae0_0;
    %load/vec4 v0000017b7ed160a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed15100_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000017b7ece19e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7ed14f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7ed915a0_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ece0e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7ece1940_0, 0, 1;
    %load/vec4 v0000017b7ed92f40_0;
    %load/vec4 v0000017b7ed160a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed15100_0, 0, 6;
    %load/vec4 v0000017b7ed160a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed14ac0, 4;
    %store/vec4 v0000017b7ece19e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7ed14f20_0, 0, 1;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000017b7ec350a0;
T_11 ;
    %wait E_0000017b7ed2a420;
    %load/vec4 v0000017b7ed92720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017b7ed92c20_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017b7ed91460_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017b7ed157e0_0, 0, 8;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000017b7ec4c580_0;
    %store/vec4 v0000017b7ed92c20_0, 0, 3;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000017b7ec350a0;
T_12 ;
    %vpi_call 3 252 "$monitor", $time, "\011 Read = %d \011 Write = %d", v0000017b7ed920e0_0, v0000017b7ed92cc0_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0000017b7ec685f0;
T_13 ;
    %wait E_0000017b7ed2c920;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7ed94870_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000017b7ec685f0;
T_14 ;
    %wait E_0000017b7ed2d7a0;
    %load/vec4 v0000017b7ed94ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0000017b7ed938d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000017b7ed94190_0, 0, 32;
    %pushi/vec4 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed94190_0;
    %store/vec4 v0000017b7ed94370_0, 0, 32;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0000017b7ed938d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000017b7ed93a10_0, 0, 32;
    %pushi/vec4 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed93a10_0;
    %store/vec4 v0000017b7ed94370_0, 0, 32;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0000017b7ed938d0_0;
    %parti/s 32, 64, 8;
    %store/vec4 v0000017b7ed940f0_0, 0, 32;
    %pushi/vec4 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed940f0_0;
    %store/vec4 v0000017b7ed94370_0, 0, 32;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v0000017b7ed938d0_0;
    %parti/s 32, 96, 8;
    %store/vec4 v0000017b7ed94eb0_0, 0, 32;
    %pushi/vec4 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed94eb0_0;
    %store/vec4 v0000017b7ed94370_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000017b7ec685f0;
T_15 ;
    %wait E_0000017b7ed2d160;
    %load/vec4 v0000017b7ed94910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed94870_0, 0, 1;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000017b7ec685f0;
T_16 ;
    %wait E_0000017b7ed2cde0;
    %load/vec4 v0000017b7ed93ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %jmp T_16.2;
T_16.0 ;
    %load/vec4 v0000017b7ed94910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.3, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000017b7ed93150_0, 0, 3;
    %jmp T_16.4;
T_16.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017b7ed93150_0, 0, 3;
T_16.4 ;
    %jmp T_16.2;
T_16.1 ;
    %load/vec4 v0000017b7ed93790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.5, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017b7ed93150_0, 0, 3;
    %jmp T_16.6;
T_16.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000017b7ed93150_0, 0, 3;
T_16.6 ;
    %jmp T_16.2;
T_16.2 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000017b7ec685f0;
T_17 ;
    %wait E_0000017b7ed2d6e0;
    %load/vec4 v0000017b7ed93ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %jmp T_17.2;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed936f0_0, 0, 1;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0000017b7ed949b0_0, 0, 6;
    %jmp T_17.2;
T_17.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7ed94870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7ed936f0_0, 0, 1;
    %load/vec4 v0000017b7ed93b50_0;
    %load/vec4 v0000017b7ed93d30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed949b0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v0000017b7ed93790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.3, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed936f0_0, 0, 1;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0000017b7ed949b0_0, 0, 6;
    %load/vec4 v0000017b7ed94410_0;
    %load/vec4 v0000017b7ed93d30_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000017b7ed93330, 4, 0;
    %load/vec4 v0000017b7ed94410_0;
    %cmpi/ne 4294967295, 4294967295, 128;
    %jmp/0xz  T_17.5, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000017b7ed93d30_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000017b7ed94550, 4, 0;
T_17.5 ;
    %load/vec4 v0000017b7ed93b50_0;
    %pad/u 1;
    %load/vec4 v0000017b7ed93d30_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000017b7ed93bf0, 4, 0;
T_17.3 ;
    %jmp T_17.2;
T_17.2 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000017b7ec685f0;
T_18 ;
    %wait E_0000017b7ed2a420;
    %load/vec4 v0000017b7ed94690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017b7ed93ab0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017b7ed93970_0, 0, 32;
T_18.2 ;
    %load/vec4 v0000017b7ed93970_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000017b7ed93970_0;
    %store/vec4a v0000017b7ed94550, 4, 0;
    %load/vec4 v0000017b7ed93970_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017b7ed93970_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000017b7ed93150_0;
    %store/vec4 v0000017b7ed93ab0_0, 0, 3;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000017b7ec68780;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed93510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed963f0_0, 0, 1;
    %pushi/vec4 262169, 0, 32;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed935b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed935b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed935b0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed935b0, 4, 0;
    %pushi/vec4 327715, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed935b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed935b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed935b0, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed935b0, 4, 0;
    %pushi/vec4 33948677, 0, 32;
    %split/vec4 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed935b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed935b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed935b0, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed935b0, 4, 0;
    %pushi/vec4 65626, 0, 32;
    %split/vec4 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed935b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed935b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed935b0, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed935b0, 4, 0;
    %pushi/vec4 50397444, 0, 32;
    %split/vec4 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed935b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed935b0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed935b0, 4, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed935b0, 4, 0;
    %end;
    .thread T_19;
    .scope S_0000017b7ec68780;
T_20 ;
    %wait E_0000017b7ed2cfa0;
    %load/vec4 v0000017b7ed96d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %pad/s 1;
    %store/vec4 v0000017b7ed93510_0, 0, 1;
    %load/vec4 v0000017b7ed96d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %pad/s 1;
    %store/vec4 v0000017b7ed963f0_0, 0, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000017b7ec68780;
T_21 ;
    %wait E_0000017b7ed2a460;
    %load/vec4 v0000017b7ed963f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000017b7ed94f50_0;
    %concati/vec4 0, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed935b0, 4;
    %store/vec4 v0000017b7ed94c30_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed94c30_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b7ed97e30_0, 4, 8;
    %load/vec4 v0000017b7ed94f50_0;
    %concati/vec4 1, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed935b0, 4;
    %store/vec4 v0000017b7ed931f0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed931f0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b7ed97e30_0, 4, 8;
    %load/vec4 v0000017b7ed94f50_0;
    %concati/vec4 2, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed935b0, 4;
    %store/vec4 v0000017b7ed94cd0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed94cd0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b7ed97e30_0, 4, 8;
    %load/vec4 v0000017b7ed94f50_0;
    %concati/vec4 3, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed935b0, 4;
    %store/vec4 v0000017b7ed94d70_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed94d70_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b7ed97e30_0, 4, 8;
    %load/vec4 v0000017b7ed94f50_0;
    %concati/vec4 4, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed935b0, 4;
    %store/vec4 v0000017b7ed945f0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed945f0_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b7ed97e30_0, 4, 8;
    %load/vec4 v0000017b7ed94f50_0;
    %concati/vec4 5, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed935b0, 4;
    %store/vec4 v0000017b7ed94730_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed94730_0;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b7ed97e30_0, 4, 8;
    %load/vec4 v0000017b7ed94f50_0;
    %concati/vec4 6, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed935b0, 4;
    %store/vec4 v0000017b7ed947d0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed947d0_0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b7ed97e30_0, 4, 8;
    %load/vec4 v0000017b7ed94f50_0;
    %concati/vec4 7, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed935b0, 4;
    %store/vec4 v0000017b7ed94e10_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed94e10_0;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b7ed97e30_0, 4, 8;
    %load/vec4 v0000017b7ed94f50_0;
    %concati/vec4 8, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed935b0, 4;
    %store/vec4 v0000017b7ed93830_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed93830_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b7ed97e30_0, 4, 8;
    %load/vec4 v0000017b7ed94f50_0;
    %concati/vec4 9, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed935b0, 4;
    %store/vec4 v0000017b7ed94a50_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed94a50_0;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b7ed97e30_0, 4, 8;
    %load/vec4 v0000017b7ed94f50_0;
    %concati/vec4 10, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed935b0, 4;
    %store/vec4 v0000017b7ed93f10_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed93f10_0;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b7ed97e30_0, 4, 8;
    %load/vec4 v0000017b7ed94f50_0;
    %concati/vec4 11, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed935b0, 4;
    %store/vec4 v0000017b7ed93dd0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed93dd0_0;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b7ed97e30_0, 4, 8;
    %load/vec4 v0000017b7ed94f50_0;
    %concati/vec4 12, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed935b0, 4;
    %store/vec4 v0000017b7ed93e70_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed93e70_0;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b7ed97e30_0, 4, 8;
    %load/vec4 v0000017b7ed94f50_0;
    %concati/vec4 13, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed935b0, 4;
    %store/vec4 v0000017b7ed942d0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed942d0_0;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b7ed97e30_0, 4, 8;
    %load/vec4 v0000017b7ed94f50_0;
    %concati/vec4 14, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed935b0, 4;
    %store/vec4 v0000017b7ed93fb0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed93fb0_0;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b7ed97e30_0, 4, 8;
    %load/vec4 v0000017b7ed94f50_0;
    %concati/vec4 15, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017b7ed935b0, 4;
    %store/vec4 v0000017b7ed94050_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000017b7ed94050_0;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b7ed97e30_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed93510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed963f0_0, 0, 1;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000017b7ed9ac80;
T_22 ;
    %wait E_0000017b7ed2a460;
    %load/vec4 v0000017b7eda4bf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017b7eda4830_0, 0, 32;
T_22.2 ;
    %load/vec4 v0000017b7eda4830_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000017b7eda4830_0;
    %store/vec4a v0000017b7eda5050, 4, 0;
    %load/vec4 v0000017b7eda4830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017b7eda4830_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000017b7eda4dd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.4, 4;
    %delay 10, 0;
    %load/vec4 v0000017b7ed99bc0_0;
    %load/vec4 v0000017b7eda4b50_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000017b7eda5050, 4, 0;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000017b7ed9ac80;
T_23 ;
    %delay 50, 0;
    %vpi_call 9 67 "$display", "\011\011 TIME \011 R0 \011 R1 \011 R2 \011 R3 \011 R4 \011 R5 \011 R6 \011 R7" {0 0 0};
    %vpi_call 9 68 "$monitor", $time, "\011%d\011%d\011%d\011%d\011%d\011%d\011%d\011%d", &A<v0000017b7eda5050, 0>, &A<v0000017b7eda5050, 1>, &A<v0000017b7eda5050, 2>, &A<v0000017b7eda5050, 3>, &A<v0000017b7eda5050, 4>, &A<v0000017b7eda5050, 5>, &A<v0000017b7eda5050, 6>, &A<v0000017b7eda5050, 7> {0 0 0};
    %end;
    .thread T_23;
    .scope S_0000017b7ec2dd00;
T_24 ;
    %wait E_0000017b7ed2ca20;
    %delay 20, 0;
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed97bb0, 4, 0;
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed97bb0, 4, 0;
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed97bb0, 4, 0;
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 3, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 3, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 3, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 3, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed97bb0, 4, 0;
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 4, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 4, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 4, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed97bb0, 4, 0;
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 5, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 5, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed97bb0, 4, 0;
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 6, 4;
    %and;
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 6, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed97bb0, 4, 0;
    %load/vec4 v0000017b7ed97110_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000017b7ed971b0_0;
    %parti/s 1, 7, 4;
    %and;
    %concati/vec4 0, 0, 7;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed97bb0, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017b7ed97bb0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017b7ed97bb0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017b7ed97bb0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017b7ed97bb0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017b7ed97bb0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017b7ed97bb0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017b7ed97bb0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017b7ed97bb0, 4;
    %add;
    %store/vec4 v0000017b7ed96850_0, 0, 8;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000017b7ec2de90;
T_25 ;
    %wait E_0000017b7ed2cb20;
    %delay 10, 0;
    %load/vec4 v0000017b7ed968f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed97750_0, 0, 8;
    %jmp T_25.9;
T_25.0 ;
    %load/vec4 v0000017b7ed97250_0;
    %store/vec4 v0000017b7ed97750_0, 0, 8;
    %jmp T_25.9;
T_25.1 ;
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed97750_0, 0, 8;
    %jmp T_25.9;
T_25.2 ;
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed97750_0, 0, 8;
    %jmp T_25.9;
T_25.3 ;
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 5, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed97750_0, 0, 8;
    %jmp T_25.9;
T_25.4 ;
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed97750_0, 0, 8;
    %jmp T_25.9;
T_25.5 ;
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 3, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed97750_0, 0, 8;
    %jmp T_25.9;
T_25.6 ;
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed97750_0, 0, 8;
    %jmp T_25.9;
T_25.7 ;
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed97250_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed97750_0, 0, 8;
    %jmp T_25.9;
T_25.9 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000017b7ec2e020;
T_26 ;
    %wait E_0000017b7ed2d120;
    %delay 10, 0;
    %load/vec4 v0000017b7ed96170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017b7ed979d0_0, 0, 8;
    %jmp T_26.9;
T_26.0 ;
    %load/vec4 v0000017b7ed96e90_0;
    %store/vec4 v0000017b7ed979d0_0, 0, 8;
    %jmp T_26.9;
T_26.1 ;
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed979d0_0, 0, 8;
    %jmp T_26.9;
T_26.2 ;
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed979d0_0, 0, 8;
    %jmp T_26.9;
T_26.3 ;
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 5, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed979d0_0, 0, 8;
    %jmp T_26.9;
T_26.4 ;
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed979d0_0, 0, 8;
    %jmp T_26.9;
T_26.5 ;
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 3, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed979d0_0, 0, 8;
    %jmp T_26.9;
T_26.6 ;
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed979d0_0, 0, 8;
    %jmp T_26.9;
T_26.7 ;
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed96e90_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed979d0_0, 0, 8;
    %jmp T_26.9;
T_26.9 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000017b7ec26fa0;
T_27 ;
    %wait E_0000017b7ed2cc60;
    %load/vec4 v0000017b7ed972f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %jmp T_27.2;
T_27.0 ;
    %delay 10, 0;
    %load/vec4 v0000017b7ed96b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017b7ed97c50_0, 0, 8;
    %jmp T_27.12;
T_27.3 ;
    %load/vec4 v0000017b7ed96990_0;
    %store/vec4 v0000017b7ed97c50_0, 0, 8;
    %jmp T_27.12;
T_27.4 ;
    %load/vec4 v0000017b7ed96990_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000017b7ed97c50_0, 0, 8;
    %jmp T_27.12;
T_27.5 ;
    %load/vec4 v0000017b7ed96990_0;
    %parti/s 6, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000017b7ed97c50_0, 0, 8;
    %jmp T_27.12;
T_27.6 ;
    %load/vec4 v0000017b7ed96990_0;
    %parti/s 5, 0, 2;
    %concati/vec4 0, 0, 3;
    %store/vec4 v0000017b7ed97c50_0, 0, 8;
    %jmp T_27.12;
T_27.7 ;
    %load/vec4 v0000017b7ed96990_0;
    %parti/s 4, 0, 2;
    %concati/vec4 0, 0, 4;
    %store/vec4 v0000017b7ed97c50_0, 0, 8;
    %jmp T_27.12;
T_27.8 ;
    %load/vec4 v0000017b7ed96990_0;
    %parti/s 3, 0, 2;
    %concati/vec4 0, 0, 5;
    %store/vec4 v0000017b7ed97c50_0, 0, 8;
    %jmp T_27.12;
T_27.9 ;
    %load/vec4 v0000017b7ed96990_0;
    %parti/s 2, 0, 2;
    %concati/vec4 0, 0, 6;
    %store/vec4 v0000017b7ed97c50_0, 0, 8;
    %jmp T_27.12;
T_27.10 ;
    %load/vec4 v0000017b7ed96990_0;
    %parti/s 1, 0, 2;
    %concati/vec4 0, 0, 7;
    %store/vec4 v0000017b7ed97c50_0, 0, 8;
    %jmp T_27.12;
T_27.12 ;
    %pop/vec4 1;
    %jmp T_27.2;
T_27.1 ;
    %delay 10, 0;
    %load/vec4 v0000017b7ed96b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_27.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_27.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_27.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.20, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017b7ed97c50_0, 0, 8;
    %jmp T_27.22;
T_27.13 ;
    %load/vec4 v0000017b7ed96990_0;
    %store/vec4 v0000017b7ed97c50_0, 0, 8;
    %jmp T_27.22;
T_27.14 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000017b7ed96990_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed97c50_0, 0, 8;
    %jmp T_27.22;
T_27.15 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0000017b7ed96990_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed97c50_0, 0, 8;
    %jmp T_27.22;
T_27.16 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0000017b7ed96990_0;
    %parti/s 5, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed97c50_0, 0, 8;
    %jmp T_27.22;
T_27.17 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000017b7ed96990_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed97c50_0, 0, 8;
    %jmp T_27.22;
T_27.18 ;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0000017b7ed96990_0;
    %parti/s 3, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed97c50_0, 0, 8;
    %jmp T_27.22;
T_27.19 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0000017b7ed96990_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed97c50_0, 0, 8;
    %jmp T_27.22;
T_27.20 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0000017b7ed96990_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b7ed97c50_0, 0, 8;
    %jmp T_27.22;
T_27.22 ;
    %pop/vec4 1;
    %jmp T_27.2;
T_27.2 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000017b7ec67d10;
T_28 ;
    %wait E_0000017b7ed2cd60;
    %load/vec4 v0000017b7ed97930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %load/vec4 v0000017b7ed976b0_0;
    %store/vec4 v0000017b7ed97890_0, 0, 8;
    %jmp T_28.9;
T_28.0 ;
    %load/vec4 v0000017b7ed97cf0_0;
    %store/vec4 v0000017b7ed97890_0, 0, 8;
    %jmp T_28.9;
T_28.1 ;
    %load/vec4 v0000017b7ed96c10_0;
    %store/vec4 v0000017b7ed97890_0, 0, 8;
    %jmp T_28.9;
T_28.2 ;
    %load/vec4 v0000017b7ed96cb0_0;
    %store/vec4 v0000017b7ed97890_0, 0, 8;
    %jmp T_28.9;
T_28.3 ;
    %load/vec4 v0000017b7ed96df0_0;
    %store/vec4 v0000017b7ed97890_0, 0, 8;
    %jmp T_28.9;
T_28.4 ;
    %load/vec4 v0000017b7ed977f0_0;
    %store/vec4 v0000017b7ed97890_0, 0, 8;
    %jmp T_28.9;
T_28.5 ;
    %load/vec4 v0000017b7ed96f30_0;
    %store/vec4 v0000017b7ed97890_0, 0, 8;
    %jmp T_28.9;
T_28.6 ;
    %load/vec4 v0000017b7ed97390_0;
    %store/vec4 v0000017b7ed97890_0, 0, 8;
    %jmp T_28.9;
T_28.7 ;
    %load/vec4 v0000017b7ed97d90_0;
    %store/vec4 v0000017b7ed97890_0, 0, 8;
    %jmp T_28.9;
T_28.9 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000017b7ed9ae10;
T_29 ;
    %wait E_0000017b7ed2d2e0;
    %load/vec4 v0000017b7ed984a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v0000017b7ed993a0_0;
    %store/vec4 v0000017b7ed98e00_0, 0, 8;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000017b7ed982c0_0;
    %store/vec4 v0000017b7ed98e00_0, 0, 8;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000017b7ed9afa0;
T_30 ;
    %wait E_0000017b7ed2cba0;
    %load/vec4 v0000017b7ed98c20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0000017b7ed99800_0;
    %store/vec4 v0000017b7ed98900_0, 0, 8;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000017b7ed98540_0;
    %store/vec4 v0000017b7ed98900_0, 0, 8;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000017b7ec67b80;
T_31 ;
    %wait E_0000017b7ed2c7e0;
    %load/vec4 v0000017b7ed965d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v0000017b7ed96210_0;
    %store/vec4 v0000017b7ed96a30_0, 0, 32;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000017b7ed97f70_0;
    %store/vec4 v0000017b7ed96a30_0, 0, 32;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000017b7ed9a960;
T_32 ;
    %wait E_0000017b7ed2cfe0;
    %delay 20, 0;
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed99da0, 4, 0;
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed99da0, 4, 0;
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed99da0, 4, 0;
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 3, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 3, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 3, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 3, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed99da0, 4, 0;
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 4, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 4, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 4, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed99da0, 4, 0;
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 5, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 5, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed99da0, 4, 0;
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 6, 4;
    %and;
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 6, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed99da0, 4, 0;
    %load/vec4 v0000017b7ed98400_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000017b7ed99260_0;
    %parti/s 1, 7, 4;
    %and;
    %concati/vec4 0, 0, 7;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017b7ed99da0, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017b7ed99da0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017b7ed99da0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017b7ed99da0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017b7ed99da0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017b7ed99da0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017b7ed99da0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017b7ed99da0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017b7ed99da0, 4;
    %add;
    %store/vec4 v0000017b7ed99620_0, 0, 8;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000017b7ed9aaf0;
T_33 ;
    %wait E_0000017b7ed2d320;
    %load/vec4 v0000017b7ed98f40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_33.0, 4;
    %load/vec4 v0000017b7ed98cc0_0;
    %store/vec4 v0000017b7ed98ea0_0, 0, 8;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000017b7ed994e0_0;
    %store/vec4 v0000017b7ed98ea0_0, 0, 8;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000017b7ed9a640;
T_34 ;
    %wait E_0000017b7ed2cb60;
    %load/vec4 v0000017b7ed987c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_34.0, 4;
    %load/vec4 v0000017b7ed98360_0;
    %store/vec4 v0000017b7ed98180_0, 0, 32;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000017b7ed999e0_0;
    %store/vec4 v0000017b7ed98180_0, 0, 32;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000017b7ec10460;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda6e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda43d0_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0000017b7ec10460;
T_36 ;
    %wait E_0000017b7ed2a460;
    %load/vec4 v0000017b7eda4150_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_36.0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017b7eda45b0_0, 0, 32;
    %jmp T_36.1;
T_36.0 ;
    %delay 10, 0;
    %load/vec4 v0000017b7eda3610_0;
    %store/vec4 v0000017b7eda45b0_0, 0, 32;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000017b7ec10460;
T_37 ;
    %wait E_0000017b7ed2c9e0;
    %load/vec4 v0000017b7eda3430_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0000017b7eda4290_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0000017b7eda4290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_37.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_37.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_37.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_37.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_37.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_37.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_37.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_37.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.17, 6;
    %jmp T_37.18;
T_37.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017b7eda4e70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda72f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda5630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda56d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017b7eda6d50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda43d0_0, 0, 1;
    %jmp T_37.18;
T_37.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017b7eda4e70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda72f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda5630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda56d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017b7eda6d50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda43d0_0, 0, 1;
    %jmp T_37.18;
T_37.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000017b7eda4e70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda72f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda5630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda56d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017b7eda6d50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda43d0_0, 0, 1;
    %jmp T_37.18;
T_37.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000017b7eda4e70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda72f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda5630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda56d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017b7eda6d50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda43d0_0, 0, 1;
    %jmp T_37.18;
T_37.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000017b7eda4e70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda72f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda5630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda56d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017b7eda6d50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda43d0_0, 0, 1;
    %jmp T_37.18;
T_37.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000017b7eda4e70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda72f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda5630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda56d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017b7eda6d50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda43d0_0, 0, 1;
    %jmp T_37.18;
T_37.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda56d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017b7eda6d50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda43d0_0, 0, 1;
    %jmp T_37.18;
T_37.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000017b7eda4e70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda56d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda72f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda5630_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017b7eda6d50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda43d0_0, 0, 1;
    %jmp T_37.18;
T_37.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000017b7eda4e70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda56d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda72f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda5630_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017b7eda6d50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda43d0_0, 0, 1;
    %jmp T_37.18;
T_37.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000017b7eda4e70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda56d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda72f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda5630_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000017b7eda6d50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda43d0_0, 0, 1;
    %jmp T_37.18;
T_37.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000017b7eda4e70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda56d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda72f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda5630_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017b7eda6d50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda43d0_0, 0, 1;
    %jmp T_37.18;
T_37.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000017b7eda4e70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda56d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda72f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda5630_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017b7eda6d50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda43d0_0, 0, 1;
    %jmp T_37.18;
T_37.12 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000017b7eda4e70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda56d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda72f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda5630_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017b7eda6d50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda43d0_0, 0, 1;
    %jmp T_37.18;
T_37.13 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000017b7eda4e70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda56d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda72f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda5630_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017b7eda6d50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda6e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda43d0_0, 0, 1;
    %jmp T_37.18;
T_37.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda56d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda5630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda72f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017b7eda4e70_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017b7eda6d50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda48d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda5310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda43d0_0, 0, 1;
    %jmp T_37.18;
T_37.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda56d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda5630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda72f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017b7eda4e70_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017b7eda6d50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda48d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda5310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda43d0_0, 0, 1;
    %jmp T_37.18;
T_37.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda56d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda5630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda72f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017b7eda4e70_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017b7eda6d50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda5310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda48d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda43d0_0, 0, 1;
    %jmp T_37.18;
T_37.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda56d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda5630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda72f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017b7eda4e70_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017b7eda6d50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda5310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda48d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda43d0_0, 0, 1;
    %jmp T_37.18;
T_37.18 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000017b7ec10460;
T_38 ;
    %wait E_0000017b7ed2c960;
    %load/vec4 v0000017b7eda3c50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda48d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda5310_0, 0, 1;
T_38.0 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000017b7ed44c70;
T_39 ;
    %vpi_call 2 73 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 74 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017b7ed44c70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda65d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b7eda5e50_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b7eda5e50_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_39;
    .scope S_0000017b7ed44c70;
T_40 ;
    %delay 40, 0;
    %load/vec4 v0000017b7eda65d0_0;
    %inv;
    %store/vec4 v0000017b7eda65d0_0, 0, 1;
    %jmp T_40;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./dcacheFSM_skeleton.v";
    "./dmem_for_dcache.v";
    "./icache.v";
    "./imem_for_icache.v";
    "./CPU.v";
    "./ALU.v";
    "./REGFILE.v";
