# -VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING
# Day 1
Running interactive openlane
![1](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/8fa5686a-5776-4a38-82e3-00f420d6f2a0)

