ARM GAS  /tmp/ccyfp70H.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"main.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_GPIO_Init,"ax",%progbits
  17              		.align	1
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	MX_GPIO_Init:
  25              	.LFB147:
  26              		.file 1 "../../CM7/Core/Src/main.c"
   1:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../../CM7/Core/Src/main.c **** /**
   3:../../CM7/Core/Src/main.c ****   ******************************************************************************
   4:../../CM7/Core/Src/main.c ****   * @file           : main.c
   5:../../CM7/Core/Src/main.c ****   * @brief          : Main program body
   6:../../CM7/Core/Src/main.c ****   ******************************************************************************
   7:../../CM7/Core/Src/main.c ****   * @attention
   8:../../CM7/Core/Src/main.c ****   *
   9:../../CM7/Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:../../CM7/Core/Src/main.c ****   * All rights reserved.
  11:../../CM7/Core/Src/main.c ****   *
  12:../../CM7/Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../../CM7/Core/Src/main.c ****   * in the root directory of this software component.
  14:../../CM7/Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../CM7/Core/Src/main.c ****   *
  16:../../CM7/Core/Src/main.c ****   ******************************************************************************
  17:../../CM7/Core/Src/main.c ****   */
  18:../../CM7/Core/Src/main.c **** /* USER CODE END Header */
  19:../../CM7/Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../../CM7/Core/Src/main.c **** #include "main.h"
  21:../../CM7/Core/Src/main.c **** 
  22:../../CM7/Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:../../CM7/Core/Src/main.c **** 
  25:../../CM7/Core/Src/main.c **** /* USER CODE END Includes */
  26:../../CM7/Core/Src/main.c **** 
  27:../../CM7/Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:../../CM7/Core/Src/main.c **** 
  30:../../CM7/Core/Src/main.c **** /* USER CODE END PTD */
  31:../../CM7/Core/Src/main.c **** 
  32:../../CM7/Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccyfp70H.s 			page 2


  33:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:../../CM7/Core/Src/main.c **** 
  35:../../CM7/Core/Src/main.c **** #ifndef HSEM_ID_0
  36:../../CM7/Core/Src/main.c **** #define HSEM_ID_0 (0U) /* HW semaphore 0*/
  37:../../CM7/Core/Src/main.c **** #endif
  38:../../CM7/Core/Src/main.c **** 
  39:../../CM7/Core/Src/main.c **** /* USER CODE END PD */
  40:../../CM7/Core/Src/main.c **** 
  41:../../CM7/Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:../../CM7/Core/Src/main.c **** 
  44:../../CM7/Core/Src/main.c **** /* USER CODE END PM */
  45:../../CM7/Core/Src/main.c **** 
  46:../../CM7/Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:../../CM7/Core/Src/main.c **** 
  48:../../CM7/Core/Src/main.c **** UART_HandleTypeDef huart8;
  49:../../CM7/Core/Src/main.c **** 
  50:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:../../CM7/Core/Src/main.c **** 
  52:../../CM7/Core/Src/main.c **** /* USER CODE END PV */
  53:../../CM7/Core/Src/main.c **** 
  54:../../CM7/Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:../../CM7/Core/Src/main.c **** void SystemClock_Config(void);
  56:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void);
  57:../../CM7/Core/Src/main.c **** static void MX_UART8_Init(void);
  58:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PFP */
  59:../../CM7/Core/Src/main.c **** 
  60:../../CM7/Core/Src/main.c **** /* USER CODE END PFP */
  61:../../CM7/Core/Src/main.c **** 
  62:../../CM7/Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  63:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 0 */
  64:../../CM7/Core/Src/main.c **** 
  65:../../CM7/Core/Src/main.c **** /* USER CODE END 0 */
  66:../../CM7/Core/Src/main.c **** 
  67:../../CM7/Core/Src/main.c **** /**
  68:../../CM7/Core/Src/main.c ****   * @brief  The application entry point.
  69:../../CM7/Core/Src/main.c ****   * @retval int
  70:../../CM7/Core/Src/main.c ****   */
  71:../../CM7/Core/Src/main.c **** int main(void)
  72:../../CM7/Core/Src/main.c **** {
  73:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  74:../../CM7/Core/Src/main.c **** 
  75:../../CM7/Core/Src/main.c ****   /* USER CODE END 1 */
  76:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_0 */
  77:../../CM7/Core/Src/main.c ****   int32_t timeout;
  78:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
  79:../../CM7/Core/Src/main.c **** 
  80:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_1 */
  81:../../CM7/Core/Src/main.c ****   /* Wait until CPU2 boots and enters in stop mode or timeout*/
  82:../../CM7/Core/Src/main.c ****   timeout = 0xFFFF;
  83:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_1 */
  84:../../CM7/Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  85:../../CM7/Core/Src/main.c **** 
  86:../../CM7/Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  87:../../CM7/Core/Src/main.c ****   HAL_Init();
  88:../../CM7/Core/Src/main.c **** 
  89:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Init */
ARM GAS  /tmp/ccyfp70H.s 			page 3


  90:../../CM7/Core/Src/main.c **** 
  91:../../CM7/Core/Src/main.c ****   /* USER CODE END Init */
  92:../../CM7/Core/Src/main.c **** 
  93:../../CM7/Core/Src/main.c ****   /* Configure the system clock */
  94:../../CM7/Core/Src/main.c ****   SystemClock_Config();
  95:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
  96:../../CM7/Core/Src/main.c **** /* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
  97:../../CM7/Core/Src/main.c **** HSEM notification */
  98:../../CM7/Core/Src/main.c **** /*HW semaphore Clock enable*/
  99:../../CM7/Core/Src/main.c **** __HAL_RCC_HSEM_CLK_ENABLE();
 100:../../CM7/Core/Src/main.c **** /*Take HSEM */
 101:../../CM7/Core/Src/main.c **** HAL_HSEM_FastTake(HSEM_ID_0);
 102:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 103:../../CM7/Core/Src/main.c **** HAL_HSEM_Release(HSEM_ID_0,0);
 104:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 105:../../CM7/Core/Src/main.c **** timeout = 0xFFFF;
 106:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 107:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 108:../../CM7/Core/Src/main.c **** {
 109:../../CM7/Core/Src/main.c **** Error_Handler();
 110:../../CM7/Core/Src/main.c **** }
 111:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_2 */
 112:../../CM7/Core/Src/main.c **** 
 113:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 114:../../CM7/Core/Src/main.c **** 
 115:../../CM7/Core/Src/main.c ****   /* USER CODE END SysInit */
 116:../../CM7/Core/Src/main.c **** 
 117:../../CM7/Core/Src/main.c ****   /* Initialize all configured peripherals */
 118:../../CM7/Core/Src/main.c ****   MX_GPIO_Init();
 119:../../CM7/Core/Src/main.c ****   MX_UART8_Init();
 120:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 121:../../CM7/Core/Src/main.c **** 
 122:../../CM7/Core/Src/main.c ****   /* USER CODE END 2 */
 123:../../CM7/Core/Src/main.c **** 
 124:../../CM7/Core/Src/main.c ****   /* Infinite loop */
 125:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 126:../../CM7/Core/Src/main.c ****   while (1)
 127:../../CM7/Core/Src/main.c ****   {
 128:../../CM7/Core/Src/main.c **** 	  uint8_t Test[] = "Hello World !!!\r\n"; //Data to send
 129:../../CM7/Core/Src/main.c **** 	  HAL_UART_Transmit(&huart8,Test,sizeof(Test),10);// Sending in normal mode
 130:../../CM7/Core/Src/main.c **** 	  HAL_Delay(1000);
 131:../../CM7/Core/Src/main.c ****   }
 132:../../CM7/Core/Src/main.c ****   /* USER CODE END 3 */
 133:../../CM7/Core/Src/main.c **** }
 134:../../CM7/Core/Src/main.c **** 
 135:../../CM7/Core/Src/main.c **** /**
 136:../../CM7/Core/Src/main.c ****   * @brief System Clock Configuration
 137:../../CM7/Core/Src/main.c ****   * @retval None
 138:../../CM7/Core/Src/main.c ****   */
 139:../../CM7/Core/Src/main.c **** void SystemClock_Config(void)
 140:../../CM7/Core/Src/main.c **** {
 141:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 142:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 143:../../CM7/Core/Src/main.c **** 
 144:../../CM7/Core/Src/main.c ****   /** Supply configuration update enable
 145:../../CM7/Core/Src/main.c ****   */
 146:../../CM7/Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
ARM GAS  /tmp/ccyfp70H.s 			page 4


 147:../../CM7/Core/Src/main.c **** 
 148:../../CM7/Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 149:../../CM7/Core/Src/main.c ****   */
 150:../../CM7/Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 151:../../CM7/Core/Src/main.c **** 
 152:../../CM7/Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 153:../../CM7/Core/Src/main.c **** 
 154:../../CM7/Core/Src/main.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 155:../../CM7/Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 156:../../CM7/Core/Src/main.c **** 
 157:../../CM7/Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 158:../../CM7/Core/Src/main.c **** 
 159:../../CM7/Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 160:../../CM7/Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 161:../../CM7/Core/Src/main.c ****   */
 162:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 163:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 164:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 165:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 166:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 167:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 168:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 169:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 170:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 171:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 172:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 173:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 174:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 175:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 176:../../CM7/Core/Src/main.c ****   {
 177:../../CM7/Core/Src/main.c ****     Error_Handler();
 178:../../CM7/Core/Src/main.c ****   }
 179:../../CM7/Core/Src/main.c **** 
 180:../../CM7/Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 181:../../CM7/Core/Src/main.c ****   */
 182:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 183:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 184:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 185:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 186:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 187:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 188:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 189:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 190:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 191:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 192:../../CM7/Core/Src/main.c **** 
 193:../../CM7/Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 194:../../CM7/Core/Src/main.c ****   {
 195:../../CM7/Core/Src/main.c ****     Error_Handler();
 196:../../CM7/Core/Src/main.c ****   }
 197:../../CM7/Core/Src/main.c **** }
 198:../../CM7/Core/Src/main.c **** 
 199:../../CM7/Core/Src/main.c **** /**
 200:../../CM7/Core/Src/main.c ****   * @brief UART8 Initialization Function
 201:../../CM7/Core/Src/main.c ****   * @param None
 202:../../CM7/Core/Src/main.c ****   * @retval None
 203:../../CM7/Core/Src/main.c ****   */
ARM GAS  /tmp/ccyfp70H.s 			page 5


 204:../../CM7/Core/Src/main.c **** static void MX_UART8_Init(void)
 205:../../CM7/Core/Src/main.c **** {
 206:../../CM7/Core/Src/main.c **** 
 207:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN UART8_Init 0 */
 208:../../CM7/Core/Src/main.c **** 
 209:../../CM7/Core/Src/main.c ****   /* USER CODE END UART8_Init 0 */
 210:../../CM7/Core/Src/main.c **** 
 211:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN UART8_Init 1 */
 212:../../CM7/Core/Src/main.c **** 
 213:../../CM7/Core/Src/main.c ****   /* USER CODE END UART8_Init 1 */
 214:../../CM7/Core/Src/main.c ****   huart8.Instance = UART8;
 215:../../CM7/Core/Src/main.c ****   huart8.Init.BaudRate = 115200;
 216:../../CM7/Core/Src/main.c ****   huart8.Init.WordLength = UART_WORDLENGTH_8B;
 217:../../CM7/Core/Src/main.c ****   huart8.Init.StopBits = UART_STOPBITS_1;
 218:../../CM7/Core/Src/main.c ****   huart8.Init.Parity = UART_PARITY_NONE;
 219:../../CM7/Core/Src/main.c ****   huart8.Init.Mode = UART_MODE_TX_RX;
 220:../../CM7/Core/Src/main.c ****   huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 221:../../CM7/Core/Src/main.c ****   huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 222:../../CM7/Core/Src/main.c ****   huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 223:../../CM7/Core/Src/main.c ****   huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 224:../../CM7/Core/Src/main.c ****   huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 225:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart8) != HAL_OK)
 226:../../CM7/Core/Src/main.c ****   {
 227:../../CM7/Core/Src/main.c ****     Error_Handler();
 228:../../CM7/Core/Src/main.c ****   }
 229:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 230:../../CM7/Core/Src/main.c ****   {
 231:../../CM7/Core/Src/main.c ****     Error_Handler();
 232:../../CM7/Core/Src/main.c ****   }
 233:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 234:../../CM7/Core/Src/main.c ****   {
 235:../../CM7/Core/Src/main.c ****     Error_Handler();
 236:../../CM7/Core/Src/main.c ****   }
 237:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 238:../../CM7/Core/Src/main.c ****   {
 239:../../CM7/Core/Src/main.c ****     Error_Handler();
 240:../../CM7/Core/Src/main.c ****   }
 241:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN UART8_Init 2 */
 242:../../CM7/Core/Src/main.c **** 
 243:../../CM7/Core/Src/main.c ****   /* USER CODE END UART8_Init 2 */
 244:../../CM7/Core/Src/main.c **** 
 245:../../CM7/Core/Src/main.c **** }
 246:../../CM7/Core/Src/main.c **** 
 247:../../CM7/Core/Src/main.c **** /**
 248:../../CM7/Core/Src/main.c ****   * @brief GPIO Initialization Function
 249:../../CM7/Core/Src/main.c ****   * @param None
 250:../../CM7/Core/Src/main.c ****   * @retval None
 251:../../CM7/Core/Src/main.c ****   */
 252:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void)
 253:../../CM7/Core/Src/main.c **** {
  27              		.loc 1 253 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 30B5     		push	{r4, r5, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 12
ARM GAS  /tmp/ccyfp70H.s 			page 6


  34              		.cfi_offset 4, -12
  35              		.cfi_offset 5, -8
  36              		.cfi_offset 14, -4
  37 0002 89B0     		sub	sp, sp, #36
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
 254:../../CM7/Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 254 3 view .LVU1
  41              		.loc 1 254 20 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0394     		str	r4, [sp, #12]
  44 0008 0494     		str	r4, [sp, #16]
  45 000a 0594     		str	r4, [sp, #20]
  46 000c 0694     		str	r4, [sp, #24]
  47 000e 0794     		str	r4, [sp, #28]
 255:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 256:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 257:../../CM7/Core/Src/main.c **** 
 258:../../CM7/Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 259:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  48              		.loc 1 259 3 is_stmt 1 view .LVU3
  49              	.LBB4:
  50              		.loc 1 259 3 view .LVU4
  51              		.loc 1 259 3 view .LVU5
  52 0010 154B     		ldr	r3, .L3
  53 0012 D3F8E020 		ldr	r2, [r3, #224]
  54 0016 42F01002 		orr	r2, r2, #16
  55 001a C3F8E020 		str	r2, [r3, #224]
  56              		.loc 1 259 3 view .LVU6
  57 001e D3F8E020 		ldr	r2, [r3, #224]
  58 0022 02F01002 		and	r2, r2, #16
  59 0026 0192     		str	r2, [sp, #4]
  60              		.loc 1 259 3 view .LVU7
  61 0028 019A     		ldr	r2, [sp, #4]
  62              	.LBE4:
  63              		.loc 1 259 3 view .LVU8
 260:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  64              		.loc 1 260 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 260 3 view .LVU10
  67              		.loc 1 260 3 view .LVU11
  68 002a D3F8E020 		ldr	r2, [r3, #224]
  69 002e 42F00102 		orr	r2, r2, #1
  70 0032 C3F8E020 		str	r2, [r3, #224]
  71              		.loc 1 260 3 view .LVU12
  72 0036 D3F8E030 		ldr	r3, [r3, #224]
  73 003a 03F00103 		and	r3, r3, #1
  74 003e 0293     		str	r3, [sp, #8]
  75              		.loc 1 260 3 view .LVU13
  76 0040 029B     		ldr	r3, [sp, #8]
  77              	.LBE5:
  78              		.loc 1 260 3 view .LVU14
 261:../../CM7/Core/Src/main.c **** 
 262:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 263:../../CM7/Core/Src/main.c ****   HAL_GPIO_WritePin(LRGB_RED_GPIO_Port, LRGB_RED_Pin, GPIO_PIN_RESET);
  79              		.loc 1 263 3 view .LVU15
  80 0042 0A4D     		ldr	r5, .L3+4
ARM GAS  /tmp/ccyfp70H.s 			page 7


  81 0044 2246     		mov	r2, r4
  82 0046 1021     		movs	r1, #16
  83 0048 2846     		mov	r0, r5
  84 004a FFF7FEFF 		bl	HAL_GPIO_WritePin
  85              	.LVL0:
 264:../../CM7/Core/Src/main.c **** 
 265:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin : LRGB_RED_Pin */
 266:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pin = LRGB_RED_Pin;
  86              		.loc 1 266 3 view .LVU16
  87              		.loc 1 266 23 is_stmt 0 view .LVU17
  88 004e 1023     		movs	r3, #16
  89 0050 0393     		str	r3, [sp, #12]
 267:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  90              		.loc 1 267 3 is_stmt 1 view .LVU18
  91              		.loc 1 267 24 is_stmt 0 view .LVU19
  92 0052 1123     		movs	r3, #17
  93 0054 0493     		str	r3, [sp, #16]
 268:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  94              		.loc 1 268 3 is_stmt 1 view .LVU20
  95              		.loc 1 268 24 is_stmt 0 view .LVU21
  96 0056 0594     		str	r4, [sp, #20]
 269:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  97              		.loc 1 269 3 is_stmt 1 view .LVU22
  98              		.loc 1 269 25 is_stmt 0 view .LVU23
  99 0058 0694     		str	r4, [sp, #24]
 270:../../CM7/Core/Src/main.c ****   HAL_GPIO_Init(LRGB_RED_GPIO_Port, &GPIO_InitStruct);
 100              		.loc 1 270 3 is_stmt 1 view .LVU24
 101 005a 03A9     		add	r1, sp, #12
 102 005c 2846     		mov	r0, r5
 103 005e FFF7FEFF 		bl	HAL_GPIO_Init
 104              	.LVL1:
 271:../../CM7/Core/Src/main.c **** 
 272:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 273:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 274:../../CM7/Core/Src/main.c **** }
 105              		.loc 1 274 1 is_stmt 0 view .LVU25
 106 0062 09B0     		add	sp, sp, #36
 107              	.LCFI2:
 108              		.cfi_def_cfa_offset 12
 109              		@ sp needed
 110 0064 30BD     		pop	{r4, r5, pc}
 111              	.L4:
 112 0066 00BF     		.align	2
 113              	.L3:
 114 0068 00440258 		.word	1476543488
 115 006c 00000258 		.word	1476526080
 116              		.cfi_endproc
 117              	.LFE147:
 119              		.section	.text.Error_Handler,"ax",%progbits
 120              		.align	1
 121              		.global	Error_Handler
 122              		.syntax unified
 123              		.thumb
 124              		.thumb_func
 125              		.fpu fpv5-d16
 127              	Error_Handler:
 128              	.LFB148:
ARM GAS  /tmp/ccyfp70H.s 			page 8


 275:../../CM7/Core/Src/main.c **** 
 276:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 4 */
 277:../../CM7/Core/Src/main.c **** 
 278:../../CM7/Core/Src/main.c **** /* USER CODE END 4 */
 279:../../CM7/Core/Src/main.c **** 
 280:../../CM7/Core/Src/main.c **** /**
 281:../../CM7/Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 282:../../CM7/Core/Src/main.c ****   * @retval None
 283:../../CM7/Core/Src/main.c ****   */
 284:../../CM7/Core/Src/main.c **** void Error_Handler(void)
 285:../../CM7/Core/Src/main.c **** {
 129              		.loc 1 285 1 is_stmt 1 view -0
 130              		.cfi_startproc
 131              		@ Volatile: function does not return.
 132              		@ args = 0, pretend = 0, frame = 0
 133              		@ frame_needed = 0, uses_anonymous_args = 0
 134              		@ link register save eliminated.
 286:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 287:../../CM7/Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 288:../../CM7/Core/Src/main.c ****   __disable_irq();
 135              		.loc 1 288 3 view .LVU27
 136              	.LBB6:
 137              	.LBI6:
 138              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccyfp70H.s 			page 9


  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
ARM GAS  /tmp/ccyfp70H.s 			page 10


  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
ARM GAS  /tmp/ccyfp70H.s 			page 11


 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
ARM GAS  /tmp/ccyfp70H.s 			page 12


 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 139              		.loc 2 207 27 view .LVU28
 140              	.LBB7:
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 141              		.loc 2 209 3 view .LVU29
 142              		.syntax unified
 143              	@ 209 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 144 0000 72B6     		cpsid i
 145              	@ 0 "" 2
 146              		.thumb
 147              		.syntax unified
 148              	.L6:
 149              	.LBE7:
 150              	.LBE6:
 289:../../CM7/Core/Src/main.c ****   while (1)
 151              		.loc 1 289 3 discriminator 1 view .LVU30
 290:../../CM7/Core/Src/main.c ****   {
 291:../../CM7/Core/Src/main.c ****   }
 152              		.loc 1 291 3 discriminator 1 view .LVU31
 289:../../CM7/Core/Src/main.c ****   while (1)
 153              		.loc 1 289 9 discriminator 1 view .LVU32
 154 0002 FEE7     		b	.L6
 155              		.cfi_endproc
 156              	.LFE148:
 158              		.section	.text.MX_UART8_Init,"ax",%progbits
 159              		.align	1
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
 163              		.fpu fpv5-d16
 165              	MX_UART8_Init:
 166              	.LFB146:
 205:../../CM7/Core/Src/main.c **** 
 167              		.loc 1 205 1 view -0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 0
 170              		@ frame_needed = 0, uses_anonymous_args = 0
 171 0000 08B5     		push	{r3, lr}
 172              	.LCFI3:
 173              		.cfi_def_cfa_offset 8
 174              		.cfi_offset 3, -8
 175              		.cfi_offset 14, -4
 214:../../CM7/Core/Src/main.c ****   huart8.Init.BaudRate = 115200;
 176              		.loc 1 214 3 view .LVU34
 214:../../CM7/Core/Src/main.c ****   huart8.Init.BaudRate = 115200;
 177              		.loc 1 214 19 is_stmt 0 view .LVU35
 178 0002 1548     		ldr	r0, .L17
 179 0004 154B     		ldr	r3, .L17+4
 180 0006 0360     		str	r3, [r0]
 215:../../CM7/Core/Src/main.c ****   huart8.Init.WordLength = UART_WORDLENGTH_8B;
 181              		.loc 1 215 3 is_stmt 1 view .LVU36
 215:../../CM7/Core/Src/main.c ****   huart8.Init.WordLength = UART_WORDLENGTH_8B;
 182              		.loc 1 215 24 is_stmt 0 view .LVU37
 183 0008 4FF4E133 		mov	r3, #115200
ARM GAS  /tmp/ccyfp70H.s 			page 13


 184 000c 4360     		str	r3, [r0, #4]
 216:../../CM7/Core/Src/main.c ****   huart8.Init.StopBits = UART_STOPBITS_1;
 185              		.loc 1 216 3 is_stmt 1 view .LVU38
 216:../../CM7/Core/Src/main.c ****   huart8.Init.StopBits = UART_STOPBITS_1;
 186              		.loc 1 216 26 is_stmt 0 view .LVU39
 187 000e 0023     		movs	r3, #0
 188 0010 8360     		str	r3, [r0, #8]
 217:../../CM7/Core/Src/main.c ****   huart8.Init.Parity = UART_PARITY_NONE;
 189              		.loc 1 217 3 is_stmt 1 view .LVU40
 217:../../CM7/Core/Src/main.c ****   huart8.Init.Parity = UART_PARITY_NONE;
 190              		.loc 1 217 24 is_stmt 0 view .LVU41
 191 0012 C360     		str	r3, [r0, #12]
 218:../../CM7/Core/Src/main.c ****   huart8.Init.Mode = UART_MODE_TX_RX;
 192              		.loc 1 218 3 is_stmt 1 view .LVU42
 218:../../CM7/Core/Src/main.c ****   huart8.Init.Mode = UART_MODE_TX_RX;
 193              		.loc 1 218 22 is_stmt 0 view .LVU43
 194 0014 0361     		str	r3, [r0, #16]
 219:../../CM7/Core/Src/main.c ****   huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 195              		.loc 1 219 3 is_stmt 1 view .LVU44
 219:../../CM7/Core/Src/main.c ****   huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 196              		.loc 1 219 20 is_stmt 0 view .LVU45
 197 0016 0C22     		movs	r2, #12
 198 0018 4261     		str	r2, [r0, #20]
 220:../../CM7/Core/Src/main.c ****   huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 199              		.loc 1 220 3 is_stmt 1 view .LVU46
 220:../../CM7/Core/Src/main.c ****   huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 200              		.loc 1 220 25 is_stmt 0 view .LVU47
 201 001a 8361     		str	r3, [r0, #24]
 221:../../CM7/Core/Src/main.c ****   huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 202              		.loc 1 221 3 is_stmt 1 view .LVU48
 221:../../CM7/Core/Src/main.c ****   huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 203              		.loc 1 221 28 is_stmt 0 view .LVU49
 204 001c C361     		str	r3, [r0, #28]
 222:../../CM7/Core/Src/main.c ****   huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 205              		.loc 1 222 3 is_stmt 1 view .LVU50
 222:../../CM7/Core/Src/main.c ****   huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 206              		.loc 1 222 30 is_stmt 0 view .LVU51
 207 001e 0362     		str	r3, [r0, #32]
 223:../../CM7/Core/Src/main.c ****   huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 208              		.loc 1 223 3 is_stmt 1 view .LVU52
 223:../../CM7/Core/Src/main.c ****   huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 209              		.loc 1 223 30 is_stmt 0 view .LVU53
 210 0020 4362     		str	r3, [r0, #36]
 224:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart8) != HAL_OK)
 211              		.loc 1 224 3 is_stmt 1 view .LVU54
 224:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart8) != HAL_OK)
 212              		.loc 1 224 38 is_stmt 0 view .LVU55
 213 0022 8362     		str	r3, [r0, #40]
 225:../../CM7/Core/Src/main.c ****   {
 214              		.loc 1 225 3 is_stmt 1 view .LVU56
 225:../../CM7/Core/Src/main.c ****   {
 215              		.loc 1 225 7 is_stmt 0 view .LVU57
 216 0024 FFF7FEFF 		bl	HAL_UART_Init
 217              	.LVL2:
 225:../../CM7/Core/Src/main.c ****   {
 218              		.loc 1 225 6 view .LVU58
 219 0028 70B9     		cbnz	r0, .L13
ARM GAS  /tmp/ccyfp70H.s 			page 14


 229:../../CM7/Core/Src/main.c ****   {
 220              		.loc 1 229 3 is_stmt 1 view .LVU59
 229:../../CM7/Core/Src/main.c ****   {
 221              		.loc 1 229 7 is_stmt 0 view .LVU60
 222 002a 0021     		movs	r1, #0
 223 002c 0A48     		ldr	r0, .L17
 224 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 225              	.LVL3:
 229:../../CM7/Core/Src/main.c ****   {
 226              		.loc 1 229 6 view .LVU61
 227 0032 58B9     		cbnz	r0, .L14
 233:../../CM7/Core/Src/main.c ****   {
 228              		.loc 1 233 3 is_stmt 1 view .LVU62
 233:../../CM7/Core/Src/main.c ****   {
 229              		.loc 1 233 7 is_stmt 0 view .LVU63
 230 0034 0021     		movs	r1, #0
 231 0036 0848     		ldr	r0, .L17
 232 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 233              	.LVL4:
 233:../../CM7/Core/Src/main.c ****   {
 234              		.loc 1 233 6 view .LVU64
 235 003c 40B9     		cbnz	r0, .L15
 237:../../CM7/Core/Src/main.c ****   {
 236              		.loc 1 237 3 is_stmt 1 view .LVU65
 237:../../CM7/Core/Src/main.c ****   {
 237              		.loc 1 237 7 is_stmt 0 view .LVU66
 238 003e 0648     		ldr	r0, .L17
 239 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 240              	.LVL5:
 237:../../CM7/Core/Src/main.c ****   {
 241              		.loc 1 237 6 view .LVU67
 242 0044 30B9     		cbnz	r0, .L16
 245:../../CM7/Core/Src/main.c **** 
 243              		.loc 1 245 1 view .LVU68
 244 0046 08BD     		pop	{r3, pc}
 245              	.L13:
 227:../../CM7/Core/Src/main.c ****   }
 246              		.loc 1 227 5 is_stmt 1 view .LVU69
 247 0048 FFF7FEFF 		bl	Error_Handler
 248              	.LVL6:
 249              	.L14:
 231:../../CM7/Core/Src/main.c ****   }
 250              		.loc 1 231 5 view .LVU70
 251 004c FFF7FEFF 		bl	Error_Handler
 252              	.LVL7:
 253              	.L15:
 235:../../CM7/Core/Src/main.c ****   }
 254              		.loc 1 235 5 view .LVU71
 255 0050 FFF7FEFF 		bl	Error_Handler
 256              	.LVL8:
 257              	.L16:
 239:../../CM7/Core/Src/main.c ****   }
 258              		.loc 1 239 5 view .LVU72
 259 0054 FFF7FEFF 		bl	Error_Handler
 260              	.LVL9:
 261              	.L18:
 262              		.align	2
ARM GAS  /tmp/ccyfp70H.s 			page 15


 263              	.L17:
 264 0058 00000000 		.word	huart8
 265 005c 007C0040 		.word	1073773568
 266              		.cfi_endproc
 267              	.LFE146:
 269              		.section	.text.SystemClock_Config,"ax",%progbits
 270              		.align	1
 271              		.global	SystemClock_Config
 272              		.syntax unified
 273              		.thumb
 274              		.thumb_func
 275              		.fpu fpv5-d16
 277              	SystemClock_Config:
 278              	.LFB145:
 140:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 279              		.loc 1 140 1 view -0
 280              		.cfi_startproc
 281              		@ args = 0, pretend = 0, frame = 120
 282              		@ frame_needed = 0, uses_anonymous_args = 0
 283 0000 00B5     		push	{lr}
 284              	.LCFI4:
 285              		.cfi_def_cfa_offset 4
 286              		.cfi_offset 14, -4
 287 0002 9FB0     		sub	sp, sp, #124
 288              	.LCFI5:
 289              		.cfi_def_cfa_offset 128
 141:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 290              		.loc 1 141 3 view .LVU74
 141:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 291              		.loc 1 141 22 is_stmt 0 view .LVU75
 292 0004 4C22     		movs	r2, #76
 293 0006 0021     		movs	r1, #0
 294 0008 0BA8     		add	r0, sp, #44
 295 000a FFF7FEFF 		bl	memset
 296              	.LVL10:
 142:../../CM7/Core/Src/main.c **** 
 297              		.loc 1 142 3 is_stmt 1 view .LVU76
 142:../../CM7/Core/Src/main.c **** 
 298              		.loc 1 142 22 is_stmt 0 view .LVU77
 299 000e 2022     		movs	r2, #32
 300 0010 0021     		movs	r1, #0
 301 0012 03A8     		add	r0, sp, #12
 302 0014 FFF7FEFF 		bl	memset
 303              	.LVL11:
 146:../../CM7/Core/Src/main.c **** 
 304              		.loc 1 146 3 is_stmt 1 view .LVU78
 305 0018 0220     		movs	r0, #2
 306 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 307              	.LVL12:
 150:../../CM7/Core/Src/main.c **** 
 308              		.loc 1 150 3 view .LVU79
 309              	.LBB8:
 150:../../CM7/Core/Src/main.c **** 
 310              		.loc 1 150 3 view .LVU80
 311 001e 0023     		movs	r3, #0
 312 0020 0093     		str	r3, [sp]
 150:../../CM7/Core/Src/main.c **** 
ARM GAS  /tmp/ccyfp70H.s 			page 16


 313              		.loc 1 150 3 view .LVU81
 150:../../CM7/Core/Src/main.c **** 
 314              		.loc 1 150 3 view .LVU82
 315 0022 394B     		ldr	r3, .L27
 316 0024 DA6A     		ldr	r2, [r3, #44]
 317 0026 22F00102 		bic	r2, r2, #1
 318 002a DA62     		str	r2, [r3, #44]
 150:../../CM7/Core/Src/main.c **** 
 319              		.loc 1 150 3 view .LVU83
 320 002c DB6A     		ldr	r3, [r3, #44]
 321 002e 03F00103 		and	r3, r3, #1
 322 0032 0093     		str	r3, [sp]
 150:../../CM7/Core/Src/main.c **** 
 323              		.loc 1 150 3 view .LVU84
 324 0034 354B     		ldr	r3, .L27+4
 325 0036 9A69     		ldr	r2, [r3, #24]
 326 0038 42F44042 		orr	r2, r2, #49152
 327 003c 9A61     		str	r2, [r3, #24]
 150:../../CM7/Core/Src/main.c **** 
 328              		.loc 1 150 3 view .LVU85
 329 003e 9B69     		ldr	r3, [r3, #24]
 330 0040 03F44043 		and	r3, r3, #49152
 331 0044 0093     		str	r3, [sp]
 150:../../CM7/Core/Src/main.c **** 
 332              		.loc 1 150 3 view .LVU86
 333 0046 009B     		ldr	r3, [sp]
 334              	.LBE8:
 150:../../CM7/Core/Src/main.c **** 
 335              		.loc 1 150 3 view .LVU87
 152:../../CM7/Core/Src/main.c **** 
 336              		.loc 1 152 3 view .LVU88
 337              	.L20:
 152:../../CM7/Core/Src/main.c **** 
 338              		.loc 1 152 48 discriminator 1 view .LVU89
 152:../../CM7/Core/Src/main.c **** 
 339              		.loc 1 152 8 discriminator 1 view .LVU90
 152:../../CM7/Core/Src/main.c **** 
 340              		.loc 1 152 10 is_stmt 0 discriminator 1 view .LVU91
 341 0048 304B     		ldr	r3, .L27+4
 342 004a 9B69     		ldr	r3, [r3, #24]
 152:../../CM7/Core/Src/main.c **** 
 343              		.loc 1 152 8 discriminator 1 view .LVU92
 344 004c 13F4005F 		tst	r3, #8192
 345 0050 FAD0     		beq	.L20
 154:../../CM7/Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 346              		.loc 1 154 3 is_stmt 1 view .LVU93
 347              	.LBB9:
 154:../../CM7/Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 348              		.loc 1 154 3 view .LVU94
 154:../../CM7/Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 349              		.loc 1 154 3 view .LVU95
 350 0052 2F4B     		ldr	r3, .L27+8
 351 0054 D3F8F420 		ldr	r2, [r3, #244]
 352 0058 42F00202 		orr	r2, r2, #2
 353 005c C3F8F420 		str	r2, [r3, #244]
 154:../../CM7/Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 354              		.loc 1 154 3 view .LVU96
ARM GAS  /tmp/ccyfp70H.s 			page 17


 355 0060 D3F8F430 		ldr	r3, [r3, #244]
 356 0064 03F00203 		and	r3, r3, #2
 357 0068 0193     		str	r3, [sp, #4]
 154:../../CM7/Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 358              		.loc 1 154 3 view .LVU97
 359 006a 019B     		ldr	r3, [sp, #4]
 360              	.LBE9:
 154:../../CM7/Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 361              		.loc 1 154 3 view .LVU98
 155:../../CM7/Core/Src/main.c **** 
 362              		.loc 1 155 3 view .LVU99
 363              	.LBB10:
 155:../../CM7/Core/Src/main.c **** 
 364              		.loc 1 155 3 view .LVU100
 365 006c 0023     		movs	r3, #0
 366 006e 0293     		str	r3, [sp, #8]
 155:../../CM7/Core/Src/main.c **** 
 367              		.loc 1 155 3 view .LVU101
 155:../../CM7/Core/Src/main.c **** 
 368              		.loc 1 155 3 view .LVU102
 369 0070 264B     		ldr	r3, .L27+4
 370 0072 9A69     		ldr	r2, [r3, #24]
 371 0074 42F44042 		orr	r2, r2, #49152
 372 0078 9A61     		str	r2, [r3, #24]
 155:../../CM7/Core/Src/main.c **** 
 373              		.loc 1 155 3 view .LVU103
 374 007a 9B69     		ldr	r3, [r3, #24]
 375 007c 03F44043 		and	r3, r3, #49152
 376 0080 0293     		str	r3, [sp, #8]
 155:../../CM7/Core/Src/main.c **** 
 377              		.loc 1 155 3 view .LVU104
 378 0082 214B     		ldr	r3, .L27
 379 0084 DA6A     		ldr	r2, [r3, #44]
 380 0086 42F00102 		orr	r2, r2, #1
 381 008a DA62     		str	r2, [r3, #44]
 155:../../CM7/Core/Src/main.c **** 
 382              		.loc 1 155 3 view .LVU105
 383 008c DB6A     		ldr	r3, [r3, #44]
 384 008e 03F00103 		and	r3, r3, #1
 385 0092 0293     		str	r3, [sp, #8]
 155:../../CM7/Core/Src/main.c **** 
 386              		.loc 1 155 3 view .LVU106
 387 0094 029B     		ldr	r3, [sp, #8]
 388              	.LBE10:
 155:../../CM7/Core/Src/main.c **** 
 389              		.loc 1 155 3 view .LVU107
 157:../../CM7/Core/Src/main.c **** 
 390              		.loc 1 157 3 view .LVU108
 391              	.L21:
 157:../../CM7/Core/Src/main.c **** 
 392              		.loc 1 157 48 discriminator 1 view .LVU109
 157:../../CM7/Core/Src/main.c **** 
 393              		.loc 1 157 8 discriminator 1 view .LVU110
 157:../../CM7/Core/Src/main.c **** 
 394              		.loc 1 157 10 is_stmt 0 discriminator 1 view .LVU111
 395 0096 1D4B     		ldr	r3, .L27+4
 396 0098 9B69     		ldr	r3, [r3, #24]
ARM GAS  /tmp/ccyfp70H.s 			page 18


 157:../../CM7/Core/Src/main.c **** 
 397              		.loc 1 157 8 discriminator 1 view .LVU112
 398 009a 13F4005F 		tst	r3, #8192
 399 009e FAD0     		beq	.L21
 162:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 400              		.loc 1 162 3 is_stmt 1 view .LVU113
 162:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 401              		.loc 1 162 36 is_stmt 0 view .LVU114
 402 00a0 0223     		movs	r3, #2
 403 00a2 0B93     		str	r3, [sp, #44]
 163:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 404              		.loc 1 163 3 is_stmt 1 view .LVU115
 163:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 405              		.loc 1 163 30 is_stmt 0 view .LVU116
 406 00a4 0122     		movs	r2, #1
 407 00a6 0E92     		str	r2, [sp, #56]
 164:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 408              		.loc 1 164 3 is_stmt 1 view .LVU117
 164:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 409              		.loc 1 164 41 is_stmt 0 view .LVU118
 410 00a8 4022     		movs	r2, #64
 411 00aa 0F92     		str	r2, [sp, #60]
 165:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 412              		.loc 1 165 3 is_stmt 1 view .LVU119
 165:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 413              		.loc 1 165 34 is_stmt 0 view .LVU120
 414 00ac 1493     		str	r3, [sp, #80]
 166:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 415              		.loc 1 166 3 is_stmt 1 view .LVU121
 166:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 416              		.loc 1 166 35 is_stmt 0 view .LVU122
 417 00ae 0022     		movs	r2, #0
 418 00b0 1592     		str	r2, [sp, #84]
 167:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 419              		.loc 1 167 3 is_stmt 1 view .LVU123
 167:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 420              		.loc 1 167 30 is_stmt 0 view .LVU124
 421 00b2 0421     		movs	r1, #4
 422 00b4 1691     		str	r1, [sp, #88]
 168:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 423              		.loc 1 168 3 is_stmt 1 view .LVU125
 168:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 424              		.loc 1 168 30 is_stmt 0 view .LVU126
 425 00b6 3C21     		movs	r1, #60
 426 00b8 1791     		str	r1, [sp, #92]
 169:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 427              		.loc 1 169 3 is_stmt 1 view .LVU127
 169:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 428              		.loc 1 169 30 is_stmt 0 view .LVU128
 429 00ba 1893     		str	r3, [sp, #96]
 170:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 430              		.loc 1 170 3 is_stmt 1 view .LVU129
 170:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 431              		.loc 1 170 30 is_stmt 0 view .LVU130
 432 00bc 1993     		str	r3, [sp, #100]
 171:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 433              		.loc 1 171 3 is_stmt 1 view .LVU131
ARM GAS  /tmp/ccyfp70H.s 			page 19


 171:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 434              		.loc 1 171 30 is_stmt 0 view .LVU132
 435 00be 1A93     		str	r3, [sp, #104]
 172:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 436              		.loc 1 172 3 is_stmt 1 view .LVU133
 172:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 437              		.loc 1 172 32 is_stmt 0 view .LVU134
 438 00c0 0C23     		movs	r3, #12
 439 00c2 1B93     		str	r3, [sp, #108]
 173:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 440              		.loc 1 173 3 is_stmt 1 view .LVU135
 173:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 441              		.loc 1 173 35 is_stmt 0 view .LVU136
 442 00c4 1C92     		str	r2, [sp, #112]
 174:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 443              		.loc 1 174 3 is_stmt 1 view .LVU137
 174:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 444              		.loc 1 174 34 is_stmt 0 view .LVU138
 445 00c6 1D92     		str	r2, [sp, #116]
 175:../../CM7/Core/Src/main.c ****   {
 446              		.loc 1 175 3 is_stmt 1 view .LVU139
 175:../../CM7/Core/Src/main.c ****   {
 447              		.loc 1 175 7 is_stmt 0 view .LVU140
 448 00c8 0BA8     		add	r0, sp, #44
 449 00ca FFF7FEFF 		bl	HAL_RCC_OscConfig
 450              	.LVL13:
 175:../../CM7/Core/Src/main.c ****   {
 451              		.loc 1 175 6 view .LVU141
 452 00ce B0B9     		cbnz	r0, .L25
 182:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 453              		.loc 1 182 3 is_stmt 1 view .LVU142
 182:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 454              		.loc 1 182 31 is_stmt 0 view .LVU143
 455 00d0 3F23     		movs	r3, #63
 456 00d2 0393     		str	r3, [sp, #12]
 185:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 457              		.loc 1 185 3 is_stmt 1 view .LVU144
 185:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 458              		.loc 1 185 34 is_stmt 0 view .LVU145
 459 00d4 0323     		movs	r3, #3
 460 00d6 0493     		str	r3, [sp, #16]
 186:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 461              		.loc 1 186 3 is_stmt 1 view .LVU146
 186:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 462              		.loc 1 186 35 is_stmt 0 view .LVU147
 463 00d8 0023     		movs	r3, #0
 464 00da 0593     		str	r3, [sp, #20]
 187:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 465              		.loc 1 187 3 is_stmt 1 view .LVU148
 187:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 466              		.loc 1 187 35 is_stmt 0 view .LVU149
 467 00dc 0823     		movs	r3, #8
 468 00de 0693     		str	r3, [sp, #24]
 188:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 469              		.loc 1 188 3 is_stmt 1 view .LVU150
 188:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 470              		.loc 1 188 36 is_stmt 0 view .LVU151
ARM GAS  /tmp/ccyfp70H.s 			page 20


 471 00e0 4023     		movs	r3, #64
 472 00e2 0793     		str	r3, [sp, #28]
 189:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 473              		.loc 1 189 3 is_stmt 1 view .LVU152
 189:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 474              		.loc 1 189 36 is_stmt 0 view .LVU153
 475 00e4 0893     		str	r3, [sp, #32]
 190:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 476              		.loc 1 190 3 is_stmt 1 view .LVU154
 190:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 477              		.loc 1 190 36 is_stmt 0 view .LVU155
 478 00e6 4FF48062 		mov	r2, #1024
 479 00ea 0992     		str	r2, [sp, #36]
 191:../../CM7/Core/Src/main.c **** 
 480              		.loc 1 191 3 is_stmt 1 view .LVU156
 191:../../CM7/Core/Src/main.c **** 
 481              		.loc 1 191 36 is_stmt 0 view .LVU157
 482 00ec 0A93     		str	r3, [sp, #40]
 193:../../CM7/Core/Src/main.c ****   {
 483              		.loc 1 193 3 is_stmt 1 view .LVU158
 193:../../CM7/Core/Src/main.c ****   {
 484              		.loc 1 193 7 is_stmt 0 view .LVU159
 485 00ee 0421     		movs	r1, #4
 486 00f0 03A8     		add	r0, sp, #12
 487 00f2 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 488              	.LVL14:
 193:../../CM7/Core/Src/main.c ****   {
 489              		.loc 1 193 6 view .LVU160
 490 00f6 20B9     		cbnz	r0, .L26
 197:../../CM7/Core/Src/main.c **** 
 491              		.loc 1 197 1 view .LVU161
 492 00f8 1FB0     		add	sp, sp, #124
 493              	.LCFI6:
 494              		.cfi_remember_state
 495              		.cfi_def_cfa_offset 4
 496              		@ sp needed
 497 00fa 5DF804FB 		ldr	pc, [sp], #4
 498              	.L25:
 499              	.LCFI7:
 500              		.cfi_restore_state
 177:../../CM7/Core/Src/main.c ****   }
 501              		.loc 1 177 5 is_stmt 1 view .LVU162
 502 00fe FFF7FEFF 		bl	Error_Handler
 503              	.LVL15:
 504              	.L26:
 195:../../CM7/Core/Src/main.c ****   }
 505              		.loc 1 195 5 view .LVU163
 506 0102 FFF7FEFF 		bl	Error_Handler
 507              	.LVL16:
 508              	.L28:
 509 0106 00BF     		.align	2
 510              	.L27:
 511 0108 00040058 		.word	1476396032
 512 010c 00480258 		.word	1476544512
 513 0110 00440258 		.word	1476543488
 514              		.cfi_endproc
 515              	.LFE145:
ARM GAS  /tmp/ccyfp70H.s 			page 21


 517              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 518              		.align	2
 519              	.LC0:
 520 0000 48656C6C 		.ascii	"Hello World !!!\015\012\000"
 520      6F20576F 
 520      726C6420 
 520      2121210D 
 520      0A00
 521              		.section	.text.main,"ax",%progbits
 522              		.align	1
 523              		.global	main
 524              		.syntax unified
 525              		.thumb
 526              		.thumb_func
 527              		.fpu fpv5-d16
 529              	main:
 530              	.LFB144:
  72:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 531              		.loc 1 72 1 view -0
 532              		.cfi_startproc
 533              		@ args = 0, pretend = 0, frame = 24
 534              		@ frame_needed = 0, uses_anonymous_args = 0
 535 0000 30B5     		push	{r4, r5, lr}
 536              	.LCFI8:
 537              		.cfi_def_cfa_offset 12
 538              		.cfi_offset 4, -12
 539              		.cfi_offset 5, -8
 540              		.cfi_offset 14, -4
 541 0002 87B0     		sub	sp, sp, #28
 542              	.LCFI9:
 543              		.cfi_def_cfa_offset 40
  77:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
 544              		.loc 1 77 3 view .LVU165
  82:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_1 */
 545              		.loc 1 82 3 view .LVU166
 546              	.LVL17:
  87:../../CM7/Core/Src/main.c **** 
 547              		.loc 1 87 3 view .LVU167
 548 0004 FFF7FEFF 		bl	HAL_Init
 549              	.LVL18:
  94:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 550              		.loc 1 94 3 view .LVU168
 551 0008 FFF7FEFF 		bl	SystemClock_Config
 552              	.LVL19:
  99:../../CM7/Core/Src/main.c **** /*Take HSEM */
 553              		.loc 1 99 1 view .LVU169
 554              	.LBB11:
  99:../../CM7/Core/Src/main.c **** /*Take HSEM */
 555              		.loc 1 99 1 view .LVU170
  99:../../CM7/Core/Src/main.c **** /*Take HSEM */
 556              		.loc 1 99 1 view .LVU171
 557 000c 1C4B     		ldr	r3, .L37
 558 000e D3F8E020 		ldr	r2, [r3, #224]
 559 0012 42F00072 		orr	r2, r2, #33554432
 560 0016 C3F8E020 		str	r2, [r3, #224]
  99:../../CM7/Core/Src/main.c **** /*Take HSEM */
 561              		.loc 1 99 1 view .LVU172
ARM GAS  /tmp/ccyfp70H.s 			page 22


 562 001a D3F8E030 		ldr	r3, [r3, #224]
 563 001e 03F00073 		and	r3, r3, #33554432
 564 0022 0093     		str	r3, [sp]
  99:../../CM7/Core/Src/main.c **** /*Take HSEM */
 565              		.loc 1 99 1 view .LVU173
 566 0024 009B     		ldr	r3, [sp]
 567              	.LBE11:
  99:../../CM7/Core/Src/main.c **** /*Take HSEM */
 568              		.loc 1 99 1 view .LVU174
 101:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 569              		.loc 1 101 1 view .LVU175
 570 0026 0020     		movs	r0, #0
 571 0028 FFF7FEFF 		bl	HAL_HSEM_FastTake
 572              	.LVL20:
 103:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 573              		.loc 1 103 1 view .LVU176
 574 002c 0021     		movs	r1, #0
 575 002e 0846     		mov	r0, r1
 576 0030 FFF7FEFF 		bl	HAL_HSEM_Release
 577              	.LVL21:
 105:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 578              		.loc 1 105 1 view .LVU177
 106:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 579              		.loc 1 106 1 view .LVU178
 105:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 580              		.loc 1 105 9 is_stmt 0 view .LVU179
 581 0034 4FF6FF73 		movw	r3, #65535
 106:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 582              		.loc 1 106 6 view .LVU180
 583 0038 00E0     		b	.L31
 584              	.LVL22:
 585              	.L34:
 106:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 586              		.loc 1 106 66 view .LVU181
 587 003a 1346     		mov	r3, r2
 588              	.LVL23:
 589              	.L31:
 106:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 590              		.loc 1 106 74 is_stmt 1 discriminator 2 view .LVU182
 106:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 591              		.loc 1 106 6 discriminator 2 view .LVU183
 106:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 592              		.loc 1 106 8 is_stmt 0 discriminator 2 view .LVU184
 593 003c 104A     		ldr	r2, .L37
 594 003e 1268     		ldr	r2, [r2]
 106:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 595              		.loc 1 106 6 discriminator 2 view .LVU185
 596 0040 12F4004F 		tst	r2, #32768
 597 0044 03D1     		bne	.L30
 106:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 598              		.loc 1 106 66 discriminator 1 view .LVU186
 599 0046 5A1E     		subs	r2, r3, #1
 600              	.LVL24:
 106:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 601              		.loc 1 106 55 discriminator 1 view .LVU187
 602 0048 002B     		cmp	r3, #0
 603 004a F6DC     		bgt	.L34
ARM GAS  /tmp/ccyfp70H.s 			page 23


 106:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 604              		.loc 1 106 66 view .LVU188
 605 004c 1346     		mov	r3, r2
 606              	.LVL25:
 607              	.L30:
 107:../../CM7/Core/Src/main.c **** {
 608              		.loc 1 107 1 is_stmt 1 view .LVU189
 107:../../CM7/Core/Src/main.c **** {
 609              		.loc 1 107 4 is_stmt 0 view .LVU190
 610 004e 002B     		cmp	r3, #0
 611 0050 14DB     		blt	.L36
 118:../../CM7/Core/Src/main.c ****   MX_UART8_Init();
 612              		.loc 1 118 3 is_stmt 1 view .LVU191
 613 0052 FFF7FEFF 		bl	MX_GPIO_Init
 614              	.LVL26:
 119:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 615              		.loc 1 119 3 view .LVU192
 616 0056 FFF7FEFF 		bl	MX_UART8_Init
 617              	.LVL27:
 618              	.L33:
 126:../../CM7/Core/Src/main.c ****   {
 619              		.loc 1 126 3 discriminator 1 view .LVU193
 620              	.LBB12:
 128:../../CM7/Core/Src/main.c **** 	  HAL_UART_Transmit(&huart8,Test,sizeof(Test),10);// Sending in normal mode
 621              		.loc 1 128 4 discriminator 1 view .LVU194
 128:../../CM7/Core/Src/main.c **** 	  HAL_UART_Transmit(&huart8,Test,sizeof(Test),10);// Sending in normal mode
 622              		.loc 1 128 12 is_stmt 0 discriminator 1 view .LVU195
 623 005a 01AC     		add	r4, sp, #4
 624 005c 094D     		ldr	r5, .L37+4
 625 005e 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 626 0060 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 627 0062 2B68     		ldr	r3, [r5]
 628 0064 2380     		strh	r3, [r4]	@ movhi
 129:../../CM7/Core/Src/main.c **** 	  HAL_Delay(1000);
 629              		.loc 1 129 4 is_stmt 1 discriminator 1 view .LVU196
 630 0066 0A23     		movs	r3, #10
 631 0068 1222     		movs	r2, #18
 632 006a 01A9     		add	r1, sp, #4
 633 006c 0648     		ldr	r0, .L37+8
 634 006e FFF7FEFF 		bl	HAL_UART_Transmit
 635              	.LVL28:
 130:../../CM7/Core/Src/main.c ****   }
 636              		.loc 1 130 4 discriminator 1 view .LVU197
 637 0072 4FF47A70 		mov	r0, #1000
 638 0076 FFF7FEFF 		bl	HAL_Delay
 639              	.LVL29:
 640              	.LBE12:
 126:../../CM7/Core/Src/main.c ****   {
 641              		.loc 1 126 9 discriminator 1 view .LVU198
 642 007a EEE7     		b	.L33
 643              	.LVL30:
 644              	.L36:
 109:../../CM7/Core/Src/main.c **** }
 645              		.loc 1 109 1 view .LVU199
 646 007c FFF7FEFF 		bl	Error_Handler
 647              	.LVL31:
 648              	.L38:
ARM GAS  /tmp/ccyfp70H.s 			page 24


 109:../../CM7/Core/Src/main.c **** }
 649              		.loc 1 109 1 is_stmt 0 view .LVU200
 650              		.align	2
 651              	.L37:
 652 0080 00440258 		.word	1476543488
 653 0084 00000000 		.word	.LC0
 654 0088 00000000 		.word	huart8
 655              		.cfi_endproc
 656              	.LFE144:
 658              		.comm	huart8,148,4
 659              		.text
 660              	.Letext0:
 661              		.file 3 "/home/im/Programs/gcc-arm-none-eabi/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/incl
 662              		.file 4 "/home/im/Programs/gcc-arm-none-eabi/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/incl
 663              		.file 5 "../../Drivers/CMSIS/Include/core_cm7.h"
 664              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 665              		.file 7 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h747xx.h"
 666              		.file 8 "/home/im/Programs/gcc-arm-none-eabi/gcc-arm-none-eabi-9-2020-q2-update/lib/gcc/arm-none-e
 667              		.file 9 "/home/im/Programs/gcc-arm-none-eabi/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/incl
 668              		.file 10 "/home/im/Programs/gcc-arm-none-eabi/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/inc
 669              		.file 11 "/home/im/Programs/gcc-arm-none-eabi/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/inc
 670              		.file 12 "/home/im/Programs/gcc-arm-none-eabi/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/inc
 671              		.file 13 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 672              		.file 14 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 673              		.file 15 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 674              		.file 16 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 675              		.file 17 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 676              		.file 18 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 677              		.file 19 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 678              		.file 20 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 679              		.file 21 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 680              		.file 22 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 681              		.file 23 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h"
 682              		.file 24 "<built-in>"
ARM GAS  /tmp/ccyfp70H.s 			page 25


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccyfp70H.s:17     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccyfp70H.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccyfp70H.s:114    .text.MX_GPIO_Init:0000000000000068 $d
     /tmp/ccyfp70H.s:120    .text.Error_Handler:0000000000000000 $t
     /tmp/ccyfp70H.s:127    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccyfp70H.s:159    .text.MX_UART8_Init:0000000000000000 $t
     /tmp/ccyfp70H.s:165    .text.MX_UART8_Init:0000000000000000 MX_UART8_Init
     /tmp/ccyfp70H.s:264    .text.MX_UART8_Init:0000000000000058 $d
                            *COM*:0000000000000094 huart8
     /tmp/ccyfp70H.s:270    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccyfp70H.s:277    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccyfp70H.s:511    .text.SystemClock_Config:0000000000000108 $d
     /tmp/ccyfp70H.s:518    .rodata.main.str1.4:0000000000000000 $d
     /tmp/ccyfp70H.s:522    .text.main:0000000000000000 $t
     /tmp/ccyfp70H.s:529    .text.main:0000000000000000 main
     /tmp/ccyfp70H.s:652    .text.main:0000000000000080 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_HSEM_FastTake
HAL_HSEM_Release
HAL_UART_Transmit
HAL_Delay
