<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="ConceptTopic" />
<meta name="DC.Title" content="Disabling Timing Checks" />
<meta name="abstract" content="Questa SIM offers a number of options for disabling timing checks on a global or individual basis." />
<meta name="description" content="Questa SIM offers a number of options for disabling timing checks on a global or individual basis." />
<meta name="DC.subject" content="SDF, disabling timing checks, timing, disabling checks" />
<meta name="keywords" content="SDF, disabling timing checks, timing, disabling checks" />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id087fb46e-3a03-4665-9b92-aeb48df595c9" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Disabling Timing Checks</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Disabling Timing Checks" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id087fb46e-3a03-4665-9b92-aeb48df595c9">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Disabling Timing
Checks</h1>
<div class="body conbody ConceptBody"><div class="abstract ConceptAbstract"><span class="shortdesc"><span class="ph fmvar:ProductName">Questa SIM</span> offers a number of options for
disabling timing checks on a global <span class="ph">or individual </span>basis. </span>
</div>
<p class="p">The table below provides
a summary of commands and arguments to disable timing checks. You
can pass some of the arguments to multiple commands, but which command
you should pass them to depends on whether you intend to follow
the two-step flow, or the three step flow. See the command and argument
descriptions in the Reference Manual for further detail on individual
commands.</p>
<p class="p">You can pass the +nospecify and +notimingchecks
arguments to either vlog, vopt, or vsim, but the correct choice
depends on your flow choice.</p>
<ul class="ul"><li class="li" id="id087fb46e-3a03-4665-9b92-aeb48df595c9__id0a891c6e-8826-4c3b-9b56-a8682b64371b"><p class="p">Three-step flow - pass these arguments to vopt.</p>
</li>
<li class="li" id="id087fb46e-3a03-4665-9b92-aeb48df595c9__id70944cb3-5045-437e-9495-67169e6e63f0"><p class="p">Two-step flow - pass these arguments to vsim.</p>
<p class="p">When you pass +nospecify or +notimingchecks to
vsim in the two-step flow, vsim will split off a vopt subprocess
to handle the required actions.</p>
</li>
</ul>
<ul class="ul"><li class="li" id="id087fb46e-3a03-4665-9b92-aeb48df595c9__id53ed896b-128e-471c-bef9-1eac08ba5bc2"><p class="p">Passing to vlog - Passing these arguments on the
vlog command line removes specify blocks or timing checks from the
compiled Verilog cells and modules as if they were never present.
As a result, running a timing simulation at a later point requires
you to recompile the libraries without +nospecify or +notimingchecks.
This procedure exists for backward compatibility and is not recommended usage.</p>
</li>
</ul>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id087fb46e-3a03-4665-9b92-aeb48df595c9__id25a41925-4a06-4681-94e1-b3c75a5591e3" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 1. </span>Disabling Timing Checks</span></caption><colgroup><col style="width:2.105in" /><col style="width:4.069in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d116543e189"><p class="p">Command and argument</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d116543e192"><p class="p">Effect</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e189 "><p class="p"><a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'tcheck_set', 'questa_sim_ref'); return false;">tcheck_set</a> </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e192 "><p class="p">Modifies
reporting or X generation status on one or more timing checks.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e189 "><p class="p"><a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'tcheck_status', 'questa_sim_ref'); return false;">tcheck_status</a> <a class="xref fm:Footnote" href="#id087fb46e-3a03-4665-9b92-aeb48df595c9__id3e67199b-a8d0-4c2b-a100-35d6c7698a85"><sup>1</sup></a> </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e192 "><p class="p">Prints
to the Transcript the current status of one or more timing checks.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e189 "><p class="p">vlog +notimingchecks </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e192 "><p class="p">Removes
timing checks from all Verilog cells/modules compiled into a library.
The effect is as if the timing checks were never specified in those
cells/modules.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e189 "><p class="p">vlog +nospecify </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e192 "><p class="p">Removes
specify path delays and timing checks for all instances in the specified
Verilog design. The affect is as if the specify blocks were never
specified in those cells/modules.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e189 "><p class="p">vopt +notimingchecks</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e192 "><p class="p">Removes
all timing check entries from the design as it is parsed; fixes
the TimingChecksOn generic for all Vital models to FALSE; As a consequence,
using vsim +notimingchecks at simulation may not have any effect
on the simulation depending on the optimization of the model.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e189 "><p class="p">vopt
+nospecify </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e192 "><p class="p">Removes
specify path delays and timing checks for all instances in the specified
Verilog design</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e189 "><p class="p">vsim +no_neg_tchk</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e192 "><p class="p">Disables
negative timing check limits by setting them to zero for all instances
in the specified design</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e189 "><p class="p">vsim +no_notifier</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e192 "><p class="p">Disables
the toggling of the notifier register argument of the timing check
system tasks for all instances in the specified design</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e189 "><p class="p">vsim +no_tchk_msg</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e192 "><p class="p">Disables
error messages issued by timing check system tasks when timing check
violations occur for all instances in the specified design</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e189 "><p class="p">vsim +notimingchecks</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e192 "><p class="p">Removes
Verilog timing checks and disables VITAL timing checks for all instances
in the specified design; sets generic TimingChecksOn to FALSE for
all VHDL Vital models with the Vital_level0 or Vital_level1 attribute. Setting
this generic to FALSE disables the actual calls to the timing checks
along with anything else that is present in the model's timing check
block.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e189 "><p class="p">vsim
+nospecify</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d116543e192 "><p class="p">Removes
specify path delays and timing checks for all instances in the specified
design</p>
</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_StandardDelayFormatSdfTimingAnnotation_iddfedd083.html" title="This chapter covers the Questa SIM implementation of SDF (Standard Delay Format) timing annotation. Included are sections on VITAL SDF and Verilog SDF, plus troubleshooting.">Standard Delay Format (SDF) Timing Annotation</a></div>
</div>
</div></div>
<div class="fn"><a id="id087fb46e-3a03-4665-9b92-aeb48df595c9__id3e67199b-a8d0-4c2b-a100-35d6c7698a85"><sup>1</sup></a>  tcheck_set
and tcheck_status commands will not operate on a module instance
(and the underlying hierarchy) that has been compiled with "-nodebug"
option. A suppressible warning message will be issued.</div></div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Disabling Timing Checks"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Concept_DisablingTimingChecks_id087fb46e.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>