git clone --depth 1 --no-tags https://github.com/537Cheese/LAB7.git f:/verilog_sva_gh_scraper/data/full_repos/478159604
git clone --depth 1 --no-tags https://github.com/SushmitaHubballi/Ripple-adder.git f:/verilog_sva_gh_scraper/data/full_repos/477419571
git clone --depth 1 --no-tags https://github.com/21madanputlekar/Full_subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/477670457
git clone --depth 1 --no-tags https://github.com/21madanputlekar/Ripple_adder.git f:/verilog_sva_gh_scraper/data/full_repos/477669923
git clone --depth 1 --no-tags https://github.com/01fe20bec408/ORGATE.git f:/verilog_sva_gh_scraper/data/full_repos/477756604
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/jkFlipflop-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/477735510
git clone --depth 1 --no-tags https://github.com/alexiaperezv/ECEN454.git f:/verilog_sva_gh_scraper/data/full_repos/478399755
git clone --depth 1 --no-tags https://github.com/igalekseev/spascharm.git f:/verilog_sva_gh_scraper/data/full_repos/477889291
git clone --depth 1 --no-tags https://github.com/01fe20bec426/up_counter.git f:/verilog_sva_gh_scraper/data/full_repos/477643418
git clone --depth 1 --no-tags https://github.com/01fe20bec426/AND-operation.git f:/verilog_sva_gh_scraper/data/full_repos/477641918
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/Half-adder.git f:/verilog_sva_gh_scraper/data/full_repos/477764855
git clone --depth 1 --no-tags https://github.com/joseljim/FPGA_PS2-VGA_Interface.git f:/verilog_sva_gh_scraper/data/full_repos/480141277
git clone --depth 1 --no-tags https://github.com/AtomicRulesLLC/pub-timeslave.git f:/verilog_sva_gh_scraper/data/full_repos/481623724
git clone --depth 1 --no-tags https://github.com/stefg2002/RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/478784289
git clone --depth 1 --no-tags https://github.com/eyusufatik/CMPE240.git f:/verilog_sva_gh_scraper/data/full_repos/475318749
git clone --depth 1 --no-tags https://github.com/gajraj-m/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/476615868
git clone --depth 1 --no-tags https://github.com/liuxiaodi2238/temp.git f:/verilog_sva_gh_scraper/data/full_repos/476767871
git clone --depth 1 --no-tags https://github.com/01fe20bec427/Tic_tac_toe.git f:/verilog_sva_gh_scraper/data/full_repos/476611884
git clone --depth 1 --no-tags https://github.com/ninadshenvi/SR-flipflop.git f:/verilog_sva_gh_scraper/data/full_repos/477830165
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Multiplexer.git f:/verilog_sva_gh_scraper/data/full_repos/477815734
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/UP_COUNTER.git f:/verilog_sva_gh_scraper/data/full_repos/477779837
git clone --depth 1 --no-tags https://github.com/21madanputlekar/Full_adder.git f:/verilog_sva_gh_scraper/data/full_repos/477669179
git clone --depth 1 --no-tags https://github.com/handsomeboy777/blocking_nonblocking.git f:/verilog_sva_gh_scraper/data/full_repos/477456964
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/Upcounter.git f:/verilog_sva_gh_scraper/data/full_repos/476956507
git clone --depth 1 --no-tags https://github.com/arambula-3/CSC205_Term_Project.git f:/verilog_sva_gh_scraper/data/full_repos/477162388
git clone --depth 1 --no-tags https://github.com/Batkiri/Batkiri.git f:/verilog_sva_gh_scraper/data/full_repos/479171325
git clone --depth 1 --no-tags https://github.com/kevinlew975/personalCPUproject.git f:/verilog_sva_gh_scraper/data/full_repos/479496510
git clone --depth 1 --no-tags https://github.com/celuk/tomasulo-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/479439118
git clone --depth 1 --no-tags https://github.com/Tejaswini-Anand-Kumar/NoC.git f:/verilog_sva_gh_scraper/data/full_repos/481297158
git clone --depth 1 --no-tags https://github.com/chungyu710/chipdev.git f:/verilog_sva_gh_scraper/data/full_repos/479879685
git clone --depth 1 --no-tags https://github.com/taeseongk/pipeline_processor.git f:/verilog_sva_gh_scraper/data/full_repos/475228909
git clone --depth 1 --no-tags https://github.com/ManvirSDh/Turing-Complete-Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/475281473
git clone --depth 1 --no-tags https://github.com/SuheybAden/371-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/475713016
git clone --depth 1 --no-tags https://github.com/Adiboy3112/ALU-Basics.git f:/verilog_sva_gh_scraper/data/full_repos/475752815
git clone --depth 1 --no-tags https://github.com/srijeet2310/floating_point_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/476157942
git clone --depth 1 --no-tags https://github.com/grifatron/Lab7CA.git f:/verilog_sva_gh_scraper/data/full_repos/476328408
git clone --depth 1 --no-tags https://github.com/CassielJung/kingdomBattle.git f:/verilog_sva_gh_scraper/data/full_repos/480303902
git clone --depth 1 --no-tags https://github.com/01fe20bec427/MUX.git f:/verilog_sva_gh_scraper/data/full_repos/477791931
git clone --depth 1 --no-tags https://github.com/ankursharma129/Advanced-Topics-in-VLSI-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/479913484
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/Ripple-adder.git f:/verilog_sva_gh_scraper/data/full_repos/477768024
git clone --depth 1 --no-tags https://github.com/nik0809/half.subtractor.verilog.git f:/verilog_sva_gh_scraper/data/full_repos/477594586
git clone --depth 1 --no-tags https://github.com/01fe20bec413/jkff.git f:/verilog_sva_gh_scraper/data/full_repos/477730541
git clone --depth 1 --no-tags https://github.com/wuxuezhi/npc.git f:/verilog_sva_gh_scraper/data/full_repos/478147782
git clone --depth 1 --no-tags https://github.com/bovi/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/481565549
git clone --depth 1 --no-tags https://github.com/puj24/SSP-Mini-Project-Puja.git f:/verilog_sva_gh_scraper/data/full_repos/480411308
git clone --depth 1 --no-tags https://github.com/ienseong/Cla.git f:/verilog_sva_gh_scraper/data/full_repos/481345199
git clone --depth 1 --no-tags https://github.com/openasic-org/xkISP.git f:/verilog_sva_gh_scraper/data/full_repos/486879693
git clone --depth 1 --no-tags https://github.com/gzzyyxh/Quafu.git f:/verilog_sva_gh_scraper/data/full_repos/487455827
git clone --depth 1 --no-tags https://github.com/michaelehab/AES-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/487368446
git clone --depth 1 --no-tags https://github.com/pthalin/video_lag_tester.git f:/verilog_sva_gh_scraper/data/full_repos/484765589
git clone --depth 1 --no-tags https://github.com/MikeS11/MiSTerFPGA_YC_Encoder.git f:/verilog_sva_gh_scraper/data/full_repos/482299283
git clone --depth 1 --no-tags https://github.com/dh219/DSTB.git f:/verilog_sva_gh_scraper/data/full_repos/482940924
git clone --depth 1 --no-tags https://github.com/suisuisi/basic_systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/487568919
git clone --depth 1 --no-tags https://github.com/BambooWhispering/FPGA-image-simulation.git f:/verilog_sva_gh_scraper/data/full_repos/485378531
git clone --depth 1 --no-tags https://github.com/ee-uet/UETRV_ESoC.git f:/verilog_sva_gh_scraper/data/full_repos/485247713
git clone --depth 1 --no-tags https://github.com/luogantt/verilog-demo.git f:/verilog_sva_gh_scraper/data/full_repos/486408114
git clone --depth 1 --no-tags https://github.com/briansune/Delta-Sigma-DAC-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/484316225
git clone --depth 1 --no-tags https://github.com/tancheng/VectorCGRA.git f:/verilog_sva_gh_scraper/data/full_repos/483905139
git clone --depth 1 --no-tags https://github.com/r09g/iadc.git f:/verilog_sva_gh_scraper/data/full_repos/481885440
git clone --depth 1 --no-tags https://github.com/shobro/ACLA.git f:/verilog_sva_gh_scraper/data/full_repos/482470447
git clone --depth 1 --no-tags https://github.com/txzing/modbus_crc_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/486532901
git clone --depth 1 --no-tags https://github.com/sgauthamr2001/FPGA_Genome_Alignment.git f:/verilog_sva_gh_scraper/data/full_repos/482925036
git clone --depth 1 --no-tags https://github.com/JorgeMarinN/3LFCC_AC3E.git f:/verilog_sva_gh_scraper/data/full_repos/486772262
git clone --depth 1 --no-tags https://github.com/LGG1997/FPGA_TDC_1_0.git f:/verilog_sva_gh_scraper/data/full_repos/484149074
git clone --depth 1 --no-tags https://github.com/antonblanchard/microwatt-caravel.git f:/verilog_sva_gh_scraper/data/full_repos/486035660
git clone --depth 1 --no-tags https://github.com/yuk1i/RealCPU.git f:/verilog_sva_gh_scraper/data/full_repos/486588912
git clone --depth 1 --no-tags https://github.com/120L022115/EGO1-Multifunctional-Display.git f:/verilog_sva_gh_scraper/data/full_repos/486847765
git clone --depth 1 --no-tags https://github.com/HaoClouds/APB2SPI.git f:/verilog_sva_gh_scraper/data/full_repos/484732611
git clone --depth 1 --no-tags https://github.com/jbilander/SF2000-FW.git f:/verilog_sva_gh_scraper/data/full_repos/483953789
git clone --depth 1 --no-tags https://github.com/griffin9k/ProDOS-NVRAMCard-CPLD.git f:/verilog_sva_gh_scraper/data/full_repos/487523047
git clone --depth 1 --no-tags https://github.com/momalab/CoFHEE.git f:/verilog_sva_gh_scraper/data/full_repos/483133500
git clone --depth 1 --no-tags https://github.com/icyqwq/CordicComputer_Chisel.git f:/verilog_sva_gh_scraper/data/full_repos/485312426
git clone --depth 1 --no-tags https://github.com/helium729/vigna.git f:/verilog_sva_gh_scraper/data/full_repos/486118219
git clone --depth 1 --no-tags https://github.com/Vincenzo-Petrolo/DLX-RISC-microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/486205026
git clone --depth 1 --no-tags https://github.com/mattvenn/tapeout_100.git f:/verilog_sva_gh_scraper/data/full_repos/487031610
git clone --depth 1 --no-tags https://github.com/hsiangchengfun/2022_Spring_Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/484675213
git clone --depth 1 --no-tags https://github.com/lsammarone/open-puf.git f:/verilog_sva_gh_scraper/data/full_repos/485563044
git clone --depth 1 --no-tags https://github.com/zigzagson/ad9238_ethernet.git f:/verilog_sva_gh_scraper/data/full_repos/483103797
git clone --depth 1 --no-tags https://github.com/Mr47121836/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/484365677
git clone --depth 1 --no-tags https://github.com/Howard-Liang/Image-Processing-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/487019044
git clone --depth 1 --no-tags https://github.com/merledu/caravel_azadi_soc_iii_dft.git f:/verilog_sva_gh_scraper/data/full_repos/483337471
git clone --depth 1 --no-tags https://github.com/CallumMcDowell/P4P-41.git f:/verilog_sva_gh_scraper/data/full_repos/483472292
git clone --depth 1 --no-tags https://github.com/brsf11/Posit-FMAU.git f:/verilog_sva_gh_scraper/data/full_repos/486971245
git clone --depth 1 --no-tags https://github.com/JulienOury/GenericSoC.git f:/verilog_sva_gh_scraper/data/full_repos/482966749
git clone --depth 1 --no-tags https://github.com/W-Mai/xRV32I.git f:/verilog_sva_gh_scraper/data/full_repos/485956830
git clone --depth 1 --no-tags https://github.com/DonMaestro/risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/484447894
git clone --depth 1 --no-tags https://github.com/m1geo/arty_hdmi.git f:/verilog_sva_gh_scraper/data/full_repos/481783961
git clone --depth 1 --no-tags https://github.com/Kelvinthedrugger/AI-chip-.git f:/verilog_sva_gh_scraper/data/full_repos/486907441
git clone --depth 1 --no-tags https://github.com/cornell-ece5745/ece5745-tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/484543204
git clone --depth 1 --no-tags https://github.com/Adi-SRAM25/GPS-Synchronised-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/483222110
git clone --depth 1 --no-tags https://github.com/yczheng-hit/XC-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/481805698
git clone --depth 1 --no-tags https://github.com/YasminTorki/CompArch_phase1.git f:/verilog_sva_gh_scraper/data/full_repos/485075609
git clone --depth 1 --no-tags https://github.com/HamzSaleem1305/SIC-LNA.git f:/verilog_sva_gh_scraper/data/full_repos/486880068
git clone --depth 1 --no-tags https://github.com/kamarajvlsi/ECC-Entity-Authentication.git f:/verilog_sva_gh_scraper/data/full_repos/486471822
git clone --depth 1 --no-tags https://github.com/VSDL22/Digital-System-Design-Basic.git f:/verilog_sva_gh_scraper/data/full_repos/483550722
git clone --depth 1 --no-tags https://github.com/Jongbeom-IM/Verilog-bouncing-ball-Game.git f:/verilog_sva_gh_scraper/data/full_repos/486666143
git clone --depth 1 --no-tags https://github.com/Scrawach/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/486639432
git clone --depth 1 --no-tags https://github.com/ritakassiane/interface-entrada-saida.git f:/verilog_sva_gh_scraper/data/full_repos/485473590
git clone --depth 1 --no-tags https://github.com/walkingdevel/walkingdevel.git f:/verilog_sva_gh_scraper/data/full_repos/486729165
git clone --depth 1 --no-tags https://github.com/priyanka-raina/gcdunit_caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/484215530
