# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 5210179392 # Weave simulation time
 time: # Simulator time breakdown
  init: 346029559081
  bound: 18024749413
  weave: 5817386449
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 63065 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 630652831 # Simulated unhalted cycles
   cCycles: 142241703 # Cycles due to contention stalls
   instrs: 100000202 # Simulated instructions
   uops: 101912946 # Retired micro-ops
   bbls: 27652796 # Basic blocks
   approxInstrs: 22406 # Instrs with approx uop decoding
   mispredBranches: 1591370 # Mispredicted branches
   condBranches: 25801005 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 35448367 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 0 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 6988 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 6979 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 866512 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 22278452 # Filtered GETS hits
   fhGETX: 2292200 # Filtered GETX hits
   hGETS: 1835773 # GETS hits
   hGETX: 3239310 # GETX hits
   mGETS: 12462168 # GETS misses
   mGETXIM: 259670 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 1516 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 1064272058 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 2420266 # GETS hits
   hGETX: 85970 # GETX hits
   mGETS: 10048890 # GETS misses
   mGETXIM: 173700 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 9459479 # Clean evictions (from lower level)
   PUTX: 3260331 # Dirty evictions (from lower level)
   INV: 10825 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 937850310 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 2469483 # GETS hits
   hGETX: 58572 # GETX hits
   mGETS: 7579407 # GETS misses
   mGETXIM: 115128 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 7436375 # Clean evictions (from lower level)
   PUTX: 2771294 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 692508150 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 1921477 # Read requests
   wr: 619446 # Write requests
   rdlat: 261595145 # Total latency experienced by read requests
   wrlat: 90091996 # Total latency experienced by write requests
   rdhits: 1818 # Read row hits
   wrhits: 1985 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 252
    12: 349
    13: 1693901
    14: 132750
    15: 47770
    16: 13847
    17: 2608
    18: 830
    19: 951
    20: 1171
    21: 1266
    22: 926
    23: 1241
    24: 3049
    25: 1539
    26: 531
    27: 579
    28: 618
    29: 761
    30: 1044
    31: 1367
    32: 1131
    33: 1162
    34: 1235
    35: 1267
    36: 1284
    37: 1160
    38: 1084
    39: 1102
    40: 1083
    41: 1107
    42: 1031
    43: 504
    44: 226
    45: 153
    46: 140
    47: 245
    48: 147
    49: 39
    50: 13
    51: 4
    52: 2
    53: 5
    54: 2
    55: 1
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 1920482 # Read requests
   wr: 619527 # Write requests
   rdlat: 261476629 # Total latency experienced by read requests
   wrlat: 90188104 # Total latency experienced by write requests
   rdhits: 1870 # Read row hits
   wrhits: 1900 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 219
    12: 437
    13: 1692751
    14: 132468
    15: 48077
    16: 14050
    17: 2392
    18: 926
    19: 960
    20: 1241
    21: 1181
    22: 861
    23: 1230
    24: 2890
    25: 1788
    26: 514
    27: 609
    28: 656
    29: 733
    30: 1083
    31: 1399
    32: 1052
    33: 1110
    34: 1209
    35: 1356
    36: 1275
    37: 1164
    38: 1105
    39: 1134
    40: 1054
    41: 1014
    42: 1089
    43: 506
    44: 226
    45: 139
    46: 113
    47: 241
    48: 136
    49: 54
    50: 14
    51: 4
    52: 6
    53: 8
    54: 2
    55: 1
    56: 0
    57: 5
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 1937713 # Read requests
   wr: 618396 # Write requests
   rdlat: 263918398 # Total latency experienced by read requests
   wrlat: 90141805 # Total latency experienced by write requests
   rdhits: 1875 # Read row hits
   wrhits: 1839 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 230
    12: 497
    13: 1702832
    14: 139499
    15: 48670
    16: 12865
    17: 2326
    18: 870
    19: 957
    20: 1200
    21: 1392
    22: 827
    23: 1313
    24: 3228
    25: 1644
    26: 511
    27: 574
    28: 643
    29: 739
    30: 1084
    31: 1353
    32: 1127
    33: 1206
    34: 1230
    35: 1405
    36: 1331
    37: 1223
    38: 1108
    39: 1137
    40: 1052
    41: 1024
    42: 1051
    43: 507
    44: 250
    45: 193
    46: 144
    47: 244
    48: 143
    49: 47
    50: 15
    51: 6
    52: 6
    53: 9
    54: 1
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 1914797 # Read requests
   wr: 618232 # Write requests
   rdlat: 260760706 # Total latency experienced by read requests
   wrlat: 89912149 # Total latency experienced by write requests
   rdhits: 1943 # Read row hits
   wrhits: 1949 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 262
    12: 390
    13: 1686618
    14: 132386
    15: 48282
    16: 14556
    17: 2248
    18: 872
    19: 885
    20: 1222
    21: 1212
    22: 860
    23: 1197
    24: 3156
    25: 1585
    26: 528
    27: 612
    28: 663
    29: 706
    30: 1041
    31: 1346
    32: 1007
    33: 1077
    34: 1243
    35: 1340
    36: 1264
    37: 1186
    38: 1104
    39: 1168
    40: 1095
    41: 1078
    42: 1077
    43: 520
    44: 240
    45: 177
    46: 131
    47: 237
    48: 139
    49: 46
    50: 12
    51: 9
    52: 9
    53: 4
    54: 5
    55: 0
    56: 2
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 63065
  rqSzHist: # Run queue size histogram
   0: 63065
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 630652831
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100000202
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
