#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Apr 15 14:13:30 2024
# Process ID: 23828
# Current directory: C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2980 C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.xpr
# Log file: C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/vivado.log
# Journal file: C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication\vivado.jou
# Running On: Japser, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 10, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Wouter/Desktop/School/Projecten/RetroGame/RetroGame/VHDL/uart_communication' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_8' generated file not found 'c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_8/summary.log'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_2' generated file not found 'c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_2/summary.log'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_3' generated file not found 'c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_3/summary.log'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_4' generated file not found 'c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_4/summary.log'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_5' generated file not found 'c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_5/summary.log'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_7' generated file not found 'c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_7/summary.log'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_1' generated file not found 'c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_1_2/summary.log'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1531.352 ; gain = 427.523
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/synth_1/Top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/synth_1

reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/blk_mem_gen_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry bcf3e22bdf316325 to dir: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/c/bcf3e22bdf316325/blk_mem_gen_0.dcp to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/c/bcf3e22bdf316325/blk_mem_gen_0_sim_netlist.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/c/bcf3e22bdf316325/blk_mem_gen_0_sim_netlist.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/c/bcf3e22bdf316325/blk_mem_gen_0_stub.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/c/bcf3e22bdf316325/blk_mem_gen_0_stub.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_0, cache-ID = bcf3e22bdf316325; cache size = 2.961 MB.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_8'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_8
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ba07d8d0e21402d9 to dir: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_8
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/a/ba07d8d0e21402d9/blk_mem_gen_8.dcp to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/a/ba07d8d0e21402d9/blk_mem_gen_8_sim_netlist.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/a/ba07d8d0e21402d9/blk_mem_gen_8_sim_netlist.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/a/ba07d8d0e21402d9/blk_mem_gen_8_stub.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/a/ba07d8d0e21402d9/blk_mem_gen_8_stub.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_8, cache-ID = ba07d8d0e21402d9; cache size = 2.961 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 41f14ef5c43ae870 to dir: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/4/1/41f14ef5c43ae870/blk_mem_gen_2.dcp to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/4/1/41f14ef5c43ae870/blk_mem_gen_2_sim_netlist.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/4/1/41f14ef5c43ae870/blk_mem_gen_2_sim_netlist.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/4/1/41f14ef5c43ae870/blk_mem_gen_2_stub.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/4/1/41f14ef5c43ae870/blk_mem_gen_2_stub.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_2, cache-ID = 41f14ef5c43ae870; cache size = 2.961 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_3'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b5a257a5043a615e to dir: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/5/b5a257a5043a615e/blk_mem_gen_3.dcp to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/5/b5a257a5043a615e/blk_mem_gen_3_sim_netlist.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/5/b5a257a5043a615e/blk_mem_gen_3_sim_netlist.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/5/b5a257a5043a615e/blk_mem_gen_3_stub.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/5/b5a257a5043a615e/blk_mem_gen_3_stub.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_3, cache-ID = b5a257a5043a615e; cache size = 2.961 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_4'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 9f14e1a005df6626 to dir: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/9/f/9f14e1a005df6626/blk_mem_gen_4.dcp to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/9/f/9f14e1a005df6626/blk_mem_gen_4_sim_netlist.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/9/f/9f14e1a005df6626/blk_mem_gen_4_sim_netlist.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/9/f/9f14e1a005df6626/blk_mem_gen_4_stub.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/9/f/9f14e1a005df6626/blk_mem_gen_4_stub.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_4, cache-ID = 9f14e1a005df6626; cache size = 2.961 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_5'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0a2da186f371f70b to dir: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_5
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/0/a/0a2da186f371f70b/blk_mem_gen_5.dcp to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/0/a/0a2da186f371f70b/blk_mem_gen_5_sim_netlist.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/0/a/0a2da186f371f70b/blk_mem_gen_5_sim_netlist.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/0/a/0a2da186f371f70b/blk_mem_gen_5_stub.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/0/a/0a2da186f371f70b/blk_mem_gen_5_stub.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_5, cache-ID = 0a2da186f371f70b; cache size = 2.961 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_6'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_6
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8822d07c74014376 to dir: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_6
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/8/8/8822d07c74014376/blk_mem_gen_6.dcp to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/8/8/8822d07c74014376/blk_mem_gen_6_sim_netlist.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/8/8/8822d07c74014376/blk_mem_gen_6_sim_netlist.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/8/8/8822d07c74014376/blk_mem_gen_6_stub.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/8/8/8822d07c74014376/blk_mem_gen_6_stub.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_6, cache-ID = 8822d07c74014376; cache size = 2.961 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_7'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_7
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0bbb9d153d9cec2f to dir: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_7
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/0/b/0bbb9d153d9cec2f/blk_mem_gen_7.dcp to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/0/b/0bbb9d153d9cec2f/blk_mem_gen_7_sim_netlist.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/0/b/0bbb9d153d9cec2f/blk_mem_gen_7_sim_netlist.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/0/b/0bbb9d153d9cec2f/blk_mem_gen_7_stub.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/0/b/0bbb9d153d9cec2f/blk_mem_gen_7_stub.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_7, cache-ID = 0bbb9d153d9cec2f; cache size = 2.961 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 9c91de6fd54d3739 to dir: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_1_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/9/c/9c91de6fd54d3739/blk_mem_gen_1.dcp to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_1_2/blk_mem_gen_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_1_2/blk_mem_gen_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/9/c/9c91de6fd54d3739/blk_mem_gen_1_sim_netlist.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_1_2/blk_mem_gen_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_1_2/blk_mem_gen_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/9/c/9c91de6fd54d3739/blk_mem_gen_1_sim_netlist.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_1_2/blk_mem_gen_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_1_2/blk_mem_gen_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/9/c/9c91de6fd54d3739/blk_mem_gen_1_stub.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_1_2/blk_mem_gen_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_1_2/blk_mem_gen_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/9/c/9c91de6fd54d3739/blk_mem_gen_1_stub.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_1_2/blk_mem_gen_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/bouncycube.gen/sources_1/ip/blk_mem_gen_1_2/blk_mem_gen_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_1, cache-ID = 9c91de6fd54d3739; cache size = 2.961 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1.xci' is already up-to-date
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'blk_mem_gen_0'. Target already exists and is up to date.
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci'
[Mon Apr 15 14:15:30 2024] Launched blk_mem_gen_0_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/blk_mem_gen_0_synth_1/runme.log
synth_1: C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/synth_1/runme.log
[Mon Apr 15 14:15:30 2024] Launched impl_1...
Run output will be captured here: C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1560.590 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-06:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37940A
set_property PROGRAM.FILE {C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37940A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-06:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A3893EA
set_property PROGRAM.FILE {C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A3893EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A3893EA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A3893EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A3893EA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\main2.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\main2.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\main2.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\main2.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/synth_1/Top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'blk_mem_gen_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry bcf3e22bdf316325 to dir: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/c/bcf3e22bdf316325/blk_mem_gen_0.dcp to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/c/bcf3e22bdf316325/blk_mem_gen_0_sim_netlist.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/c/bcf3e22bdf316325/blk_mem_gen_0_sim_netlist.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/c/bcf3e22bdf316325/blk_mem_gen_0_stub.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/c/bcf3e22bdf316325/blk_mem_gen_0_stub.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_0, cache-ID = bcf3e22bdf316325; cache size = 2.961 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1.xci' is already up-to-date
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\main2.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'blk_mem_gen_0'. Target already exists and is up to date.
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci'
[Mon Apr 15 15:15:45 2024] Launched blk_mem_gen_0_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/blk_mem_gen_0_synth_1/runme.log
synth_1: C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/synth_1/runme.log
[Mon Apr 15 15:15:45 2024] Launched impl_1...
Run output will be captured here: C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/impl_1/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\main2.vhd:]
reset_run synth_1
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\main2.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\Tekst\text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\main2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\Tekst\text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\main2.vhd:]
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'blk_mem_gen_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry bcf3e22bdf316325 to dir: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/c/bcf3e22bdf316325/blk_mem_gen_0.dcp to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/c/bcf3e22bdf316325/blk_mem_gen_0_sim_netlist.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/c/bcf3e22bdf316325/blk_mem_gen_0_sim_netlist.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/c/bcf3e22bdf316325/blk_mem_gen_0_stub.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/c/bcf3e22bdf316325/blk_mem_gen_0_stub.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_0, cache-ID = bcf3e22bdf316325; cache size = 2.961 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1.xci' is already up-to-date
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'blk_mem_gen_0'. Target already exists and is up to date.
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci'
[Mon Apr 15 15:19:12 2024] Launched blk_mem_gen_0_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/blk_mem_gen_0_synth_1/runme.log
synth_1: C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/synth_1/runme.log
[Mon Apr 15 15:19:13 2024] Launched impl_1...
Run output will be captured here: C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\Tekst\text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\main2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\Tekst\text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\main2.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\Tekst\text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\main2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\Tekst\text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\main2.vhd:]
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-06:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A3893EA
set_property PROGRAM.FILE {C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\Tekst\text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\main2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\Tekst\text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\main2.vhd:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/synth_1/Top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'blk_mem_gen_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry bcf3e22bdf316325 to dir: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/c/bcf3e22bdf316325/blk_mem_gen_0.dcp to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/c/bcf3e22bdf316325/blk_mem_gen_0_sim_netlist.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/c/bcf3e22bdf316325/blk_mem_gen_0_sim_netlist.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/c/bcf3e22bdf316325/blk_mem_gen_0_stub.v to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.cache/ip/2023.2/b/c/bcf3e22bdf316325/blk_mem_gen_0_stub.vhdl to c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_0, cache-ID = bcf3e22bdf316325; cache size = 2.961 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1.xci' is already up-to-date
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\Tekst\text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\main2.vhd:]
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'blk_mem_gen_0'. Target already exists and is up to date.
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci'
[Mon Apr 15 15:38:15 2024] Launched blk_mem_gen_0_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/blk_mem_gen_0_synth_1/runme.log
synth_1: C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/synth_1/runme.log
[Mon Apr 15 15:38:15 2024] Launched impl_1...
Run output will be captured here: C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\Tekst\text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\main2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\Tekst\text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\main2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\Tekst\text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\main2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\Tekst\text.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\verpl\Documents\project\retrogame\RetroGame\VHDL\uart_communication\uart_communication.srcs\sources_1\new\Videokaart\main2.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/verpl/Documents/project/retrogame/RetroGame/VHDL/uart_communication/uart_communication.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
