INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vlsi/code_samples/16_bit_CarryLookAheadAdder/project_1/project_1.srcs/sources_1/new/16_bit_CarryLookAheadAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookAheadAdder_16bit
INFO: [VRFC 10-311] analyzing module PartialAdder
INFO: [VRFC 10-311] analyzing module PGenerator
INFO: [VRFC 10-311] analyzing module CarryLookAheadAdder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vlsi/code_samples/16_bit_CarryLookAheadAdder/project_1/project_1.srcs/sim_1/new/CarryLookAheadAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookAheadAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vlsi/code_samples/16_bit_CarryLookAheadAdder/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
