{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1398793618455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398793618456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 10:46:58 2014 " "Processing started: Tue Apr 29 10:46:58 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398793618456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1398793618456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off oscilloscope -c oscilloscope " "Command: quartus_map --read_settings_files=on --write_settings_files=off oscilloscope -c oscilloscope" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1398793618456 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1398793619059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscilloscope.bdf 1 1 " "Found 1 design units, including 1 entities, in source file oscilloscope.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 oscilloscope " "Found entity 1: oscilloscope" {  } { { "oscilloscope.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793619181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vramstates.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vramstates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ScopeVRAM-assign_statebits " "Found design unit 1: ScopeVRAM-assign_statebits" {  } { { "vramstates.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/vramstates.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619880 ""} { "Info" "ISGN_ENTITY_NAME" "1 ScopeVRAM " "Found entity 1: ScopeVRAM" {  } { { "vramstates.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/vramstates.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793619880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619885 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793619885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619890 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793619890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter2-SYN " "Found design unit 1: lpm_counter2-SYN" {  } { { "lpm_counter2.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619895 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Found entity 1: lpm_counter2" {  } { { "lpm_counter2.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793619895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "lpm_compare0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619900 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "lpm_compare0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793619900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Found design unit 1: lpm_compare1-SYN" {  } { { "lpm_compare1.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619905 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Found entity 1: lpm_compare1" {  } { { "lpm_compare1.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793619905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare2-SYN " "Found design unit 1: lpm_compare2-SYN" {  } { { "lpm_compare2.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare2.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619910 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare2 " "Found entity 1: lpm_compare2" {  } { { "lpm_compare2.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793619910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter3-SYN " "Found design unit 1: lpm_counter3-SYN" {  } { { "lpm_counter3.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter3.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619915 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Found entity 1: lpm_counter3" {  } { { "lpm_counter3.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793619915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare3-SYN " "Found design unit 1: lpm_compare3-SYN" {  } { { "lpm_compare3.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare3.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619921 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare3 " "Found entity 1: lpm_compare3" {  } { { "lpm_compare3.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793619921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare4-SYN " "Found design unit 1: lpm_compare4-SYN" {  } { { "lpm_compare4.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare4.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619926 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare4 " "Found entity 1: lpm_compare4" {  } { { "lpm_compare4.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793619926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare5-SYN " "Found design unit 1: lpm_compare5-SYN" {  } { { "lpm_compare5.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare5.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619930 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare5 " "Found entity 1: lpm_compare5" {  } { { "lpm_compare5.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793619930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_mux0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619936 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793619936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619941 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793619941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619945 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793619945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant2-SYN " "Found design unit 1: lpm_constant2-SYN" {  } { { "lpm_constant2.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_constant2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619950 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant2 " "Found entity 1: lpm_constant2" {  } { { "lpm_constant2.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_constant2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793619950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793619950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "oscilloscope " "Elaborating entity \"oscilloscope\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1398793620126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 lpm_compare0:inst " "Elaborating entity \"lpm_compare0\" for hierarchy \"lpm_compare0:inst\"" {  } { { "oscilloscope.bdf" "inst" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.bdf" { { 592 248 376 688 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare0.vhd" "LPM_COMPARE_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398793620267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620269 ""}  } { { "lpm_compare0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398793620269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dfj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dfj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dfj " "Found entity 1: cmpr_dfj" {  } { { "db/cmpr_dfj.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/db/cmpr_dfj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793620369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793620369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dfj lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component\|cmpr_dfj:auto_generated " "Elaborating entity \"cmpr_dfj\" for hierarchy \"lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component\|cmpr_dfj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter2 lpm_counter2:HORIZONTAL_CNT " "Elaborating entity \"lpm_counter2\" for hierarchy \"lpm_counter2:HORIZONTAL_CNT\"" {  } { { "oscilloscope.bdf" "HORIZONTAL_CNT" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.bdf" { { 568 40 184 680 "HORIZONTAL_CNT" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter2:HORIZONTAL_CNT\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter2:HORIZONTAL_CNT\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter2.vhd" "LPM_COUNTER_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter2.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter2:HORIZONTAL_CNT\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter2:HORIZONTAL_CNT\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter2.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter2.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398793620442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter2:HORIZONTAL_CNT\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter2:HORIZONTAL_CNT\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 525 " "Parameter \"lpm_modulus\" = \"525\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620442 ""}  } { { "lpm_counter2.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter2.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398793620442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ak.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ak.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ak " "Found entity 1: cntr_3ak" {  } { { "db/cntr_3ak.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/db/cntr_3ak.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793620544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793620544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ak lpm_counter2:HORIZONTAL_CNT\|lpm_counter:LPM_COUNTER_component\|cntr_3ak:auto_generated " "Elaborating entity \"cntr_3ak\" for hierarchy \"lpm_counter2:HORIZONTAL_CNT\|lpm_counter:LPM_COUNTER_component\|cntr_3ak:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/db/cmpr_ugc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793620649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793620649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ugc lpm_counter2:HORIZONTAL_CNT\|lpm_counter:LPM_COUNTER_component\|cntr_3ak:auto_generated\|cmpr_ugc:cmpr1 " "Elaborating entity \"cmpr_ugc\" for hierarchy \"lpm_counter2:HORIZONTAL_CNT\|lpm_counter:LPM_COUNTER_component\|cntr_3ak:auto_generated\|cmpr_ugc:cmpr1\"" {  } { { "db/cntr_3ak.tdf" "cmpr1" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/db/cntr_3ak.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:VRAM_CLOCK " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:VRAM_CLOCK\"" {  } { { "oscilloscope.bdf" "VRAM_CLOCK" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.bdf" { { 432 40 184 528 "VRAM_CLOCK" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:VRAM_CLOCK\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:VRAM_CLOCK\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter0.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:VRAM_CLOCK\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:VRAM_CLOCK\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter0.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398793620670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:VRAM_CLOCK\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:VRAM_CLOCK\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620670 ""}  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter0.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398793620670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j6i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j6i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j6i " "Found entity 1: cntr_j6i" {  } { { "db/cntr_j6i.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/db/cntr_j6i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793620767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793620767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j6i lpm_counter0:VRAM_CLOCK\|lpm_counter:LPM_COUNTER_component\|cntr_j6i:auto_generated " "Elaborating entity \"cntr_j6i\" for hierarchy \"lpm_counter0:VRAM_CLOCK\|lpm_counter:LPM_COUNTER_component\|cntr_j6i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare1 lpm_compare1:inst6 " "Elaborating entity \"lpm_compare1\" for hierarchy \"lpm_compare1:inst6\"" {  } { { "oscilloscope.bdf" "inst6" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.bdf" { { 704 248 376 800 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare1:inst6\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare1:inst6\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare1.vhd" "LPM_COMPARE_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare1.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare1:inst6\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"lpm_compare1:inst6\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare1.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare1.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398793620784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare1:inst6\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"lpm_compare1:inst6\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620784 ""}  } { { "lpm_compare1.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare1.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398793620784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare2 lpm_compare2:inst7 " "Elaborating entity \"lpm_compare2\" for hierarchy \"lpm_compare2:inst7\"" {  } { { "oscilloscope.bdf" "inst7" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.bdf" { { 816 248 376 912 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare2:inst7\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare2:inst7\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare2.vhd" "LPM_COMPARE_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare2.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare2:inst7\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"lpm_compare2:inst7\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare2.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare2.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398793620799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare2:inst7\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"lpm_compare2:inst7\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620799 ""}  } { { "lpm_compare2.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare2.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398793620799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dcj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dcj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dcj " "Found entity 1: cmpr_dcj" {  } { { "db/cmpr_dcj.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/db/cmpr_dcj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793620895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793620895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dcj lpm_compare2:inst7\|lpm_compare:LPM_COMPARE_component\|cmpr_dcj:auto_generated " "Elaborating entity \"cmpr_dcj\" for hierarchy \"lpm_compare2:inst7\|lpm_compare:LPM_COMPARE_component\|cmpr_dcj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare4 lpm_compare4:inst15 " "Elaborating entity \"lpm_compare4\" for hierarchy \"lpm_compare4:inst15\"" {  } { { "oscilloscope.bdf" "inst15" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.bdf" { { 1088 248 376 1184 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare4:inst15\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare4:inst15\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare4.vhd" "LPM_COMPARE_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare4.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare4:inst15\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"lpm_compare4:inst15\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare4.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare4.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398793620910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare4:inst15\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"lpm_compare4:inst15\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793620910 ""}  } { { "lpm_compare4.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare4.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398793620910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5ej.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5ej.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5ej " "Found entity 1: cmpr_5ej" {  } { { "db/cmpr_5ej.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/db/cmpr_5ej.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793621006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793621006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5ej lpm_compare4:inst15\|lpm_compare:LPM_COMPARE_component\|cmpr_5ej:auto_generated " "Elaborating entity \"cmpr_5ej\" for hierarchy \"lpm_compare4:inst15\|lpm_compare:LPM_COMPARE_component\|cmpr_5ej:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter3 lpm_counter3:VERTICAL_CNT " "Elaborating entity \"lpm_counter3\" for hierarchy \"lpm_counter3:VERTICAL_CNT\"" {  } { { "oscilloscope.bdf" "VERTICAL_CNT" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.bdf" { { 952 40 184 1064 "VERTICAL_CNT" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter3:VERTICAL_CNT\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter3:VERTICAL_CNT\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter3.vhd" "LPM_COUNTER_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter3.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter3:VERTICAL_CNT\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter3:VERTICAL_CNT\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter3.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter3.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398793621023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter3:VERTICAL_CNT\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter3:VERTICAL_CNT\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 286 " "Parameter \"lpm_modulus\" = \"286\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621024 ""}  } { { "lpm_counter3.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter3.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398793621024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8kj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8kj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8kj " "Found entity 1: cntr_8kj" {  } { { "db/cntr_8kj.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/db/cntr_8kj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793621123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793621123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8kj lpm_counter3:VERTICAL_CNT\|lpm_counter:LPM_COUNTER_component\|cntr_8kj:auto_generated " "Elaborating entity \"cntr_8kj\" for hierarchy \"lpm_counter3:VERTICAL_CNT\|lpm_counter:LPM_COUNTER_component\|cntr_8kj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mfc " "Found entity 1: cmpr_mfc" {  } { { "db/cmpr_mfc.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/db/cmpr_mfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793621223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793621223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mfc lpm_counter3:VERTICAL_CNT\|lpm_counter:LPM_COUNTER_component\|cntr_8kj:auto_generated\|cmpr_mfc:cmpr1 " "Elaborating entity \"cmpr_mfc\" for hierarchy \"lpm_counter3:VERTICAL_CNT\|lpm_counter:LPM_COUNTER_component\|cntr_8kj:auto_generated\|cmpr_mfc:cmpr1\"" {  } { { "db/cntr_8kj.tdf" "cmpr1" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/db/cntr_8kj.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare5 lpm_compare5:inst16 " "Elaborating entity \"lpm_compare5\" for hierarchy \"lpm_compare5:inst16\"" {  } { { "oscilloscope.bdf" "inst16" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.bdf" { { 1200 248 376 1296 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare5:inst16\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare5:inst16\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare5.vhd" "LPM_COMPARE_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare5.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare5:inst16\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"lpm_compare5:inst16\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare5.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare5.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398793621240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare5:inst16\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"lpm_compare5:inst16\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621240 ""}  } { { "lpm_compare5.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare5.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398793621240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5bj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5bj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5bj " "Found entity 1: cmpr_5bj" {  } { { "db/cmpr_5bj.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/db/cmpr_5bj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793621338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793621338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5bj lpm_compare5:inst16\|lpm_compare:LPM_COMPARE_component\|cmpr_5bj:auto_generated " "Elaborating entity \"cmpr_5bj\" for hierarchy \"lpm_compare5:inst16\|lpm_compare:LPM_COMPARE_component\|cmpr_5bj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare3 lpm_compare3:inst14 " "Elaborating entity \"lpm_compare3\" for hierarchy \"lpm_compare3:inst14\"" {  } { { "oscilloscope.bdf" "inst14" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.bdf" { { 976 248 376 1072 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare3:inst14\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare3:inst14\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare3.vhd" "LPM_COMPARE_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare3.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare3:inst14\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"lpm_compare3:inst14\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare3.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare3.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398793621353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare3:inst14\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"lpm_compare3:inst14\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621353 ""}  } { { "lpm_compare3.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare3.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398793621353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScopeVRAM ScopeVRAM:STATE_MACHINE " "Elaborating entity \"ScopeVRAM\" for hierarchy \"ScopeVRAM:STATE_MACHINE\"" {  } { { "oscilloscope.bdf" "STATE_MACHINE" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.bdf" { { 728 912 1064 904 "STATE_MACHINE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:ADDR_MUX " "Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:ADDR_MUX\"" {  } { { "oscilloscope.bdf" "ADDR_MUX" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.bdf" { { 600 1008 1152 712 "ADDR_MUX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux0:ADDR_MUX\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux0:ADDR_MUX\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "LPM_MUX_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_mux0.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:ADDR_MUX\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux0:ADDR_MUX\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_mux0.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398793621405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:ADDR_MUX\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"lpm_mux0:ADDR_MUX\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621405 ""}  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_mux0.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398793621405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k6e " "Found entity 1: mux_k6e" {  } { { "db/mux_k6e.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/db/mux_k6e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793621504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793621504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k6e lpm_mux0:ADDR_MUX\|LPM_MUX:LPM_MUX_component\|mux_k6e:auto_generated " "Elaborating entity \"mux_k6e\" for hierarchy \"lpm_mux0:ADDR_MUX\|LPM_MUX:LPM_MUX_component\|mux_k6e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 lpm_counter1:ROW_TRANSFER_COUNTER " "Elaborating entity \"lpm_counter1\" for hierarchy \"lpm_counter1:ROW_TRANSFER_COUNTER\"" {  } { { "oscilloscope.bdf" "ROW_TRANSFER_COUNTER" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.bdf" { { 536 752 896 648 "ROW_TRANSFER_COUNTER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter1:ROW_TRANSFER_COUNTER\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter1:ROW_TRANSFER_COUNTER\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "LPM_COUNTER_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter1.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter1:ROW_TRANSFER_COUNTER\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter1:ROW_TRANSFER_COUNTER\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter1.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398793621523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter1:ROW_TRANSFER_COUNTER\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter1:ROW_TRANSFER_COUNTER\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 272 " "Parameter \"lpm_modulus\" = \"272\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621523 ""}  } { { "lpm_counter1.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter1.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398793621523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3kj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3kj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3kj " "Found entity 1: cntr_3kj" {  } { { "db/cntr_3kj.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/db/cntr_3kj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398793621621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398793621621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3kj lpm_counter1:ROW_TRANSFER_COUNTER\|lpm_counter:LPM_COUNTER_component\|cntr_3kj:auto_generated " "Elaborating entity \"cntr_3kj\" for hierarchy \"lpm_counter1:ROW_TRANSFER_COUNTER\|lpm_counter:LPM_COUNTER_component\|cntr_3kj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:SRT_COL_START " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:SRT_COL_START\"" {  } { { "oscilloscope.bdf" "SRT_COL_START" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.bdf" { { 472 784 896 520 "SRT_COL_START" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:SRT_COL_START\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:SRT_COL_START\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:SRT_COL_START\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant0:SRT_COL_START\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398793621663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:SRT_COL_START\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant0:SRT_COL_START\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398793621663 ""}  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398793621663 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "CS " "Node \"CS\" is missing source" {  } { { "oscilloscope.bdf" "CS" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.bdf" { { 776 848 912 792 "CS" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1398793621795 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "RW " "Node \"RW\" is missing source" {  } { { "oscilloscope.bdf" "RW" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.bdf" { { 792 848 912 808 "RW" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1398793621796 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADDRESS\[8\] " "Node \"ADDRESS\[8\]\" is missing source" {  } { { "oscilloscope.bdf" "ADDRESS\[8\]" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.bdf" { { 656 848 1008 672 "ADDRESS\[17..9\]" "" } { 672 848 1008 688 "ADDRESS\[8..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1398793621796 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADDRESS\[7\] " "Node \"ADDRESS\[7\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1398793621796 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADDRESS\[6\] " "Node \"ADDRESS\[6\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1398793621796 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADDRESS\[5\] " "Node \"ADDRESS\[5\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1398793621796 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADDRESS\[4\] " "Node \"ADDRESS\[4\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1398793621796 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADDRESS\[3\] " "Node \"ADDRESS\[3\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1398793621796 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADDRESS\[2\] " "Node \"ADDRESS\[2\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1398793621796 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADDRESS\[1\] " "Node \"ADDRESS\[1\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1398793621796 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADDRESS\[0\] " "Node \"ADDRESS\[0\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1398793621796 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADDRESS\[17\] " "Node \"ADDRESS\[17\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1398793621796 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADDRESS\[16\] " "Node \"ADDRESS\[16\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1398793621796 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADDRESS\[15\] " "Node \"ADDRESS\[15\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1398793621796 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADDRESS\[14\] " "Node \"ADDRESS\[14\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1398793621796 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADDRESS\[13\] " "Node \"ADDRESS\[13\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1398793621796 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADDRESS\[12\] " "Node \"ADDRESS\[12\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1398793621796 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADDRESS\[11\] " "Node \"ADDRESS\[11\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1398793621796 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADDRESS\[10\] " "Node \"ADDRESS\[10\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1398793621796 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADDRESS\[9\] " "Node \"ADDRESS\[9\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1398793621796 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 20 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398793622040 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 29 10:47:02 2014 " "Processing ended: Tue Apr 29 10:47:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398793622040 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398793622040 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398793622040 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1398793622040 ""}
