$date
	Wed Nov 05 01:02:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module hello_tb $end
$var wire 1 ! y $end
$var wire 1 " so $end
$var wire 4 # po [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % resetn $end
$var reg 1 & si $end
$scope module Q1 $end
$var wire 1 $ clk $end
$var wire 4 ' po [3:0] $end
$var wire 1 % resetn $end
$var wire 1 & si $end
$var wire 1 ! y $end
$var wire 4 ( temp [3:0] $end
$var wire 1 " so $end
$scope module d0 $end
$var wire 1 $ clk $end
$var wire 1 ) d $end
$var wire 1 % resetn $end
$var reg 1 * q $end
$upscope $end
$scope module d1 $end
$var wire 1 $ clk $end
$var wire 1 + d $end
$var wire 1 % resetn $end
$var reg 1 , q $end
$upscope $end
$scope module d2 $end
$var wire 1 $ clk $end
$var wire 1 - d $end
$var wire 1 % resetn $end
$var reg 1 . q $end
$upscope $end
$scope module d3 $end
$var wire 1 $ clk $end
$var wire 1 & d $end
$var wire 1 % resetn $end
$var reg 1 / q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
x&
0%
0$
b0 #
0"
1!
$end
#5
1$
#10
0$
#15
1$
#20
0$
1%
1&
#25
1-
b1000 #
b1000 '
b1000 (
1/
1$
#30
0$
0&
#35
0-
1+
0/
b100 #
b100 '
b100 (
1.
1$
#40
0$
1&
#45
0!
1)
0+
1-
1,
0.
b1010 #
b1010 '
b1010 (
1/
1$
#50
0$
#55
1+
0)
1"
1.
0,
b1101 #
b1101 '
b1101 (
1*
1$
#60
0$
#65
0"
1)
0*
b1110 #
b1110 '
b1110 (
1,
1$
#70
0$
#75
1"
b1111 #
b1111 '
b1111 (
1*
1$
#80
0$
0&
#85
1!
0-
b111 #
b111 '
b111 (
0/
1$
#90
0$
#95
0+
b11 #
b11 '
b11 (
0.
1$
#100
0$
#105
0)
b1 #
b1 '
b1 (
0,
1$
#110
0$
1&
#115
1-
0"
1/
b1000 #
b1000 '
b1000 (
0*
1$
#120
0$
