/*
 * Copyright (C) 2015 Renesas Electronics Corp.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */
#ifndef __DT_BINDINGS_CLOCK_R8A7795_H__
#define __DT_BINDINGS_CLOCK_R8A7795_H__

/* CPG */
#define R8A7795_CLK_MAIN		0
#define R8A7795_CLK_PLL0		1
#define R8A7795_CLK_PLL1		2
#define R8A7795_CLK_PLL2		3
#define R8A7795_CLK_PLL3		4
#define R8A7795_CLK_PLL4		5

/* MSTP0 */

/* MSTP1 */
#define R8A7795_CLK_3DGE		12
#define R8A7795_CLK_FDP2		17
#define R8A7795_CLK_FDP1		18
#define R8A7795_CLK_FDP0		19

/* MSTP2 */
#define R8A7795_CLK_SCIF5		2
#define R8A7795_CLK_SCIF4		3
#define R8A7795_CLK_SCIF3		4
#define R8A7795_CLK_SCIF1		6
#define R8A7795_CLK_SCIF0		7
#define R8A7795_CLK_MSIOF3		8
#define R8A7795_CLK_MSIOF2		9
#define R8A7795_CLK_MSIOF1		10
#define R8A7795_CLK_MSIOF0		11

/* MSTP3 */
#define R8A7795_CLK_SCIF2		10
#define R8A7795_CLK_SD3			11
#define R8A7795_CLK_SD2			12
#define R8A7795_CLK_SD1			13
#define R8A7795_CLK_SD0			14

/* MSTP5 */
#define R8A7795_CLK_AUDIO_DMAC1		1
#define R8A7795_CLK_AUDIO_DMAC0		2

/* MSTP6 */
#define R8A7795_CLK_FCPVD3		0
#define R8A7795_CLK_FCPVD2		1
#define R8A7795_CLK_FCPVD1		2
#define R8A7795_CLK_FCPVD0		3
#define R8A7795_CLK_FCPVB1		6
#define R8A7795_CLK_FCPVB0		7
#define R8A7795_CLK_FCPVI2		9
#define R8A7795_CLK_FCPVI1		10
#define R8A7795_CLK_FCPVI0		11
#define R8A7795_CLK_FCPF2		13
#define R8A7795_CLK_FCPF1		14
#define R8A7795_CLK_FCPF0		15
#define R8A7795_CLK_VSPD3		20
#define R8A7795_CLK_VSPD2		21
#define R8A7795_CLK_VSPD1		22
#define R8A7795_CLK_VSPD0		23
#define R8A7795_CLK_VSPBC		24
#define R8A7795_CLK_VSPBD		26
#define R8A7795_CLK_VSPI2		29
#define R8A7795_CLK_VSPI1		30
#define R8A7795_CLK_VSPI0		31

/* MSTP7 */
#define R8A7795_CLK_EHCI2		1
#define R8A7795_CLK_EHCI1		2
#define R8A7795_CLK_EHCI0		3
#define R8A7795_CLK_HSUSB		4
#define R8A7795_CLK_CSI21		13
#define R8A7795_CLK_CSI20		14
#define R8A7795_CLK_CSI41		15
#define R8A7795_CLK_CSI40		16
#define R8A7795_CLK_DU3			21
#define R8A7795_CLK_DU2			22
#define R8A7795_CLK_DU1			23
#define R8A7795_CLK_DU0			24
#define R8A7795_CLK_LVDS		27
#define R8A7795_CLK_HDMI1		28
#define R8A7795_CLK_HDMI0		29

/* MSTP8 */
#define R8A7795_CLK_VIN7		4
#define R8A7795_CLK_VIN6		5
#define R8A7795_CLK_VIN5		6
#define R8A7795_CLK_VIN4		7
#define R8A7795_CLK_VIN3		8
#define R8A7795_CLK_VIN2		9
#define R8A7795_CLK_VIN1		10
#define R8A7795_CLK_VIN0		11
#define R8A7795_CLK_AVB			12
#define R8A7795_CLK_SATA		15

/* MSTP9 */
#define R8A7795_CLK_GPIO7		5
#define R8A7795_CLK_GPIO6		6
#define R8A7795_CLK_GPIO5		7
#define R8A7795_CLK_GPIO4		8
#define R8A7795_CLK_GPIO3		9
#define R8A7795_CLK_GPIO2		10
#define R8A7795_CLK_GPIO1		11
#define R8A7795_CLK_GPIO0		12
#define R8A7795_CLK_I2C6		18
#define R8A7795_CLK_I2C5		19
#define R8A7795_CLK_I2C4		27
#define R8A7795_CLK_I2C3		28
#define R8A7795_CLK_I2C2		29
#define R8A7795_CLK_I2C1		30
#define R8A7795_CLK_I2C0		31

/* MSTP10 */
#define R8A7795_CLK_SSI_ALL		5
#define R8A7795_CLK_SSI9		6
#define R8A7795_CLK_SSI8		7
#define R8A7795_CLK_SSI7		8
#define R8A7795_CLK_SSI6		9
#define R8A7795_CLK_SSI5		10
#define R8A7795_CLK_SSI4		11
#define R8A7795_CLK_SSI3		12
#define R8A7795_CLK_SSI2		13
#define R8A7795_CLK_SSI1		14
#define R8A7795_CLK_SSI0		15
#define R8A7795_CLK_SCU_ALL		17
#define R8A7795_CLK_SCU_DVC1		18
#define R8A7795_CLK_SCU_DVC0		19
#define R8A7795_CLK_SCU_CTU1_MIX1	20
#define R8A7795_CLK_SCU_CTU0_MIX0	21
#define R8A7795_CLK_SCU_SRC9		22
#define R8A7795_CLK_SCU_SRC8		23
#define R8A7795_CLK_SCU_SRC7		24
#define R8A7795_CLK_SCU_SRC6		25
#define R8A7795_CLK_SCU_SRC5		26
#define R8A7795_CLK_SCU_SRC4		27
#define R8A7795_CLK_SCU_SRC3		28
#define R8A7795_CLK_SCU_SRC2		29
#define R8A7795_CLK_SCU_SRC1		30
#define R8A7795_CLK_SCU_SRC0		31

#endif /* __DT_BINDINGS_CLOCK_R8A7795_H__ */
