\hypertarget{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1library_1_1comm_1_1LibcommEnabler}{}\section{edu.\+udel.\+cis.\+vsl.\+civl.\+library.\+comm.\+Libcomm\+Enabler Class Reference}
\label{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1library_1_1comm_1_1LibcommEnabler}\index{edu.\+udel.\+cis.\+vsl.\+civl.\+library.\+comm.\+Libcomm\+Enabler@{edu.\+udel.\+cis.\+vsl.\+civl.\+library.\+comm.\+Libcomm\+Enabler}}


Inheritance diagram for edu.\+udel.\+cis.\+vsl.\+civl.\+library.\+comm.\+Libcomm\+Enabler\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1library_1_1comm_1_1LibcommEnabler__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for edu.\+udel.\+cis.\+vsl.\+civl.\+library.\+comm.\+Libcomm\+Enabler\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1library_1_1comm_1_1LibcommEnabler__coll__graph}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hypertarget{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1library_1_1comm_1_1LibcommEnabler_a5095f7ffc5762760502b306734170af5}{}{\bfseries Libcomm\+Enabler} (String name, \hyperlink{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1kripke_1_1IF_1_1Enabler}{Enabler} \hyperlink{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1library_1_1common_1_1BaseLibraryEnabler_a1a2cc978c11d389f54863cad585bff44}{primary\+Enabler}, \hyperlink{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1semantics_1_1IF_1_1Evaluator}{Evaluator} \hyperlink{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1library_1_1common_1_1BaseLibraryEnabler_aef497c183004fbfa8dd113033c0c4275}{evaluator}, \hyperlink{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1model_1_1IF_1_1ModelFactory}{Model\+Factory} \hyperlink{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1library_1_1common_1_1LibraryComponent_ac38a7c7971f70f8c969e55538a17f016}{model\+Factory}, \hyperlink{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1dynamic_1_1IF_1_1SymbolicUtility}{Symbolic\+Utility} \hyperlink{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1library_1_1common_1_1LibraryComponent_a18214426269e7c352f4926264837c8a6}{symbolic\+Util}, \hyperlink{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1semantics_1_1IF_1_1SymbolicAnalyzer}{Symbolic\+Analyzer} \hyperlink{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1library_1_1common_1_1LibraryComponent_a7a1213c02b2d29a79f550c7090594967}{symbolic\+Analyzer}, \hyperlink{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1config_1_1IF_1_1CIVLConfiguration}{C\+I\+V\+L\+Configuration} \hyperlink{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1library_1_1common_1_1LibraryComponent_a223e603cab7a909db88f49c256b2ce98}{civl\+Config}, \hyperlink{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1kripke_1_1IF_1_1LibraryEnablerLoader}{Library\+Enabler\+Loader} lib\+Enabler\+Loader, \hyperlink{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1semantics_1_1IF_1_1LibraryEvaluatorLoader}{Library\+Evaluator\+Loader} lib\+Evaluator\+Loader)\label{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1library_1_1comm_1_1LibcommEnabler_a5095f7ffc5762760502b306734170af5}

\item 
Bit\+Set \hyperlink{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1library_1_1comm_1_1LibcommEnabler_aa852877b6bb359a28e14c6a13956c7c1}{ample\+Set} (\hyperlink{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1state_1_1IF_1_1State}{State} state, int pid, \hyperlink{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1model_1_1IF_1_1statement_1_1CallOrSpawnStatement}{Call\+Or\+Spawn\+Statement} statement, \hyperlink{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1state_1_1IF_1_1MemoryUnitSet}{Memory\+Unit\+Set}\mbox{[}$\,$\mbox{]} reachable\+Ptr\+Writable\+Map, \hyperlink{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1state_1_1IF_1_1MemoryUnitSet}{Memory\+Unit\+Set}\mbox{[}$\,$\mbox{]} reachable\+Ptr\+Readonly\+Map, \hyperlink{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1state_1_1IF_1_1MemoryUnitSet}{Memory\+Unit\+Set}\mbox{[}$\,$\mbox{]} reachable\+Non\+Ptr\+Writable\+Map, \hyperlink{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1state_1_1IF_1_1MemoryUnitSet}{Memory\+Unit\+Set}\mbox{[}$\,$\mbox{]} reachable\+Non\+Ptr\+Readonly\+Map)  throws Unsatisfiable\+Path\+Condition\+Exception 
\item 
List$<$ \hyperlink{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1semantics_1_1IF_1_1Transition}{Transition} $>$ \hyperlink{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1library_1_1comm_1_1LibcommEnabler_ad20e493e1e307fde6e554e028486b911}{enabled\+Transitions} (\hyperlink{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1state_1_1IF_1_1State}{State} state, \hyperlink{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1model_1_1IF_1_1statement_1_1CallOrSpawnStatement}{Call\+Or\+Spawn\+Statement} call, Boolean\+Expression path\+Condition, int pid, int process\+Identifier, \hyperlink{enumedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1semantics_1_1IF_1_1Transition_1_1AtomicLockAction}{Atomic\+Lock\+Action} atomic\+Lock\+Action)  throws Unsatisfiable\+Path\+Condition\+Exception 
\begin{DoxyCompactList}\small\item\em Computes the enabled transitions of a given function call. \end{DoxyCompactList}\item 
Boolean\+Expression \hyperlink{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1library_1_1comm_1_1LibcommEnabler_a32fcd61947da6d8cb62563a58304dfec}{has\+Matched\+Dequeue} (\hyperlink{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1state_1_1IF_1_1State}{State} state, int pid, String process, \hyperlink{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1model_1_1IF_1_1statement_1_1CallOrSpawnStatement}{Call\+Or\+Spawn\+Statement} enqueue\+\_\+call, boolean wildcard\+Counts)  throws Unsatisfiable\+Path\+Condition\+Exception 
\begin{DoxyCompactList}\small\item\em Return a \hyperlink{}{Boolean\+Expression} as a result of weather the current {\ttfamily comm\+\_\+enqueue} call has a matched {\ttfamily comm\+\_\+dequeue} statement. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Member Function Documentation}
\hypertarget{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1library_1_1comm_1_1LibcommEnabler_aa852877b6bb359a28e14c6a13956c7c1}{}\index{edu\+::udel\+::cis\+::vsl\+::civl\+::library\+::comm\+::\+Libcomm\+Enabler@{edu\+::udel\+::cis\+::vsl\+::civl\+::library\+::comm\+::\+Libcomm\+Enabler}!ample\+Set@{ample\+Set}}
\index{ample\+Set@{ample\+Set}!edu\+::udel\+::cis\+::vsl\+::civl\+::library\+::comm\+::\+Libcomm\+Enabler@{edu\+::udel\+::cis\+::vsl\+::civl\+::library\+::comm\+::\+Libcomm\+Enabler}}
\subsubsection[{ample\+Set}]{\setlength{\rightskip}{0pt plus 5cm}Bit\+Set edu.\+udel.\+cis.\+vsl.\+civl.\+library.\+comm.\+Libcomm\+Enabler.\+ample\+Set (
\begin{DoxyParamCaption}
\item[{{\bf State}}]{state, }
\item[{int}]{pid, }
\item[{{\bf Call\+Or\+Spawn\+Statement}}]{statement, }
\item[{{\bf Memory\+Unit\+Set}\mbox{[}$\,$\mbox{]}}]{reachable\+Ptr\+Writable\+Map, }
\item[{{\bf Memory\+Unit\+Set}\mbox{[}$\,$\mbox{]}}]{reachable\+Ptr\+Readonly\+Map, }
\item[{{\bf Memory\+Unit\+Set}\mbox{[}$\,$\mbox{]}}]{reachable\+Non\+Ptr\+Writable\+Map, }
\item[{{\bf Memory\+Unit\+Set}\mbox{[}$\,$\mbox{]}}]{reachable\+Non\+Ptr\+Readonly\+Map}
\end{DoxyParamCaption}
) throws {\bf Unsatisfiable\+Path\+Condition\+Exception}\hspace{0.3cm}{\ttfamily [inline]}}\label{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1library_1_1comm_1_1LibcommEnabler_aa852877b6bb359a28e14c6a13956c7c1}
Computes the ample set process I\+Ds from a system function call at a given state for a given process. 

Precondition\+: the call statement is enabled at the given state and it is one of the outgoing statements of process pid. 

Contract\+: nothing dependent on the given statement can occur without one of the transitions of the processes in the returned ample set occurring first. 


\begin{DoxyParams}{Parameters}
{\em state} & The current state. \\
\hline
{\em pid} & The I\+D of the process that the system function call belongs to. \\
\hline
{\em statement} & The system function call statement. \\
\hline
{\em reachable\+Ptr\+Writable\+Map} & \\
\hline
{\em reachable\+Ptr\+Readonly\+Map} & \\
\hline
{\em reachable\+Non\+Ptr\+Writable\+Map} & \\
\hline
{\em reachable\+Non\+Ptr\+Readonly\+Map} & \\
\hline
{\em reachable\+Mem\+Units\+Map} & The map of reachable memory units of all active processes. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
the ample set of process I\+Ds 
\end{DoxyReturn}

\begin{DoxyExceptions}{Exceptions}
{\em Unsatisfiable\+Path\+Condition\+Exception} & \\
\hline
\end{DoxyExceptions}


Implements \hyperlink{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1kripke_1_1IF_1_1LibraryEnabler_ae19c97894a80b1965211330453c9d34b}{edu.\+udel.\+cis.\+vsl.\+civl.\+kripke.\+I\+F.\+Library\+Enabler}.

\hypertarget{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1library_1_1comm_1_1LibcommEnabler_ad20e493e1e307fde6e554e028486b911}{}\index{edu\+::udel\+::cis\+::vsl\+::civl\+::library\+::comm\+::\+Libcomm\+Enabler@{edu\+::udel\+::cis\+::vsl\+::civl\+::library\+::comm\+::\+Libcomm\+Enabler}!enabled\+Transitions@{enabled\+Transitions}}
\index{enabled\+Transitions@{enabled\+Transitions}!edu\+::udel\+::cis\+::vsl\+::civl\+::library\+::comm\+::\+Libcomm\+Enabler@{edu\+::udel\+::cis\+::vsl\+::civl\+::library\+::comm\+::\+Libcomm\+Enabler}}
\subsubsection[{enabled\+Transitions}]{\setlength{\rightskip}{0pt plus 5cm}List$<${\bf Transition}$>$ edu.\+udel.\+cis.\+vsl.\+civl.\+library.\+comm.\+Libcomm\+Enabler.\+enabled\+Transitions (
\begin{DoxyParamCaption}
\item[{{\bf State}}]{state, }
\item[{{\bf Call\+Or\+Spawn\+Statement}}]{call, }
\item[{Boolean\+Expression}]{path\+Condition, }
\item[{int}]{pid, }
\item[{int}]{process\+Identifier, }
\item[{{\bf Atomic\+Lock\+Action}}]{atomic\+Lock\+Action}
\end{DoxyParamCaption}
) throws {\bf Unsatisfiable\+Path\+Condition\+Exception}\hspace{0.3cm}{\ttfamily [inline]}}\label{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1library_1_1comm_1_1LibcommEnabler_ad20e493e1e307fde6e554e028486b911}


Computes the enabled transitions of a given function call. 

This is to support nondeterministic function calls.


\begin{DoxyParams}{Parameters}
{\em state} & The current state. \\
\hline
{\em call} & The function call statement, upon which the set of enabled transitions will be computed. \\
\hline
{\em path\+Condition} & The current path condition. \\
\hline
{\em pid} & The I\+D of the process that the function call belongs to. \\
\hline
{\em process\+Identifier} & \\
\hline
{\em atomic\+Lock\+Action} & \\
\hline
{\em assign\+Atomic\+Lock} & The assignment statement for the atomic lock variable, should be null except that the process is going to re-\/obtain the atomic lock variable. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The set of enabled transitions. 
\end{DoxyReturn}

\begin{DoxyExceptions}{Exceptions}
{\em Unsatisfiable\+Path\+Condition\+Exception} & \\
\hline
\end{DoxyExceptions}


Implements \hyperlink{interfaceedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1kripke_1_1IF_1_1LibraryEnabler_a7048d9901abda3f7af09cf3827523471}{edu.\+udel.\+cis.\+vsl.\+civl.\+kripke.\+I\+F.\+Library\+Enabler}.

\hypertarget{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1library_1_1comm_1_1LibcommEnabler_a32fcd61947da6d8cb62563a58304dfec}{}\index{edu\+::udel\+::cis\+::vsl\+::civl\+::library\+::comm\+::\+Libcomm\+Enabler@{edu\+::udel\+::cis\+::vsl\+::civl\+::library\+::comm\+::\+Libcomm\+Enabler}!has\+Matched\+Dequeue@{has\+Matched\+Dequeue}}
\index{has\+Matched\+Dequeue@{has\+Matched\+Dequeue}!edu\+::udel\+::cis\+::vsl\+::civl\+::library\+::comm\+::\+Libcomm\+Enabler@{edu\+::udel\+::cis\+::vsl\+::civl\+::library\+::comm\+::\+Libcomm\+Enabler}}
\subsubsection[{has\+Matched\+Dequeue}]{\setlength{\rightskip}{0pt plus 5cm}Boolean\+Expression edu.\+udel.\+cis.\+vsl.\+civl.\+library.\+comm.\+Libcomm\+Enabler.\+has\+Matched\+Dequeue (
\begin{DoxyParamCaption}
\item[{{\bf State}}]{state, }
\item[{int}]{pid, }
\item[{String}]{process, }
\item[{{\bf Call\+Or\+Spawn\+Statement}}]{enqueue\+\_\+call, }
\item[{boolean}]{wildcard\+Counts}
\end{DoxyParamCaption}
) throws {\bf Unsatisfiable\+Path\+Condition\+Exception}\hspace{0.3cm}{\ttfamily [inline]}}\label{classedu_1_1udel_1_1cis_1_1vsl_1_1civl_1_1library_1_1comm_1_1LibcommEnabler_a32fcd61947da6d8cb62563a58304dfec}


Return a \hyperlink{}{Boolean\+Expression} as a result of weather the current {\ttfamily comm\+\_\+enqueue} call has a matched {\ttfamily comm\+\_\+dequeue} statement. 


\begin{DoxyParams}{Parameters}
{\em state} & The current state \\
\hline
{\em pid} & The P\+I\+D of the process \\
\hline
{\em process} & The String identifier of the process \\
\hline
{\em enqueue\+\_\+call} & The {\ttfamily comm\+\_\+enqueue} \hyperlink{}{Call\+Or\+Spawn\+Statement} \\
\hline
{\em wildcard\+Counts} & \hyperlink{structA}{A} flag indicates that if a wild-\/card {\ttfamily comm\+\_\+dequeue} is a matched one \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\end{DoxyReturn}

\begin{DoxyExceptions}{Exceptions}
{\em Unsatisfiable\+Path\+Condition\+Exception} & \\
\hline
\end{DoxyExceptions}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/arnabd/workspace/civl/trunk/src/edu/udel/cis/vsl/civl/library/comm/Libcomm\+Enabler.\+java\end{DoxyCompactItemize}
