Protel Design System Design Rule Check
PCB File : C:\Users\hattr\Dropbox\EV Kartz\EV Kartz BMS & Interconnect\BMS Bottom Cell & Controller\Bottom_Cell.PcbDoc
Date     : 2/6/2023
Time     : 8:33:00 PM

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Unplated multi-layer pad(s) detected
   Pad J_LEM-1(563.9mm,36.05mm) on Multi-Layer on Net VNEG
   Pad J_LEM-2(563.9mm,38.55mm) on Multi-Layer on Net ISNS_OUT
   Pad J_LEM-3(563.9mm,41.05mm) on Multi-Layer on Net -15V
   Pad J_LEM-4(563.9mm,43.55mm) on Multi-Layer on Net +15V
   Pad J12V-1(487.2mm,21.65mm) on Multi-Layer on Net +12V
   Pad J12V-3(487.2mm,26.65mm) on Multi-Layer on Net VNEG
   Pad J12V-4(487.2mm,29.15mm) on Multi-Layer on Net VNEG
   Pad J_Relay-1(403mm,21.15mm) on Multi-Layer on Net +12
   Pad J_Relay-2(403mm,23.65mm) on Multi-Layer on Net HV_Relay_N
   Pad J_Relay-3(403mm,26.15mm) on Multi-Layer on Net PC_Relay_N
   Pad J_Relay-4(403mm,28.65mm) on Multi-Layer on Net +12

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net TSNS3 Between Pad R216-1(307.5mm,100.2mm) on Top Layer And Pad C203-1(314.6mm,100.2mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net /RST Between Pad R409-1(324.9mm,27.8mm) on Top Layer And Pad C314-1(344.7mm,42.4mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net /RST Between Pad U102-15(327.7mm,77.4mm) on Top Layer [Unplated] And Pad C314-1(344.7mm,42.4mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net /RST Between Pad C314-1(344.7mm,42.4mm) on Top Layer And Pad U302-1(351.425mm,39.8mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net /RST Between Pad R310-1(359.2mm,42.4mm) on Top Layer And Pad C403-1(368.6mm,27.8mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net /RST Between Pad C403-1(368.6mm,27.8mm) on Top Layer And Pad U_warn-1(380.2mm,27.725mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net /RST Between Pad C406-1(290.6mm,27.8mm) on Top Layer And Pad U_danger-1(315.9mm,27.425mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VPOS_F Between Pad F400-1(470.8mm,28.2mm) on Top Layer And Pad JOUT-7(507.1mm,27.1mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net /RST Between Pad U302-1(351.425mm,39.8mm) on Top Layer And Pad R310-1(359.2mm,42.4mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net /RST Between Pad U_warn-1(380.2mm,27.725mm) on Top Layer And Pad R408-1(386.3mm,27.8mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net /RST Between Pad U_danger-1(315.9mm,27.425mm) on Top Layer And Pad R409-1(324.9mm,27.8mm) on Top Layer 
Rule Violations :11

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=6mm) (Preferred=0.3mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad CAN-M1(440.43mm,52.4mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad CAN-M2(440.43mm,77.4mm) on Multi-Layer Actual Hole Size = 3.2mm
Rule Violations :2

Processing Rule : Hole To Hole Clearance (Gap=0.15mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C300-1(554.6mm,42.6mm) on Top Layer And Pad C300-2(554.6mm,44.2mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C306-1(467.2mm,42.6mm) on Top Layer And Pad C306-2(467.2mm,44.2mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad JPOS-1(43.7mm,33.9mm) on Multi-Layer And Pad JPOS-1(43.7mm,36.74mm) on Multi-Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad JPOS-1(43.7mm,33.9mm) on Multi-Layer And Pad JPOS-1(46.54mm,33.9mm) on Multi-Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad JPOS-1(43.7mm,36.74mm) on Multi-Layer And Pad JPOS-1(43.7mm,39.58mm) on Multi-Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad JPOS-1(43.7mm,39.58mm) on Multi-Layer And Pad JPOS-1(43.7mm,42.42mm) on Multi-Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad JPOS-1(43.7mm,42.42mm) on Multi-Layer And Pad JPOS-1(43.7mm,45.26mm) on Multi-Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad JPOS-1(43.7mm,45.26mm) on Multi-Layer And Pad JPOS-1(43.7mm,48.1mm) on Multi-Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad JPOS-1(43.7mm,48.1mm) on Multi-Layer And Pad JPOS-1(46.54mm,48.1mm) on Multi-Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad JPOS-1(46.54mm,33.9mm) on Multi-Layer And Pad JPOS-1(49.38mm,33.9mm) on Multi-Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad JPOS-1(46.54mm,48.1mm) on Multi-Layer And Pad JPOS-1(49.38mm,48.1mm) on Multi-Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad JPOS-1(49.38mm,33.9mm) on Multi-Layer And Pad JPOS-1(52.22mm,33.9mm) on Multi-Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad JPOS-1(49.38mm,48.1mm) on Multi-Layer And Pad JPOS-1(52.22mm,48.1mm) on Multi-Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad JPOS-1(52.22mm,33.9mm) on Multi-Layer And Pad JPOS-1(55.06mm,33.9mm) on Multi-Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad JPOS-1(52.22mm,48.1mm) on Multi-Layer And Pad JPOS-1(55.06mm,48.1mm) on Multi-Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad JPOS-1(55.06mm,33.9mm) on Multi-Layer And Pad JPOS-1(57.9mm,33.9mm) on Multi-Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad JPOS-1(55.06mm,48.1mm) on Multi-Layer And Pad JPOS-1(57.9mm,48.1mm) on Multi-Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad JPOS-1(57.9mm,33.9mm) on Multi-Layer And Pad JPOS-1(57.9mm,36.74mm) on Multi-Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad JPOS-1(57.9mm,36.74mm) on Multi-Layer And Pad JPOS-1(57.9mm,39.58mm) on Multi-Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad JPOS-1(57.9mm,39.58mm) on Multi-Layer And Pad JPOS-1(57.9mm,42.42mm) on Multi-Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad JPOS-1(57.9mm,42.42mm) on Multi-Layer And Pad JPOS-1(57.9mm,45.26mm) on Multi-Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad JPOS-1(57.9mm,45.26mm) on Multi-Layer And Pad JPOS-1(57.9mm,48.1mm) on Multi-Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U_danger-1(315.9mm,27.425mm) on Top Layer And Pad U_danger-2(315.9mm,28.075mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U_danger-2(315.9mm,28.075mm) on Top Layer And Pad U_danger-3(315.9mm,28.725mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U_danger-3(315.9mm,28.725mm) on Top Layer And Pad U_danger-4(315.9mm,29.375mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U_danger-5(311.5mm,29.375mm) on Top Layer And Pad U_danger-6(311.5mm,28.725mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U_danger-6(311.5mm,28.725mm) on Top Layer And Pad U_danger-7(311.5mm,28.075mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U_danger-7(311.5mm,28.075mm) on Top Layer And Pad U_danger-8(311.5mm,27.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U_warn-1(380.2mm,27.725mm) on Top Layer And Pad U_warn-2(380.2mm,28.375mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U_warn-2(380.2mm,28.375mm) on Top Layer And Pad U_warn-3(380.2mm,29.025mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U_warn-3(380.2mm,29.025mm) on Top Layer And Pad U_warn-4(380.2mm,29.675mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U_warn-5(375.8mm,29.675mm) on Top Layer And Pad U_warn-6(375.8mm,29.025mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U_warn-6(375.8mm,29.025mm) on Top Layer And Pad U_warn-7(375.8mm,28.375mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U_warn-7(375.8mm,28.375mm) on Top Layer And Pad U_warn-8(375.8mm,27.725mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-1(320.7mm,71.2mm) on Top Layer And Pad U102-2(321.5mm,71.2mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad U102-1(320.7mm,71.2mm) on Top Layer And Pad U102-32(319.3mm,72.6mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-10(327.7mm,73.4mm) on Top Layer And Pad U102-11(327.7mm,74.2mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-10(327.7mm,73.4mm) on Top Layer And Pad U102-9(327.7mm,72.6mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-11(327.7mm,74.2mm) on Top Layer And Pad U102-12(327.7mm,75mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-12(327.7mm,75mm) on Top Layer And Pad U102-13(327.7mm,75.8mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-13(327.7mm,75.8mm) on Top Layer And Pad U102-14(327.7mm,76.6mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-14(327.7mm,76.6mm) on Top Layer And Pad U102-15(327.7mm,77.4mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-15(327.7mm,77.4mm) on Top Layer And Pad U102-16(327.7mm,78.2mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad U102-16(327.7mm,78.2mm) on Top Layer And Pad U102-17(326.3mm,79.6mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-17(326.3mm,79.6mm) on Top Layer And Pad U102-18(325.5mm,79.6mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-18(325.5mm,79.6mm) on Top Layer And Pad U102-19(324.7mm,79.6mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-19(324.7mm,79.6mm) on Top Layer And Pad U102-20(323.9mm,79.6mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-2(321.5mm,71.2mm) on Top Layer And Pad U102-3(322.3mm,71.2mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-20(323.9mm,79.6mm) on Top Layer And Pad U102-21(323.1mm,79.6mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-21(323.1mm,79.6mm) on Top Layer And Pad U102-22(322.3mm,79.6mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-22(322.3mm,79.6mm) on Top Layer And Pad U102-23(321.5mm,79.6mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-23(321.5mm,79.6mm) on Top Layer And Pad U102-24(320.7mm,79.6mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad U102-24(320.7mm,79.6mm) on Top Layer And Pad U102-25(319.3mm,78.2mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-25(319.3mm,78.2mm) on Top Layer And Pad U102-26(319.3mm,77.4mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-26(319.3mm,77.4mm) on Top Layer And Pad U102-27(319.3mm,76.6mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-27(319.3mm,76.6mm) on Top Layer And Pad U102-28(319.3mm,75.8mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-28(319.3mm,75.8mm) on Top Layer And Pad U102-29(319.3mm,75mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-29(319.3mm,75mm) on Top Layer And Pad U102-30(319.3mm,74.2mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-3(322.3mm,71.2mm) on Top Layer And Pad U102-4(323.1mm,71.2mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-30(319.3mm,74.2mm) on Top Layer And Pad U102-31(319.3mm,73.4mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-31(319.3mm,73.4mm) on Top Layer And Pad U102-32(319.3mm,72.6mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-4(323.1mm,71.2mm) on Top Layer And Pad U102-5(323.9mm,71.2mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-5(323.9mm,71.2mm) on Top Layer And Pad U102-6(324.7mm,71.2mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-6(324.7mm,71.2mm) on Top Layer And Pad U102-7(325.5mm,71.2mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U102-7(325.5mm,71.2mm) on Top Layer And Pad U102-8(326.3mm,71.2mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad U102-8(326.3mm,71.2mm) on Top Layer And Pad U102-9(327.7mm,72.6mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U300-1(408.6mm,44.25mm) on Top Layer And Pad U300-2(408.6mm,43.3mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U300-2(408.6mm,43.3mm) on Top Layer And Pad U300-3(408.6mm,42.35mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U301-1(373.2mm,41.65mm) on Top Layer And Pad U301-19(375.2mm,43.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U301-1(373.2mm,41.65mm) on Top Layer And Pad U301-2(373.7mm,41.65mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U301-10(377.2mm,44.55mm) on Top Layer And Pad U301-11(376.7mm,44.55mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U301-10(377.2mm,44.55mm) on Top Layer And Pad U301-19(375.2mm,43.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U301-11(376.7mm,44.55mm) on Top Layer And Pad U301-12(376.2mm,44.55mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U301-11(376.7mm,44.55mm) on Top Layer And Pad U301-19(375.2mm,43.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U301-12(376.2mm,44.55mm) on Top Layer And Pad U301-13(375.7mm,44.55mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U301-12(376.2mm,44.55mm) on Top Layer And Pad U301-19(375.2mm,43.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U301-13(375.7mm,44.55mm) on Top Layer And Pad U301-14(375.2mm,44.55mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U301-13(375.7mm,44.55mm) on Top Layer And Pad U301-19(375.2mm,43.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U301-14(375.2mm,44.55mm) on Top Layer And Pad U301-15(374.7mm,44.55mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U301-14(375.2mm,44.55mm) on Top Layer And Pad U301-19(375.2mm,43.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U301-15(374.7mm,44.55mm) on Top Layer And Pad U301-16(374.2mm,44.55mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U301-15(374.7mm,44.55mm) on Top Layer And Pad U301-19(375.2mm,43.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U301-16(374.2mm,44.55mm) on Top Layer And Pad U301-17(373.7mm,44.55mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U301-16(374.2mm,44.55mm) on Top Layer And Pad U301-19(375.2mm,43.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U301-17(373.7mm,44.55mm) on Top Layer And Pad U301-18(373.2mm,44.55mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U301-17(373.7mm,44.55mm) on Top Layer And Pad U301-19(375.2mm,43.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U301-18(373.2mm,44.55mm) on Top Layer And Pad U301-19(375.2mm,43.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U301-19(375.2mm,43.1mm) on Top Layer And Pad U301-2(373.7mm,41.65mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U301-19(375.2mm,43.1mm) on Top Layer And Pad U301-3(374.2mm,41.65mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U301-19(375.2mm,43.1mm) on Top Layer And Pad U301-4(374.7mm,41.65mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U301-19(375.2mm,43.1mm) on Top Layer And Pad U301-5(375.2mm,41.65mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U301-19(375.2mm,43.1mm) on Top Layer And Pad U301-6(375.7mm,41.65mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U301-19(375.2mm,43.1mm) on Top Layer And Pad U301-7(376.2mm,41.65mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U301-19(375.2mm,43.1mm) on Top Layer And Pad U301-8(376.7mm,41.65mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U301-19(375.2mm,43.1mm) on Top Layer And Pad U301-9(377.2mm,41.65mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U301-2(373.7mm,41.65mm) on Top Layer And Pad U301-3(374.2mm,41.65mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U301-3(374.2mm,41.65mm) on Top Layer And Pad U301-4(374.7mm,41.65mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U301-4(374.7mm,41.65mm) on Top Layer And Pad U301-5(375.2mm,41.65mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U301-5(375.2mm,41.65mm) on Top Layer And Pad U301-6(375.7mm,41.65mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U301-6(375.7mm,41.65mm) on Top Layer And Pad U301-7(376.2mm,41.65mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U301-7(376.2mm,41.65mm) on Top Layer And Pad U301-8(376.7mm,41.65mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U301-8(376.7mm,41.65mm) on Top Layer And Pad U301-9(377.2mm,41.65mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U302-1(351.425mm,39.8mm) on Top Layer And Pad U302-2(352.075mm,39.8mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U302-2(352.075mm,39.8mm) on Top Layer And Pad U302-3(352.725mm,39.8mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U302-3(352.725mm,39.8mm) on Top Layer And Pad U302-4(353.375mm,39.8mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U302-5(353.375mm,44.2mm) on Top Layer And Pad U302-6(352.725mm,44.2mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U302-6(352.725mm,44.2mm) on Top Layer And Pad U302-7(352.075mm,44.2mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U302-7(352.075mm,44.2mm) on Top Layer And Pad U302-8(351.425mm,44.2mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U303-1(330.35mm,44.15mm) on Top Layer And Pad U303-2(330.35mm,43.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U303-2(330.35mm,43.2mm) on Top Layer And Pad U303-3(330.35mm,42.25mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U304-1(316.1mm,44.25mm) on Top Layer And Pad U304-2(316.1mm,43.3mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U304-2(316.1mm,43.3mm) on Top Layer And Pad U304-3(316.1mm,42.35mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U400-1(339.5mm,29.65mm) on Top Layer And Pad U400-2(339.5mm,28.7mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U400-2(339.5mm,28.7mm) on Top Layer And Pad U400-3(339.5mm,27.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U400-4(342.3mm,27.75mm) on Top Layer And Pad U400-5(342.3mm,28.7mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U400-5(342.3mm,28.7mm) on Top Layer And Pad U400-6(342.3mm,29.65mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
Rule Violations :116

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (265.95mm,42.95mm) on Top Overlay And Pad D301-1(266.6mm,42.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Arc (315.9mm,26.85mm) on Top Overlay And Pad U_danger-1(315.9mm,27.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Arc (316.1mm,44.95mm) on Top Overlay And Pad U304-1(316.1mm,44.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Arc (320.1mm,70.7mm) on Top Overlay And Pad U102-1(320.7mm,71.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Arc (339.5mm,30.35mm) on Top Overlay And Pad U400-1(339.5mm,29.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Arc (350.85mm,39.8mm) on Top Overlay And Pad U302-1(351.425mm,39.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Arc (380.2mm,27.15mm) on Top Overlay And Pad U_warn-1(380.2mm,27.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Arc (408.6mm,44.95mm) on Top Overlay And Pad U300-1(408.6mm,44.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (525.05mm,42.95mm) on Top Overlay And Pad D300-1(525.7mm,42.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C_ISO-1(310.9mm,76.45mm) on Top Layer And Track (309.775mm,75.525mm)(309.775mm,80.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C_ISO-1(310.9mm,76.45mm) on Top Layer And Track (309.775mm,75.525mm)(310.025mm,75.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C_ISO-1(310.9mm,76.45mm) on Top Layer And Track (311.775mm,75.525mm)(312.025mm,75.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C_ISO-1(310.9mm,76.45mm) on Top Layer And Track (312.025mm,75.525mm)(312.025mm,80.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C_ISO-2(310.9mm,79.35mm) on Top Layer And Track (309.775mm,75.525mm)(309.775mm,80.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C_ISO-2(310.9mm,79.35mm) on Top Layer And Track (309.775mm,80.275mm)(310.025mm,80.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C_ISO-2(310.9mm,79.35mm) on Top Layer And Track (311.775mm,80.275mm)(312.025mm,80.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C_ISO-2(310.9mm,79.35mm) on Top Layer And Track (312.025mm,75.525mm)(312.025mm,80.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C100-1(424.6mm,77.8mm) on Top Layer And Track (424mm,78.7mm)(425.2mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C100-2(424.6mm,79.6mm) on Top Layer And Track (424mm,78.7mm)(425.2mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C101-1(431.7mm,77.8mm) on Top Layer And Track (431.1mm,78.7mm)(432.3mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C101-2(431.7mm,79.6mm) on Top Layer And Track (431.1mm,78.7mm)(432.3mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C102-1(395.9mm,77.8mm) on Top Layer And Track (395.3mm,78.7mm)(396.5mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C102-2(395.9mm,79.6mm) on Top Layer And Track (395.3mm,78.7mm)(396.5mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C103-1(410.3mm,77.8mm) on Top Layer And Track (409.7mm,78.7mm)(410.9mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C103-2(410.3mm,79.6mm) on Top Layer And Track (409.7mm,78.7mm)(410.9mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C104-1(382.1mm,77.8mm) on Top Layer And Track (381.5mm,78.7mm)(382.7mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C104-2(382.1mm,79.6mm) on Top Layer And Track (381.5mm,78.7mm)(382.7mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C105-1(375mm,77.8mm) on Top Layer And Track (374.4mm,78.7mm)(375.6mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C105-2(375mm,79.6mm) on Top Layer And Track (374.4mm,78.7mm)(375.6mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C108-1(346.6mm,77.8mm) on Top Layer And Track (346mm,78.7mm)(347.2mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C108-2(346.6mm,79.6mm) on Top Layer And Track (346mm,78.7mm)(347.2mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C109-1(339.5mm,77.8mm) on Top Layer And Track (338.9mm,78.7mm)(340.1mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C109-2(339.5mm,79.6mm) on Top Layer And Track (338.9mm,78.7mm)(340.1mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C110-1(273.6mm,77.8mm) on Top Layer And Track (273mm,78.7mm)(274.2mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C110-2(273.6mm,79.6mm) on Top Layer And Track (273mm,78.7mm)(274.2mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C200-1(778.6mm,100.2mm) on Top Layer And Track (778mm,101.1mm)(779.2mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C200-2(778.6mm,102mm) on Top Layer And Track (778mm,101.1mm)(779.2mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C201-1(286.1mm,100.2mm) on Top Layer And Track (285.5mm,101.1mm)(286.7mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C201-2(286.1mm,102mm) on Top Layer And Track (285.5mm,101.1mm)(286.7mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C202-1(300.1mm,100.2mm) on Top Layer And Track (299.5mm,101.1mm)(300.7mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C202-2(300.1mm,102mm) on Top Layer And Track (299.5mm,101.1mm)(300.7mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C203-1(314.6mm,100.2mm) on Top Layer And Track (314mm,101.1mm)(315.2mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C203-2(314.6mm,102mm) on Top Layer And Track (314mm,101.1mm)(315.2mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C204-1(329.1mm,100.2mm) on Top Layer And Track (328.5mm,101.1mm)(329.7mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C204-2(329.1mm,102mm) on Top Layer And Track (328.5mm,101.1mm)(329.7mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C205-1(343.5mm,100.2mm) on Top Layer And Track (342.9mm,101.1mm)(344.1mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C205-2(343.5mm,102mm) on Top Layer And Track (342.9mm,101.1mm)(344.1mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C300-1(554.6mm,42.6mm) on Top Layer And Track (553.7mm,41.7mm)(553.7mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C300-1(554.6mm,42.6mm) on Top Layer And Track (553.7mm,41.7mm)(554.1mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C300-1(554.6mm,42.6mm) on Top Layer And Track (553.7mm,43.4mm)(555.5mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C300-1(554.6mm,42.6mm) on Top Layer And Track (555.1mm,41.7mm)(555.5mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C300-1(554.6mm,42.6mm) on Top Layer And Track (555.5mm,41.7mm)(555.5mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C300-2(554.6mm,44.2mm) on Top Layer And Track (553.7mm,41.7mm)(553.7mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C300-2(554.6mm,44.2mm) on Top Layer And Track (553.7mm,43.4mm)(555.5mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C300-2(554.6mm,44.2mm) on Top Layer And Track (553.7mm,45.1mm)(554.1mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C300-2(554.6mm,44.2mm) on Top Layer And Track (555.1mm,45.1mm)(555.5mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C300-2(554.6mm,44.2mm) on Top Layer And Track (555.5mm,41.7mm)(555.5mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C301-1(548mm,41.25mm) on Top Layer And Track (546.875mm,40.325mm)(546.875mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C301-1(548mm,41.25mm) on Top Layer And Track (546.875mm,40.325mm)(547.125mm,40.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C301-1(548mm,41.25mm) on Top Layer And Track (548.875mm,40.325mm)(549.125mm,40.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C301-1(548mm,41.25mm) on Top Layer And Track (549.125mm,40.325mm)(549.125mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C301-2(548mm,44.15mm) on Top Layer And Track (546.875mm,40.325mm)(546.875mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C301-2(548mm,44.15mm) on Top Layer And Track (546.875mm,45.075mm)(547.125mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C301-2(548mm,44.15mm) on Top Layer And Track (548.875mm,45.075mm)(549.125mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C301-2(548mm,44.15mm) on Top Layer And Track (549.125mm,40.325mm)(549.125mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C302-1(540.6mm,41.25mm) on Top Layer And Track (539.475mm,40.325mm)(539.475mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C302-1(540.6mm,41.25mm) on Top Layer And Track (539.475mm,40.325mm)(539.725mm,40.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C302-1(540.6mm,41.25mm) on Top Layer And Track (541.475mm,40.325mm)(541.725mm,40.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C302-1(540.6mm,41.25mm) on Top Layer And Track (541.725mm,40.325mm)(541.725mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C302-2(540.6mm,44.15mm) on Top Layer And Track (539.475mm,40.325mm)(539.475mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C302-2(540.6mm,44.15mm) on Top Layer And Track (539.475mm,45.075mm)(539.725mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C302-2(540.6mm,44.15mm) on Top Layer And Track (541.475mm,45.075mm)(541.725mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C302-2(540.6mm,44.15mm) on Top Layer And Track (541.725mm,40.325mm)(541.725mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C303-1(533.3mm,41.25mm) on Top Layer And Track (532.175mm,40.325mm)(532.175mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C303-1(533.3mm,41.25mm) on Top Layer And Track (532.175mm,40.325mm)(532.425mm,40.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C303-1(533.3mm,41.25mm) on Top Layer And Track (534.175mm,40.325mm)(534.425mm,40.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C303-1(533.3mm,41.25mm) on Top Layer And Track (534.425mm,40.325mm)(534.425mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C303-2(533.3mm,44.15mm) on Top Layer And Track (532.175mm,40.325mm)(532.175mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C303-2(533.3mm,44.15mm) on Top Layer And Track (532.175mm,45.075mm)(532.425mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C303-2(533.3mm,44.15mm) on Top Layer And Track (534.175mm,45.075mm)(534.425mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C303-2(533.3mm,44.15mm) on Top Layer And Track (534.425mm,40.325mm)(534.425mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C304-1(489.5mm,42.4mm) on Top Layer And Track (488.9mm,43.3mm)(490.1mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C304-2(489.5mm,44.2mm) on Top Layer And Track (488.9mm,43.3mm)(490.1mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C305-1(482.1mm,42.4mm) on Top Layer And Track (481.5mm,43.3mm)(482.7mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C305-2(482.1mm,44.2mm) on Top Layer And Track (481.5mm,43.3mm)(482.7mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C306-1(467.2mm,42.6mm) on Top Layer And Track (466.3mm,41.7mm)(466.3mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C306-1(467.2mm,42.6mm) on Top Layer And Track (466.3mm,41.7mm)(466.7mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C306-1(467.2mm,42.6mm) on Top Layer And Track (466.3mm,43.4mm)(468.1mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C306-1(467.2mm,42.6mm) on Top Layer And Track (467.7mm,41.7mm)(468.1mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C306-1(467.2mm,42.6mm) on Top Layer And Track (468.1mm,41.7mm)(468.1mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C306-2(467.2mm,44.2mm) on Top Layer And Track (466.3mm,41.7mm)(466.3mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C306-2(467.2mm,44.2mm) on Top Layer And Track (466.3mm,43.4mm)(468.1mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C306-2(467.2mm,44.2mm) on Top Layer And Track (466.3mm,45.1mm)(466.7mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C306-2(467.2mm,44.2mm) on Top Layer And Track (467.7mm,45.1mm)(468.1mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C306-2(467.2mm,44.2mm) on Top Layer And Track (468.1mm,41.7mm)(468.1mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C307-1(474.7mm,42.4mm) on Top Layer And Track (474.1mm,43.3mm)(475.3mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C307-2(474.7mm,44.2mm) on Top Layer And Track (474.1mm,43.3mm)(475.3mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C308-1(423.2mm,42.4mm) on Top Layer And Track (422.6mm,43.3mm)(423.8mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C308-2(423.2mm,44.2mm) on Top Layer And Track (422.6mm,43.3mm)(423.8mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C309-1(430.5mm,42.4mm) on Top Layer And Track (429.9mm,43.3mm)(431.1mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C309-2(430.5mm,44.2mm) on Top Layer And Track (429.9mm,43.3mm)(431.1mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C310-1(416.2mm,41.25mm) on Top Layer And Track (415.075mm,40.325mm)(415.075mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C310-1(416.2mm,41.25mm) on Top Layer And Track (415.075mm,40.325mm)(415.325mm,40.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C310-1(416.2mm,41.25mm) on Top Layer And Track (417.075mm,40.325mm)(417.325mm,40.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C310-1(416.2mm,41.25mm) on Top Layer And Track (417.325mm,40.325mm)(417.325mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C310-2(416.2mm,44.15mm) on Top Layer And Track (415.075mm,40.325mm)(415.075mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C310-2(416.2mm,44.15mm) on Top Layer And Track (415.075mm,45.075mm)(415.325mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C310-2(416.2mm,44.15mm) on Top Layer And Track (417.075mm,45.075mm)(417.325mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C310-2(416.2mm,44.15mm) on Top Layer And Track (417.325mm,40.325mm)(417.325mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C311-1(387.3mm,42.4mm) on Top Layer And Track (386.7mm,43.3mm)(387.9mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C311-2(387.3mm,44.2mm) on Top Layer And Track (386.7mm,43.3mm)(387.9mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C312-1(380.4mm,41.25mm) on Top Layer And Track (379.275mm,40.325mm)(379.275mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C312-1(380.4mm,41.25mm) on Top Layer And Track (379.275mm,40.325mm)(379.525mm,40.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C312-1(380.4mm,41.25mm) on Top Layer And Track (381.275mm,40.325mm)(381.525mm,40.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C312-1(380.4mm,41.25mm) on Top Layer And Track (381.525mm,40.325mm)(381.525mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C312-2(380.4mm,44.15mm) on Top Layer And Track (379.275mm,40.325mm)(379.275mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C312-2(380.4mm,44.15mm) on Top Layer And Track (379.275mm,45.075mm)(379.525mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C312-2(380.4mm,44.15mm) on Top Layer And Track (381.275mm,45.075mm)(381.525mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C312-2(380.4mm,44.15mm) on Top Layer And Track (381.525mm,40.325mm)(381.525mm,45.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C313-1(366.3mm,42.4mm) on Top Layer And Track (365.7mm,43.3mm)(366.9mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C313-2(366.3mm,44.2mm) on Top Layer And Track (365.7mm,43.3mm)(366.9mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C314-1(344.7mm,42.4mm) on Top Layer And Track (344.1mm,43.3mm)(345.3mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C314-2(344.7mm,44.2mm) on Top Layer And Track (344.1mm,43.3mm)(345.3mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C315-1(302mm,42.4mm) on Top Layer And Track (301.4mm,43.3mm)(302.6mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C315-2(302mm,44.2mm) on Top Layer And Track (301.4mm,43.3mm)(302.6mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C316-1(287.8mm,42.4mm) on Top Layer And Track (287.2mm,43.3mm)(288.4mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C316-2(287.8mm,44.2mm) on Top Layer And Track (287.2mm,43.3mm)(288.4mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C400-1(493mm,27.8mm) on Top Layer And Track (492.4mm,28.7mm)(493.6mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C400-2(493mm,29.6mm) on Top Layer And Track (492.4mm,28.7mm)(493.6mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C402-1(393.7mm,27.8mm) on Top Layer And Track (393.1mm,28.7mm)(394.3mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C402-2(393.7mm,29.6mm) on Top Layer And Track (393.1mm,28.7mm)(394.3mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C403-1(368.6mm,27.8mm) on Top Layer And Track (368mm,28.7mm)(369.2mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C403-2(368.6mm,29.6mm) on Top Layer And Track (368mm,28.7mm)(369.2mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C404-1(347mm,27.8mm) on Top Layer And Track (346.4mm,28.7mm)(347.6mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C404-2(347mm,29.6mm) on Top Layer And Track (346.4mm,28.7mm)(347.6mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C405-1(332.2mm,27.8mm) on Top Layer And Track (331.6mm,28.7mm)(332.8mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C405-2(332.2mm,29.6mm) on Top Layer And Track (331.6mm,28.7mm)(332.8mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C406-1(290.6mm,27.8mm) on Top Layer And Track (290mm,28.7mm)(291.2mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C406-2(290.6mm,29.6mm) on Top Layer And Track (290mm,28.7mm)(291.2mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D100-1(266.4mm,77.8mm) on Top Layer And Track (265.8mm,78.7mm)(267mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad D100-2(266.4mm,79.6mm) on Top Layer And Track (265.638mm,80.478mm)(267.162mm,80.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D100-2(266.4mm,79.6mm) on Top Layer And Track (265.8mm,78.7mm)(267mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D200-1(727.7mm,100.2mm) on Top Layer And Track (727.1mm,101.1mm)(728.3mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad D200-2(727.7mm,102mm) on Top Layer And Track (726.938mm,102.878mm)(728.462mm,102.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D200-2(727.7mm,102mm) on Top Layer And Track (727.1mm,101.1mm)(728.3mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2534mm (9.977mil) < 0.254mm (10mil)) Between Pad D300-1(525.7mm,42.95mm) on Top Layer And Track (525.35mm,43.525mm)(525.35mm,44.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2534mm (9.9769mil) < 0.254mm (10mil)) Between Pad D300-3(526.7mm,42.95mm) on Top Layer And Track (527.05mm,43.525mm)(527.05mm,44.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2534mm (9.977mil) < 0.254mm (10mil)) Between Pad D301-1(266.6mm,42.95mm) on Top Layer And Track (266.25mm,43.525mm)(266.25mm,44.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2534mm (9.9769mil) < 0.254mm (10mil)) Between Pad D301-3(267.6mm,42.95mm) on Top Layer And Track (267.95mm,43.525mm)(267.95mm,44.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D400-1(361.2mm,29.6mm) on Top Layer And Track (360.3mm,29.35mm)(360.5mm,29.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D400-1(361.2mm,29.6mm) on Top Layer And Track (361.9mm,29.35mm)(362.1mm,29.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D400-2(361.2mm,26.2mm) on Top Layer And Track (360.3mm,26.45mm)(360.5mm,26.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D400-2(361.2mm,26.2mm) on Top Layer And Track (361.9mm,26.45mm)(362.1mm,26.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D401-1(354.3mm,29.6mm) on Top Layer And Track (353.4mm,29.35mm)(353.6mm,29.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D401-1(354.3mm,29.6mm) on Top Layer And Track (355mm,29.35mm)(355.2mm,29.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D401-2(354.3mm,26.2mm) on Top Layer And Track (353.4mm,26.45mm)(353.6mm,26.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D401-2(354.3mm,26.2mm) on Top Layer And Track (355mm,26.45mm)(355.2mm,26.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad F400-1(470.8mm,28.2mm) on Top Layer And Track (470.4mm,29mm)(471.2mm,29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad F400-2(470.8mm,29.8mm) on Top Layer And Track (470.4mm,29mm)(471.2mm,29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC400-1(273.45mm,27.8mm) on Top Layer And Track (274.1mm,28.1mm)(274.7mm,28.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC400-2(275.35mm,27.8mm) on Top Layer And Track (274.1mm,28.1mm)(274.7mm,28.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad IC400-3(274.4mm,29.8mm) on Top Layer And Track (272.95mm,29.5mm)(273.675mm,29.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad IC400-3(274.4mm,29.8mm) on Top Layer And Track (275.125mm,29.5mm)(275.85mm,29.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC401-1(282.15mm,27.8mm) on Top Layer And Track (282.8mm,28.1mm)(283.4mm,28.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC401-2(284.05mm,27.8mm) on Top Layer And Track (282.8mm,28.1mm)(283.4mm,28.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad IC401-3(283.1mm,29.8mm) on Top Layer And Track (281.65mm,29.5mm)(282.375mm,29.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad IC401-3(283.1mm,29.8mm) on Top Layer And Track (283.825mm,29.5mm)(284.55mm,29.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad JOUT-8(501.512mm,12.718mm) on Top Layer And Track (499.48mm,11.702mm)(499.48mm,30.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad JOUT-8(501.512mm,12.718mm) on Top Layer And Track (499.48mm,11.702mm)(507.862mm,11.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad JOUT-9(501.55mm,29.45mm) on Top Layer And Track (499.48mm,30.498mm)(507.862mm,30.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L100-1(417.4mm,77.8mm) on Top Layer And Track (416.8mm,78.7mm)(418mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L100-2(417.4mm,79.6mm) on Top Layer And Track (416.8mm,78.7mm)(418mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R_ISO-1(330.8mm,77.6mm) on Top Layer And Track (330.2mm,78.5mm)(331.4mm,78.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R_ISO-2(330.8mm,79.4mm) on Top Layer And Track (330.2mm,78.5mm)(331.4mm,78.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R100-1(360.8mm,78.025mm) on Top Layer And Track (359.9mm,77.2mm)(359.9mm,80.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R100-1(360.8mm,78.025mm) on Top Layer And Track (359.9mm,77.2mm)(360.1mm,77.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R100-1(360.8mm,78.025mm) on Top Layer And Track (359.9mm,78.9mm)(361.7mm,78.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R100-1(360.8mm,78.025mm) on Top Layer And Track (361.5mm,77.2mm)(361.7mm,77.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R100-1(360.8mm,78.025mm) on Top Layer And Track (361.7mm,77.2mm)(361.7mm,80.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R100-2(360.8mm,79.775mm) on Top Layer And Track (359.9mm,77.2mm)(359.9mm,80.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R100-2(360.8mm,79.775mm) on Top Layer And Track (359.9mm,78.9mm)(361.7mm,78.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R100-2(360.8mm,79.775mm) on Top Layer And Track (359.9mm,80.6mm)(360.1mm,80.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R100-2(360.8mm,79.775mm) on Top Layer And Track (361.5mm,80.6mm)(361.7mm,80.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R100-2(360.8mm,79.775mm) on Top Layer And Track (361.7mm,77.2mm)(361.7mm,80.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R101-1(294.6mm,77.8mm) on Top Layer And Track (294mm,78.7mm)(295.2mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R101-2(294.6mm,79.6mm) on Top Layer And Track (294mm,78.7mm)(295.2mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R102-1(287.5mm,77.8mm) on Top Layer And Track (286.9mm,78.7mm)(288.1mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R102-2(287.5mm,79.6mm) on Top Layer And Track (286.9mm,78.7mm)(288.1mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R103-1(280.4mm,77.8mm) on Top Layer And Track (279.8mm,78.7mm)(281mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R103-2(280.4mm,79.6mm) on Top Layer And Track (279.8mm,78.7mm)(281mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R115-1(259.6mm,77.8mm) on Top Layer And Track (259mm,78.7mm)(260.2mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R115-2(259.6mm,79.6mm) on Top Layer And Track (259mm,78.7mm)(260.2mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R200-1(828.9mm,100.2mm) on Top Layer And Track (828.3mm,101.1mm)(829.5mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R200-2(828.9mm,102mm) on Top Layer And Track (828.3mm,101.1mm)(829.5mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R202-1(771.3mm,100.2mm) on Top Layer And Track (770.7mm,101.1mm)(771.9mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R202-2(771.3mm,102mm) on Top Layer And Track (770.7mm,101.1mm)(771.9mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R204-1(669.5mm,100.2mm) on Top Layer And Track (668.9mm,101.1mm)(670.1mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R204-2(669.5mm,102mm) on Top Layer And Track (668.9mm,101.1mm)(670.1mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R207-1(618.7mm,100.2mm) on Top Layer And Track (618.1mm,101.1mm)(619.3mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R207-2(618.7mm,102mm) on Top Layer And Track (618.1mm,101.1mm)(619.3mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R208-1(566.7mm,100.2mm) on Top Layer And Track (566.1mm,101.1mm)(567.3mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R208-2(566.7mm,102mm) on Top Layer And Track (566.1mm,101.1mm)(567.3mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R209-1(387mm,100.2mm) on Top Layer And Track (386.4mm,101.1mm)(387.6mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R209-2(387mm,102mm) on Top Layer And Track (386.4mm,101.1mm)(387.6mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R210-1(394.3mm,100.2mm) on Top Layer And Track (393.7mm,101.1mm)(394.9mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R210-2(394.3mm,102mm) on Top Layer And Track (393.7mm,101.1mm)(394.9mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R211-1(401.4mm,100.2mm) on Top Layer And Track (400.8mm,101.1mm)(402mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R211-2(401.4mm,102mm) on Top Layer And Track (400.8mm,101.1mm)(402mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R212-1(408.1mm,100.2mm) on Top Layer And Track (407.5mm,101.1mm)(408.7mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R212-2(408.1mm,102mm) on Top Layer And Track (407.5mm,101.1mm)(408.7mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R213-1(415.2mm,100.2mm) on Top Layer And Track (414.6mm,101.1mm)(415.8mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R213-2(415.2mm,102mm) on Top Layer And Track (414.6mm,101.1mm)(415.8mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R214-1(279mm,100.2mm) on Top Layer And Track (278.4mm,101.1mm)(279.6mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R214-2(279mm,102mm) on Top Layer And Track (278.4mm,101.1mm)(279.6mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R215-1(293mm,100.2mm) on Top Layer And Track (292.4mm,101.1mm)(293.6mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R215-2(293mm,102mm) on Top Layer And Track (292.4mm,101.1mm)(293.6mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R216-1(307.5mm,100.2mm) on Top Layer And Track (306.9mm,101.1mm)(308.1mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R216-2(307.5mm,102mm) on Top Layer And Track (306.9mm,101.1mm)(308.1mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R217-1(321.9mm,100.2mm) on Top Layer And Track (321.3mm,101.1mm)(322.5mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R217-2(321.9mm,102mm) on Top Layer And Track (321.3mm,101.1mm)(322.5mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R218-1(336.4mm,100.2mm) on Top Layer And Track (335.8mm,101.1mm)(337mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R218-2(336.4mm,102mm) on Top Layer And Track (335.8mm,101.1mm)(337mm,101.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R300-1(518.3mm,42.4mm) on Top Layer And Track (517.7mm,43.3mm)(518.9mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R300-2(518.3mm,44.2mm) on Top Layer And Track (517.7mm,43.3mm)(518.9mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R301-1(511.4mm,42.525mm) on Top Layer And Track (510.5mm,41.7mm)(510.5mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R301-1(511.4mm,42.525mm) on Top Layer And Track (510.5mm,41.7mm)(510.7mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R301-1(511.4mm,42.525mm) on Top Layer And Track (510.5mm,43.4mm)(512.3mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R301-1(511.4mm,42.525mm) on Top Layer And Track (512.1mm,41.7mm)(512.3mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R301-1(511.4mm,42.525mm) on Top Layer And Track (512.3mm,41.7mm)(512.3mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R301-2(511.4mm,44.275mm) on Top Layer And Track (510.5mm,41.7mm)(510.5mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R301-2(511.4mm,44.275mm) on Top Layer And Track (510.5mm,43.4mm)(512.3mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R301-2(511.4mm,44.275mm) on Top Layer And Track (510.5mm,45.1mm)(510.7mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R301-2(511.4mm,44.275mm) on Top Layer And Track (512.1mm,45.1mm)(512.3mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R301-2(511.4mm,44.275mm) on Top Layer And Track (512.3mm,41.7mm)(512.3mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R302-1(504.1mm,42.525mm) on Top Layer And Track (503.2mm,41.7mm)(503.2mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R302-1(504.1mm,42.525mm) on Top Layer And Track (503.2mm,41.7mm)(503.4mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R302-1(504.1mm,42.525mm) on Top Layer And Track (503.2mm,43.4mm)(505mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R302-1(504.1mm,42.525mm) on Top Layer And Track (504.8mm,41.7mm)(505mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R302-1(504.1mm,42.525mm) on Top Layer And Track (505mm,41.7mm)(505mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R302-2(504.1mm,44.275mm) on Top Layer And Track (503.2mm,41.7mm)(503.2mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R302-2(504.1mm,44.275mm) on Top Layer And Track (503.2mm,43.4mm)(505mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R302-2(504.1mm,44.275mm) on Top Layer And Track (503.2mm,45.1mm)(503.4mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R302-2(504.1mm,44.275mm) on Top Layer And Track (504.8mm,45.1mm)(505mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R302-2(504.1mm,44.275mm) on Top Layer And Track (505mm,41.7mm)(505mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R303-1(496.7mm,42.525mm) on Top Layer And Track (495.8mm,41.7mm)(495.8mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R303-1(496.7mm,42.525mm) on Top Layer And Track (495.8mm,41.7mm)(496mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R303-1(496.7mm,42.525mm) on Top Layer And Track (495.8mm,43.4mm)(497.6mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R303-1(496.7mm,42.525mm) on Top Layer And Track (497.4mm,41.7mm)(497.6mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R303-1(496.7mm,42.525mm) on Top Layer And Track (497.6mm,41.7mm)(497.6mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R303-2(496.7mm,44.275mm) on Top Layer And Track (495.8mm,41.7mm)(495.8mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R303-2(496.7mm,44.275mm) on Top Layer And Track (495.8mm,43.4mm)(497.6mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R303-2(496.7mm,44.275mm) on Top Layer And Track (495.8mm,45.1mm)(496mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R303-2(496.7mm,44.275mm) on Top Layer And Track (497.4mm,45.1mm)(497.6mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R303-2(496.7mm,44.275mm) on Top Layer And Track (497.6mm,41.7mm)(497.6mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R304-1(460mm,42.4mm) on Top Layer And Track (459.4mm,43.3mm)(460.6mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R304-2(460mm,44.2mm) on Top Layer And Track (459.4mm,43.3mm)(460.6mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R305-1(452.5mm,42.525mm) on Top Layer And Track (451.6mm,41.7mm)(451.6mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R305-1(452.5mm,42.525mm) on Top Layer And Track (451.6mm,41.7mm)(451.8mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R305-1(452.5mm,42.525mm) on Top Layer And Track (451.6mm,43.4mm)(453.4mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R305-1(452.5mm,42.525mm) on Top Layer And Track (453.2mm,41.7mm)(453.4mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R305-1(452.5mm,42.525mm) on Top Layer And Track (453.4mm,41.7mm)(453.4mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R305-2(452.5mm,44.275mm) on Top Layer And Track (451.6mm,41.7mm)(451.6mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R305-2(452.5mm,44.275mm) on Top Layer And Track (451.6mm,43.4mm)(453.4mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R305-2(452.5mm,44.275mm) on Top Layer And Track (451.6mm,45.1mm)(451.8mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R305-2(452.5mm,44.275mm) on Top Layer And Track (453.2mm,45.1mm)(453.4mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R305-2(452.5mm,44.275mm) on Top Layer And Track (453.4mm,41.7mm)(453.4mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R306-1(437.8mm,42.525mm) on Top Layer And Track (436.9mm,41.7mm)(436.9mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R306-1(437.8mm,42.525mm) on Top Layer And Track (436.9mm,41.7mm)(437.1mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R306-1(437.8mm,42.525mm) on Top Layer And Track (436.9mm,43.4mm)(438.7mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R306-1(437.8mm,42.525mm) on Top Layer And Track (438.5mm,41.7mm)(438.7mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R306-1(437.8mm,42.525mm) on Top Layer And Track (438.7mm,41.7mm)(438.7mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R306-2(437.8mm,44.275mm) on Top Layer And Track (436.9mm,41.7mm)(436.9mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R306-2(437.8mm,44.275mm) on Top Layer And Track (436.9mm,43.4mm)(438.7mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R306-2(437.8mm,44.275mm) on Top Layer And Track (436.9mm,45.1mm)(437.1mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R306-2(437.8mm,44.275mm) on Top Layer And Track (438.5mm,45.1mm)(438.7mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R306-2(437.8mm,44.275mm) on Top Layer And Track (438.7mm,41.7mm)(438.7mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R307-1(445.3mm,42.4mm) on Top Layer And Track (444.7mm,43.3mm)(445.9mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R307-2(445.3mm,44.2mm) on Top Layer And Track (444.7mm,43.3mm)(445.9mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R308-1(401.3mm,42.525mm) on Top Layer And Track (400.4mm,41.7mm)(400.4mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R308-1(401.3mm,42.525mm) on Top Layer And Track (400.4mm,41.7mm)(400.6mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R308-1(401.3mm,42.525mm) on Top Layer And Track (400.4mm,43.4mm)(402.2mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R308-1(401.3mm,42.525mm) on Top Layer And Track (402.2mm,41.7mm)(402.2mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R308-1(401.3mm,42.525mm) on Top Layer And Track (402mm,41.7mm)(402.2mm,41.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R308-2(401.3mm,44.275mm) on Top Layer And Track (400.4mm,41.7mm)(400.4mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R308-2(401.3mm,44.275mm) on Top Layer And Track (400.4mm,43.4mm)(402.2mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R308-2(401.3mm,44.275mm) on Top Layer And Track (400.4mm,45.1mm)(400.6mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R308-2(401.3mm,44.275mm) on Top Layer And Track (402.2mm,41.7mm)(402.2mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R308-2(401.3mm,44.275mm) on Top Layer And Track (402mm,45.1mm)(402.2mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R309-1(394mm,42.4mm) on Top Layer And Track (393.4mm,43.3mm)(394.6mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R309-2(394mm,44.2mm) on Top Layer And Track (393.4mm,43.3mm)(394.6mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R310-1(359.2mm,42.4mm) on Top Layer And Track (358.6mm,43.3mm)(359.8mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R310-2(359.2mm,44.2mm) on Top Layer And Track (358.6mm,43.3mm)(359.8mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R311-1(338.1mm,42.4mm) on Top Layer And Track (337.5mm,43.3mm)(338.7mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R311-2(338.1mm,44.2mm) on Top Layer And Track (337.5mm,43.3mm)(338.7mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R312-1(323.6mm,42.4mm) on Top Layer And Track (323mm,43.3mm)(324.2mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R312-2(323.6mm,44.2mm) on Top Layer And Track (323mm,43.3mm)(324.2mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R313-1(309.1mm,42.4mm) on Top Layer And Track (308.5mm,43.3mm)(309.7mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R313-2(309.1mm,44.2mm) on Top Layer And Track (308.5mm,43.3mm)(309.7mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R314-1(294.9mm,42.4mm) on Top Layer And Track (294.3mm,43.3mm)(295.5mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R314-2(294.9mm,44.2mm) on Top Layer And Track (294.3mm,43.3mm)(295.5mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R315-1(273.6mm,42.4mm) on Top Layer And Track (273mm,43.3mm)(274.2mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R315-2(273.6mm,44.2mm) on Top Layer And Track (273mm,43.3mm)(274.2mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R316-1(280.7mm,42.4mm) on Top Layer And Track (280.1mm,43.3mm)(281.3mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R316-2(280.7mm,44.2mm) on Top Layer And Track (280.1mm,43.3mm)(281.3mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R317-1(259.6mm,42.4mm) on Top Layer And Track (259mm,43.3mm)(260.2mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R317-2(259.6mm,44.2mm) on Top Layer And Track (259mm,43.3mm)(260.2mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R400-1(456.8mm,27.8mm) on Top Layer And Track (456.2mm,28.7mm)(457.4mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R400-2(456.8mm,29.6mm) on Top Layer And Track (456.2mm,28.7mm)(457.4mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R401-1(464.2mm,27.8mm) on Top Layer And Track (463.6mm,28.7mm)(464.8mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R401-2(464.2mm,29.6mm) on Top Layer And Track (463.6mm,28.7mm)(464.8mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R402-1(442.2mm,27.8mm) on Top Layer And Track (441.6mm,28.7mm)(442.8mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R402-2(442.2mm,29.6mm) on Top Layer And Track (441.6mm,28.7mm)(442.8mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R403-1(449.5mm,27.8mm) on Top Layer And Track (448.9mm,28.7mm)(450.1mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R403-2(449.5mm,29.6mm) on Top Layer And Track (448.9mm,28.7mm)(450.1mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R404-1(427.5mm,27.8mm) on Top Layer And Track (426.9mm,28.7mm)(428.1mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R404-2(427.5mm,29.6mm) on Top Layer And Track (426.9mm,28.7mm)(428.1mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R405-1(434.8mm,27.8mm) on Top Layer And Track (434.2mm,28.7mm)(435.4mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R405-2(434.8mm,29.6mm) on Top Layer And Track (434.2mm,28.7mm)(435.4mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R406-1(412.7mm,27.8mm) on Top Layer And Track (412.1mm,28.7mm)(413.3mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R406-2(412.7mm,29.6mm) on Top Layer And Track (412.1mm,28.7mm)(413.3mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R407-1(420.1mm,27.8mm) on Top Layer And Track (419.5mm,28.7mm)(420.7mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R407-2(420.1mm,29.6mm) on Top Layer And Track (419.5mm,28.7mm)(420.7mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R408-1(386.3mm,27.8mm) on Top Layer And Track (385.7mm,28.7mm)(386.9mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R408-2(386.3mm,29.6mm) on Top Layer And Track (385.7mm,28.7mm)(386.9mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R409-1(324.9mm,27.8mm) on Top Layer And Track (324.3mm,28.7mm)(325.5mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R409-2(324.9mm,29.6mm) on Top Layer And Track (324.3mm,28.7mm)(325.5mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R410-1(297.9mm,27.8mm) on Top Layer And Track (297.3mm,28.7mm)(298.5mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R410-2(297.9mm,29.6mm) on Top Layer And Track (297.3mm,28.7mm)(298.5mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R411-1(305.1mm,27.8mm) on Top Layer And Track (304.5mm,28.7mm)(305.7mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R411-2(305.1mm,29.6mm) on Top Layer And Track (304.5mm,28.7mm)(305.7mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R412-1(259.6mm,27.8mm) on Top Layer And Track (259mm,28.7mm)(260.2mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R412-2(259.6mm,29.6mm) on Top Layer And Track (259mm,28.7mm)(260.2mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R413-1(266.7mm,27.8mm) on Top Layer And Track (266.1mm,28.7mm)(267.3mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R413-2(266.7mm,29.6mm) on Top Layer And Track (266.1mm,28.7mm)(267.3mm,28.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad U100-1(458.45mm,79.5mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad U100-1(458.45mm,79.5mm) on Top Layer And Track (458.922mm,80.022mm)(458.922mm,80.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad U100-1(458.45mm,79.5mm) on Top Layer And Track (458.922mm,80.022mm)(459.122mm,80.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad U100-1(458.45mm,79.5mm) on Top Layer And Track (459.122mm,80.022mm)(459.3mm,80.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U102-1(320.7mm,71.2mm) on Top Layer And Track (319.75mm,71.65mm)(320.25mm,71.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U102-16(327.7mm,78.2mm) on Top Layer And Track (327.25mm,78.65mm)(327.25mm,79.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U102-17(326.3mm,79.6mm) on Top Layer And Track (326.75mm,79.15mm)(327.25mm,79.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U102-24(320.7mm,79.6mm) on Top Layer And Track (319.75mm,79.15mm)(320.25mm,79.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U102-25(319.3mm,78.2mm) on Top Layer And Track (319.75mm,78.65mm)(319.75mm,79.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U102-32(319.3mm,72.6mm) on Top Layer And Track (319.75mm,71.65mm)(319.75mm,72.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U102-8(326.3mm,71.2mm) on Top Layer And Track (326.75mm,71.65mm)(327.25mm,71.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U102-9(327.7mm,72.6mm) on Top Layer And Track (327.25mm,71.65mm)(327.25mm,72.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U301-1(373.2mm,41.65mm) on Top Layer And Track (372.45mm,41.1mm)(377.95mm,41.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U301-10(377.2mm,44.55mm) on Top Layer And Track (372.45mm,45.1mm)(377.95mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U301-11(376.7mm,44.55mm) on Top Layer And Track (372.45mm,45.1mm)(377.95mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U301-12(376.2mm,44.55mm) on Top Layer And Track (372.45mm,45.1mm)(377.95mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U301-13(375.7mm,44.55mm) on Top Layer And Track (372.45mm,45.1mm)(377.95mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U301-14(375.2mm,44.55mm) on Top Layer And Track (372.45mm,45.1mm)(377.95mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U301-15(374.7mm,44.55mm) on Top Layer And Track (372.45mm,45.1mm)(377.95mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U301-16(374.2mm,44.55mm) on Top Layer And Track (372.45mm,45.1mm)(377.95mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U301-17(373.7mm,44.55mm) on Top Layer And Track (372.45mm,45.1mm)(377.95mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U301-18(373.2mm,44.55mm) on Top Layer And Track (372.45mm,45.1mm)(377.95mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U301-2(373.7mm,41.65mm) on Top Layer And Track (372.45mm,41.1mm)(377.95mm,41.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U301-3(374.2mm,41.65mm) on Top Layer And Track (372.45mm,41.1mm)(377.95mm,41.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U301-4(374.7mm,41.65mm) on Top Layer And Track (372.45mm,41.1mm)(377.95mm,41.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U301-5(375.2mm,41.65mm) on Top Layer And Track (372.45mm,41.1mm)(377.95mm,41.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U301-6(375.7mm,41.65mm) on Top Layer And Track (372.45mm,41.1mm)(377.95mm,41.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U301-7(376.2mm,41.65mm) on Top Layer And Track (372.45mm,41.1mm)(377.95mm,41.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U301-8(376.7mm,41.65mm) on Top Layer And Track (372.45mm,41.1mm)(377.95mm,41.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U301-9(377.2mm,41.65mm) on Top Layer And Track (372.45mm,41.1mm)(377.95mm,41.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U303-1(330.35mm,44.15mm) on Top Layer And Track (331.2mm,41.65mm)(331.2mm,44.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U303-1(330.35mm,44.15mm) on Top Layer And Track (331.2mm,44.3mm)(331.25mm,44.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U303-2(330.35mm,43.2mm) on Top Layer And Track (331.2mm,41.65mm)(331.2mm,44.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U303-3(330.35mm,42.25mm) on Top Layer And Track (331.2mm,41.65mm)(331.2mm,44.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U303-4(333.05mm,42.25mm) on Top Layer And Track (332.2mm,41.65mm)(332.2mm,44.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U303-5(333.05mm,44.15mm) on Top Layer And Track (332.2mm,41.65mm)(332.2mm,44.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
Rule Violations :370

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
   Violation between Height Constraint: PGA Component JPOS-S98979 (50.8mm,41mm) on Top Layer Actual Height = 31.5mm
Rule Violations :1


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01