

================================================================
== Vitis HLS Report for 'xfdilate_2160_3840_1_0_1_0_3841_3_3_s'
================================================================
* Date:           Tue Mar 29 20:35:20 2022

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        colordetect
* Solution:       colordetect (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.156 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |       12|  8319372|  0.120 us|  83.194 ms|   12|  8319372|     none|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_259_1  |        3|        3|         1|          1|          1|         3|       yes|
        |- VITIS_LOOP_274_2  |        1|     3841|         2|          1|          1|  1 ~ 3841|       yes|
        |- VITIS_LOOP_291_3  |        1|     3841|         1|          1|          1|  1 ~ 3841|       yes|
        |- Row_Loop          |        8|  8311680|  8 ~ 3848|          -|          -|  1 ~ 2160|        no|
        | + Col_Loop         |        5|     3845|         6|          1|          1|  1 ~ 3841|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 4 5 }
  Pipeline-2 : II = 1, D = 1, States = { 7 }
  Pipeline-3 : II = 1, D = 6, States = { 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 16 15 
15 --> 10 
16 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%row_ind_V_0_0 = alloca i32 1"   --->   Operation 17 'alloca' 'row_ind_V_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%row_ind_V_1_0 = alloca i32 1"   --->   Operation 18 'alloca' 'row_ind_V_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%row_ind_V_2_0 = alloca i32 1"   --->   Operation 19 'alloca' 'row_ind_V_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width"   --->   Operation 20 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%img_height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_height"   --->   Operation 21 'read' 'img_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = trunc i16 %img_width_read"   --->   Operation 22 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgHelper2_4102, void @empty_25, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgHelper3_4103, void @empty_25, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_V_0 = alloca i64 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:251]   --->   Operation 25 'alloca' 'buf_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buf_V_1 = alloca i64 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:251]   --->   Operation 26 'alloca' 'buf_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buf_V_2 = alloca i64 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:251]   --->   Operation 27 'alloca' 'buf_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln251 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_0, i8 %buf_V_1, i8 %buf_V_2, i64 666, i64 25, i64 18446744073709551615" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:251]   --->   Operation 28 'specmemcore' 'specmemcore_ln251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%br_ln259 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:259]   --->   Operation 29 'br' 'br_ln259' <Predicate = true> <Delay = 1.29>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%row_ind_V_1 = phi i2 0, void, i2 %init_row_ind, void %.split3258"   --->   Operation 30 'phi' 'row_ind_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.63ns)   --->   "%init_row_ind = add i2 %row_ind_V_1, i2 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:259]   --->   Operation 31 'add' 'init_row_ind' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%row_ind_V_0_0_load = load i13 %row_ind_V_0_0"   --->   Operation 32 'load' 'row_ind_V_0_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%row_ind_V_1_0_load = load i13 %row_ind_V_1_0"   --->   Operation 33 'load' 'row_ind_V_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%row_ind_V_2_0_load = load i13 %row_ind_V_2_0"   --->   Operation 34 'load' 'row_ind_V_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.50ns)   --->   "%icmp_ln259 = icmp_eq  i2 %row_ind_V_1, i2 3" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:259]   --->   Operation 36 'icmp' 'icmp_ln259' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln259 = br i1 %icmp_ln259, void %.split32, void %.split30.0.preheader" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:259]   --->   Operation 38 'br' 'br_ln259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln301 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15"   --->   Operation 39 'specloopname' 'specloopname_ln301' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i2 %row_ind_V_1"   --->   Operation 40 'zext' 'zext_ln301' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.98ns)   --->   "%switch_ln263 = switch i2 %row_ind_V_1, void %branch2, i2 0, void %.split32..split3258_crit_edge, i2 1, void %branch1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:263]   --->   Operation 41 'switch' 'switch_ln263' <Predicate = (!icmp_ln259)> <Delay = 0.98>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln263 = store i13 %zext_ln301, i13 %row_ind_V_1_0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:263]   --->   Operation 42 'store' 'store_ln263' <Predicate = (!icmp_ln259 & row_ind_V_1 == 1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln263 = br void %.split3258" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:263]   --->   Operation 43 'br' 'br_ln263' <Predicate = (!icmp_ln259 & row_ind_V_1 == 1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln263 = store i13 %zext_ln301, i13 %row_ind_V_0_0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:263]   --->   Operation 44 'store' 'store_ln263' <Predicate = (!icmp_ln259 & row_ind_V_1 == 0)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln263 = br void %.split3258" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:263]   --->   Operation 45 'br' 'br_ln263' <Predicate = (!icmp_ln259 & row_ind_V_1 == 0)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln263 = store i13 %zext_ln301, i13 %row_ind_V_2_0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:263]   --->   Operation 46 'store' 'store_ln263' <Predicate = (!icmp_ln259 & row_ind_V_1 != 0 & row_ind_V_1 != 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln263 = br void %.split3258" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:263]   --->   Operation 47 'br' 'br_ln263' <Predicate = (!icmp_ln259 & row_ind_V_1 != 0 & row_ind_V_1 != 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!icmp_ln259)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 49 [1/1] (1.29ns)   --->   "%br_ln878 = br void %.split30.0"   --->   Operation 49 'br' 'br_ln878' <Predicate = true> <Delay = 1.29>

State 4 <SV = 3> <Delay = 2.13>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%i_col_046_0 = phi i13 %add_ln691, void %.split27.0, i13 0, void %.split30.0.preheader"   --->   Operation 50 'phi' 'i_col_046_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.53ns)   --->   "%add_ln691 = add i13 %i_col_046_0, i13 1"   --->   Operation 51 'add' 'add_ln691' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i13 %i_col_046_0"   --->   Operation 52 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln878 = icmp_ult  i16 %zext_ln878, i16 %img_width_read"   --->   Operation 53 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln274 = br i1 %icmp_ln878, void %.split25.0.preheader, void %.split27.0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:274]   --->   Operation 54 'br' 'br_ln274' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.17>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln274 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:274]   --->   Operation 55 'specpipeline' 'specpipeline_ln274' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln274 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 3841, i64 1921" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:274]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln274' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln274 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:274]   --->   Operation 57 'specloopname' 'specloopname_ln274' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (3.40ns)   --->   "%imgHelper2_4102_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %imgHelper2_4102" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'read' 'imgHelper2_4102_read' <Predicate = (icmp_ln878)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i13 %i_col_046_0"   --->   Operation 59 'zext' 'zext_ln534' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%buf_V_1_addr = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:280]   --->   Operation 60 'getelementptr' 'buf_V_1_addr' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (2.77ns)   --->   "%store_ln280 = store i8 %imgHelper2_4102_read, i12 %buf_V_1_addr" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:280]   --->   Operation 61 'store' 'store_ln280' <Predicate = (icmp_ln878)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split30.0"   --->   Operation 62 'br' 'br_ln0' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.29>
ST_6 : Operation 63 [1/1] (1.29ns)   --->   "%br_ln0 = br void %.split25.0"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>

State 7 <SV = 5> <Delay = 4.91>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%i_col_V_0 = phi i13 %add_ln691_4, void %.split22.0, i13 0, void %.split25.0.preheader"   --->   Operation 64 'phi' 'i_col_V_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.53ns)   --->   "%add_ln691_4 = add i13 %i_col_V_0, i13 1"   --->   Operation 65 'add' 'add_ln691_4' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 66 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln878_6 = zext i13 %i_col_V_0"   --->   Operation 67 'zext' 'zext_ln878_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (2.13ns)   --->   "%icmp_ln878_14 = icmp_ult  i16 %zext_ln878_6, i16 %img_width_read"   --->   Operation 68 'icmp' 'icmp_ln878_14' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln291 = br i1 %icmp_ln878_14, void %._crit_edge50.loopexit.0.1, void %.split22.0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:291]   --->   Operation 69 'br' 'br_ln291' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln291 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 3841, i64 1921" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:291]   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln291' <Predicate = (icmp_ln878_14)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln291 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:291]   --->   Operation 71 'specloopname' 'specloopname_ln291' <Predicate = (icmp_ln878_14)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln534_4 = zext i13 %i_col_V_0"   --->   Operation 72 'zext' 'zext_ln534_4' <Predicate = (icmp_ln878_14)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%buf_V_0_addr = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534_4" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:296]   --->   Operation 73 'getelementptr' 'buf_V_0_addr' <Predicate = (icmp_ln878_14)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (2.77ns)   --->   "%store_ln296 = store i8 0, i12 %buf_V_0_addr" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:296]   --->   Operation 74 'store' 'store_ln296' <Predicate = (icmp_ln878_14)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split25.0"   --->   Operation 75 'br' 'br_ln0' <Predicate = (icmp_ln878_14)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.68>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%img_height_cast = zext i16 %img_height_read"   --->   Operation 76 'zext' 'img_height_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (1.54ns)   --->   "%op2_assign = add i17 %img_height_cast, i17 1"   --->   Operation 77 'add' 'op2_assign' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (1.52ns)   --->   "%add_ln1616 = add i14 %empty, i14 1"   --->   Operation 78 'add' 'add_ln1616' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %op2_assign, i32 1, i32 16"   --->   Operation 79 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (2.13ns)   --->   "%icmp_ln878_15 = icmp_eq  i16 %tmp_2, i16 0"   --->   Operation 80 'icmp' 'icmp_ln878_15' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln302 = br i1 %icmp_ln878_15, void %.lr.ph.preheader, void %._crit_edge" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:302]   --->   Operation 81 'br' 'br_ln302' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (1.29ns)   --->   "%br_ln235 = br void %.lr.ph" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:235]   --->   Operation 82 'br' 'br_ln235' <Predicate = (!icmp_ln878_15)> <Delay = 1.29>

State 9 <SV = 7> <Delay = 2.13>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%row_ind_V_2 = phi i13 %row_ind_V_0, void, i13 %row_ind_V_2_0_load, void %.lr.ph.preheader"   --->   Operation 83 'phi' 'row_ind_V_2' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%row_ind_V_1_2 = phi i13 %row_ind_V_2, void, i13 %row_ind_V_1_0_load, void %.lr.ph.preheader"   --->   Operation 84 'phi' 'row_ind_V_1_2' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%row_ind_V_0 = phi i13 %row_ind_V_1_2, void, i13 %row_ind_V_0_0_load, void %.lr.ph.preheader"   --->   Operation 85 'phi' 'row_ind_V_0' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%row_V = phi i13 %row_V_2, void, i13 1, void %.lr.ph.preheader"   --->   Operation 86 'phi' 'row_V' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln878_7 = zext i13 %row_V"   --->   Operation 87 'zext' 'zext_ln878_7' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln878_8 = zext i13 %row_V"   --->   Operation 88 'zext' 'zext_ln878_8' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (2.11ns)   --->   "%icmp_ln878_16 = icmp_ult  i17 %zext_ln878_8, i17 %op2_assign"   --->   Operation 89 'icmp' 'icmp_ln878_16' <Predicate = (!icmp_ln878_15)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln302 = br i1 %icmp_ln878_16, void %._crit_edge.loopexit, void %.split19" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:302]   --->   Operation 90 'br' 'br_ln302' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln241 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2160, i64 1080" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:241]   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln241' <Predicate = (!icmp_ln878_15 & icmp_ln878_16)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln241 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:241]   --->   Operation 92 'specloopname' 'specloopname_ln241' <Predicate = (!icmp_ln878_15 & icmp_ln878_16)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (2.13ns)   --->   "%cmp_i_i115_i = icmp_ult  i16 %zext_ln878_7, i16 %img_height_read"   --->   Operation 93 'icmp' 'cmp_i_i115_i' <Predicate = (!icmp_ln878_15 & icmp_ln878_16)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i13 %row_ind_V_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 94 'trunc' 'trunc_ln123' <Predicate = (!icmp_ln878_15 & icmp_ln878_16)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i13 %row_ind_V_0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 95 'trunc' 'trunc_ln136' <Predicate = (!icmp_ln878_15 & icmp_ln878_16)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln136_1 = trunc i13 %row_ind_V_1_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 96 'trunc' 'trunc_ln136_1' <Predicate = (!icmp_ln878_15 & icmp_ln878_16)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (1.29ns)   --->   "%br_ln112 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:112]   --->   Operation 97 'br' 'br_ln112' <Predicate = (!icmp_ln878_15 & icmp_ln878_16)> <Delay = 1.29>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 98 'br' 'br_ln0' <Predicate = (!icmp_ln878_15 & !icmp_ln878_16)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln322 = ret" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:322]   --->   Operation 99 'ret' 'ret_ln322' <Predicate = (!icmp_ln878_16) | (icmp_ln878_15)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 3.43>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%col_V = phi i13 0, void %.split19, i13 %col_V_2, void %.split14.0"   --->   Operation 100 'phi' 'col_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (1.53ns)   --->   "%col_V_2 = add i13 %col_V, i13 1"   --->   Operation 101 'add' 'col_V_2' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln878_9 = zext i13 %col_V"   --->   Operation 102 'zext' 'zext_ln878_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln878_10 = zext i13 %col_V"   --->   Operation 103 'zext' 'zext_ln878_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (1.98ns)   --->   "%icmp_ln878_17 = icmp_ult  i14 %zext_ln878_10, i14 %add_ln1616"   --->   Operation 104 'icmp' 'icmp_ln878_17' <Predicate = true> <Delay = 1.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln878_17, void, void %.split16" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:112]   --->   Operation 105 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:112]   --->   Operation 106 'specpipeline' 'specpipeline_ln112' <Predicate = (icmp_ln878_17)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln112 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 3841, i64 1921" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:112]   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln112' <Predicate = (icmp_ln878_17)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:112]   --->   Operation 108 'specloopname' 'specloopname_ln112' <Predicate = (icmp_ln878_17)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (2.13ns)   --->   "%icmp_ln878_18 = icmp_ult  i16 %zext_ln878_9, i16 %img_width_read"   --->   Operation 109 'icmp' 'icmp_ln878_18' <Predicate = (icmp_ln878_17)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (1.29ns)   --->   "%br_ln121 = br i1 %icmp_ln878_18, void %arrayctor.loop58.i, void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:121]   --->   Operation 110 'br' 'br_ln121' <Predicate = (icmp_ln878_17)> <Delay = 1.29>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %cmp_i_i115_i, void, void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:122]   --->   Operation 111 'br' 'br_ln122' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.98ns)   --->   "%switch_ln126 = switch i2 %trunc_ln123, void %branch5, i2 0, void %branch3, i2 1, void %branch4" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:126]   --->   Operation 112 'switch' 'switch_ln126' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i)> <Delay = 0.98>
ST_10 : Operation 113 [1/1] (1.29ns)   --->   "%br_ln0 = br void"   --->   Operation 113 'br' 'br_ln0' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i)> <Delay = 1.29>
ST_10 : Operation 114 [1/1] (0.98ns)   --->   "%switch_ln123 = switch i2 %trunc_ln123, void %branch8, i2 0, void %branch6, i2 1, void %branch7" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 114 'switch' 'switch_ln123' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i)> <Delay = 0.98>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 115 'br' 'br_ln0' <Predicate = (icmp_ln878_17)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 6.17>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln534_6 = zext i13 %col_V"   --->   Operation 116 'zext' 'zext_ln534_6' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%buf_V_0_addr_4 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534_6" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:126]   --->   Operation 117 'getelementptr' 'buf_V_0_addr_4' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%buf_V_1_addr_4 = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534_6" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:126]   --->   Operation 118 'getelementptr' 'buf_V_1_addr_4' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%buf_V_2_addr_2 = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln534_6" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:126]   --->   Operation 119 'getelementptr' 'buf_V_2_addr_2' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (2.77ns)   --->   "%store_ln126 = store i8 0, i12 %buf_V_1_addr_4" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:126]   --->   Operation 120 'store' 'store_ln126' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i & trunc_ln123 == 1)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln126 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:126]   --->   Operation 121 'br' 'br_ln126' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i & trunc_ln123 == 1)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (2.77ns)   --->   "%store_ln126 = store i8 0, i12 %buf_V_0_addr_4" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:126]   --->   Operation 122 'store' 'store_ln126' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i & trunc_ln123 == 0)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln126 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:126]   --->   Operation 123 'br' 'br_ln126' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i & trunc_ln123 == 0)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (2.77ns)   --->   "%store_ln126 = store i8 0, i12 %buf_V_2_addr_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:126]   --->   Operation 124 'store' 'store_ln126' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i & trunc_ln123 != 0 & trunc_ln123 != 1)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln126 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:126]   --->   Operation 125 'br' 'br_ln126' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i & trunc_ln123 != 0 & trunc_ln123 != 1)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (3.40ns)   --->   "%tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %imgHelper2_4102" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 126 'read' 'tmp_V' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln534_5 = zext i13 %col_V"   --->   Operation 127 'zext' 'zext_ln534_5' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%buf_V_0_addr_3 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534_5" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 128 'getelementptr' 'buf_V_0_addr_3' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%buf_V_1_addr_3 = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534_5" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 129 'getelementptr' 'buf_V_1_addr_3' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%buf_V_2_addr = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln534_5" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 130 'getelementptr' 'buf_V_2_addr' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (2.77ns)   --->   "%store_ln123 = store i8 %tmp_V, i12 %buf_V_1_addr_3" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 131 'store' 'store_ln123' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i & trunc_ln123 == 1)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln123 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 132 'br' 'br_ln123' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i & trunc_ln123 == 1)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (2.77ns)   --->   "%store_ln123 = store i8 %tmp_V, i12 %buf_V_0_addr_3" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 133 'store' 'store_ln123' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i & trunc_ln123 == 0)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln123 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 134 'br' 'br_ln123' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i & trunc_ln123 == 0)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (2.77ns)   --->   "%store_ln123 = store i8 %tmp_V, i12 %buf_V_2_addr" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 135 'store' 'store_ln123' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i & trunc_ln123 != 0 & trunc_ln123 != 1)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln123 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 136 'br' 'br_ln123' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i & trunc_ln123 != 0 & trunc_ln123 != 1)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (1.29ns)   --->   "%br_ln125 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:125]   --->   Operation 137 'br' 'br_ln125' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i)> <Delay = 1.29>

State 12 <SV = 10> <Delay = 2.77>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1616 = zext i13 %col_V"   --->   Operation 138 'zext' 'zext_ln1616' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%buf_V_0_addr_5 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln1616" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 139 'getelementptr' 'buf_V_0_addr_5' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 0.00>
ST_12 : Operation 140 [2/2] (2.77ns)   --->   "%buf_V_0_load = load i12 %buf_V_0_addr_5" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 140 'load' 'buf_V_0_load' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%buf_V_1_addr_5 = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln1616" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 141 'getelementptr' 'buf_V_1_addr_5' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 0.00>
ST_12 : Operation 142 [2/2] (2.77ns)   --->   "%buf_V_1_load = load i12 %buf_V_1_addr_5" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 142 'load' 'buf_V_1_load' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%buf_V_2_addr_3 = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln1616" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 143 'getelementptr' 'buf_V_2_addr_3' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 0.00>
ST_12 : Operation 144 [2/2] (2.77ns)   --->   "%buf_V_2_load = load i12 %buf_V_2_addr_3" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 144 'load' 'buf_V_2_load' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_12 : Operation 145 [1/1] (1.90ns)   --->   "%icmp_ln882 = icmp_eq  i13 %col_V, i13 0"   --->   Operation 145 'icmp' 'icmp_ln882' <Predicate = (icmp_ln878_17)> <Delay = 1.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln882, void, void %.split14.0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:202]   --->   Operation 146 'br' 'br_ln202' <Predicate = (icmp_ln878_17)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 7.15>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%src_buf_V_0_0 = phi i8 0, void %.split19, i8 %src_buf_V_0_1, void %.split14.0"   --->   Operation 147 'phi' 'src_buf_V_0_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i8 0, void %.split19, i8 %src_buf_V_0_0, void %.split14.0"   --->   Operation 148 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%arrayidx396_i179246_load_0_2 = phi i8 %tmp_V, void, i8 0, void"   --->   Operation 149 'phi' 'arrayidx396_i179246_load_0_2' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 0.00>
ST_13 : Operation 150 [1/2] (2.77ns)   --->   "%buf_V_0_load = load i12 %buf_V_0_addr_5" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 150 'load' 'buf_V_0_load' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_13 : Operation 151 [1/2] (2.77ns)   --->   "%buf_V_1_load = load i12 %buf_V_1_addr_5" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 151 'load' 'buf_V_1_load' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_13 : Operation 152 [1/2] (2.77ns)   --->   "%buf_V_2_load = load i12 %buf_V_2_addr_3" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 152 'load' 'buf_V_2_load' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_13 : Operation 153 [1/1] (1.32ns)   --->   "%buf_cop_V_0 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load, i8 %buf_V_1_load, i8 %buf_V_2_load, i2 %trunc_ln136" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 153 'mux' 'buf_cop_V_0' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 1.32> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (1.32ns)   --->   "%tmp = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load, i8 %buf_V_1_load, i8 %buf_V_2_load, i2 %trunc_ln136_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 154 'mux' 'tmp' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 1.32> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (1.29ns)   --->   "%br_ln136 = br void %arrayctor.loop58.i" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 155 'br' 'br_ln136' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 1.29>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%buf_cop_V_0_0 = phi i8 %buf_cop_V_0, void, i8 0, void %.split16"   --->   Operation 156 'phi' 'buf_cop_V_0_0' <Predicate = (icmp_ln878_17)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%src_buf_V_0_1 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_V_0_0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:151]   --->   Operation 157 'call' 'src_buf_V_0_1' <Predicate = (icmp_ln878_17)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 158 [1/1] (1.31ns)   --->   "%icmp_ln886 = icmp_ugt  i8 %src_buf_V_0_0, i8 %p_Val2_s"   --->   Operation 158 'icmp' 'icmp_ln886' <Predicate = (icmp_ln878_17)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.44ns)   --->   "%max_V_10 = select i1 %icmp_ln886, i8 %src_buf_V_0_0, i8 %p_Val2_s" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56]   --->   Operation 159 'select' 'max_V_10' <Predicate = (icmp_ln878_17)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (1.31ns)   --->   "%icmp_ln886_1 = icmp_ugt  i8 %src_buf_V_0_1, i8 %max_V_10"   --->   Operation 160 'icmp' 'icmp_ln886_1' <Predicate = (icmp_ln878_17)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.44ns)   --->   "%max_V_11 = select i1 %icmp_ln886_1, i8 %src_buf_V_0_1, i8 %max_V_10" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56]   --->   Operation 161 'select' 'max_V_11' <Predicate = (icmp_ln878_17)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.04>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i8 0, void %.split19, i8 %src_buf_V_2_0, void %.split14.0"   --->   Operation 162 'phi' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%src_buf_V_1_0 = phi i8 0, void %.split19, i8 %src_buf_V_1_1, void %.split14.0"   --->   Operation 163 'phi' 'src_buf_V_1_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i8 0, void %.split19, i8 %src_buf_V_1_0, void %.split14.0"   --->   Operation 164 'phi' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%src_buf_V_2_0 = phi i8 0, void %.split19, i8 %src_buf_V_2_1, void %.split14.0"   --->   Operation 165 'phi' 'src_buf_V_2_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%buf_cop_V_1 = phi i8 %tmp, void, i8 0, void %.split16" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 166 'phi' 'buf_cop_V_1' <Predicate = (icmp_ln878_17)> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%buf_cop_V_2 = phi i8 %arrayidx396_i179246_load_0_2, void, i8 0, void %.split16" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 167 'phi' 'buf_cop_V_2' <Predicate = (icmp_ln878_17)> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%src_buf_V_1_1 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_V_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:151]   --->   Operation 168 'call' 'src_buf_V_1_1' <Predicate = (icmp_ln878_17)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%src_buf_V_2_1 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_V_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:151]   --->   Operation 169 'call' 'src_buf_V_2_1' <Predicate = (icmp_ln878_17)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 170 [1/1] (1.31ns)   --->   "%icmp_ln886_2 = icmp_ugt  i8 %p_Val2_3, i8 %max_V_11"   --->   Operation 170 'icmp' 'icmp_ln886_2' <Predicate = (icmp_ln878_17)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (0.44ns)   --->   "%max_V_12 = select i1 %icmp_ln886_2, i8 %p_Val2_3, i8 %max_V_11" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56]   --->   Operation 171 'select' 'max_V_12' <Predicate = (icmp_ln878_17)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 172 [1/1] (1.31ns)   --->   "%icmp_ln886_3 = icmp_ugt  i8 %src_buf_V_1_0, i8 %max_V_12"   --->   Operation 172 'icmp' 'icmp_ln886_3' <Predicate = (icmp_ln878_17)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 173 [1/1] (0.44ns)   --->   "%max_V_13 = select i1 %icmp_ln886_3, i8 %src_buf_V_1_0, i8 %max_V_12" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56]   --->   Operation 173 'select' 'max_V_13' <Predicate = (icmp_ln878_17)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (1.31ns)   --->   "%icmp_ln886_4 = icmp_ugt  i8 %src_buf_V_1_1, i8 %max_V_13"   --->   Operation 174 'icmp' 'icmp_ln886_4' <Predicate = (icmp_ln878_17)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 175 [1/1] (0.44ns)   --->   "%max_V_14 = select i1 %icmp_ln886_4, i8 %src_buf_V_1_1, i8 %max_V_13" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56]   --->   Operation 175 'select' 'max_V_14' <Predicate = (icmp_ln878_17)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 176 [1/1] (1.31ns)   --->   "%icmp_ln886_5 = icmp_ugt  i8 %p_Val2_4, i8 %max_V_14"   --->   Operation 176 'icmp' 'icmp_ln886_5' <Predicate = (icmp_ln878_17)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.44ns)   --->   "%max_V_15 = select i1 %icmp_ln886_5, i8 %p_Val2_4, i8 %max_V_14" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56]   --->   Operation 177 'select' 'max_V_15' <Predicate = (icmp_ln878_17)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 13> <Delay = 6.92>
ST_15 : Operation 178 [1/1] (1.31ns)   --->   "%icmp_ln886_6 = icmp_ugt  i8 %src_buf_V_2_0, i8 %max_V_15"   --->   Operation 178 'icmp' 'icmp_ln886_6' <Predicate = (icmp_ln878_17)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 179 [1/1] (0.44ns)   --->   "%max_V_16 = select i1 %icmp_ln886_6, i8 %src_buf_V_2_0, i8 %max_V_15" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56]   --->   Operation 179 'select' 'max_V_16' <Predicate = (icmp_ln878_17)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 180 [1/1] (1.31ns)   --->   "%icmp_ln886_7 = icmp_ugt  i8 %src_buf_V_2_1, i8 %max_V_16"   --->   Operation 180 'icmp' 'icmp_ln886_7' <Predicate = (icmp_ln878_17)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 181 [1/1] (0.44ns)   --->   "%max_V = select i1 %icmp_ln886_7, i8 %src_buf_V_2_1, i8 %max_V_16" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56]   --->   Operation 181 'select' 'max_V' <Predicate = (icmp_ln878_17)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 182 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %imgHelper3_4103, i8 %max_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 182 'write' 'write_ln174' <Predicate = (!icmp_ln882)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln205 = br void %.split14.0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:205]   --->   Operation 183 'br' 'br_ln205' <Predicate = (!icmp_ln882)> <Delay = 0.00>

State 16 <SV = 13> <Delay = 1.53>
ST_16 : Operation 184 [1/1] (1.53ns)   --->   "%row_V_2 = add i13 %row_V, i13 1"   --->   Operation 184 'add' 'row_V_2' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 185 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('init_row_ind') with incoming values : ('init_row_ind', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:259) [19]  (1.3 ns)

 <State 2>: 0.98ns
The critical path consists of the following:
	'phi' operation ('init_row_ind') with incoming values : ('init_row_ind', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:259) [19]  (0 ns)
	blocking operation 0.98 ns on control path)

 <State 3>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_col_046_0') with incoming values : ('add_ln691') [46]  (1.3 ns)

 <State 4>: 2.14ns
The critical path consists of the following:
	'phi' operation ('i_col_046_0') with incoming values : ('add_ln691') [46]  (0 ns)
	'icmp' operation ('icmp_ln878') [49]  (2.14 ns)

 <State 5>: 6.17ns
The critical path consists of the following:
	fifo read on port 'imgHelper2_4102' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [55]  (3.4 ns)
	'store' operation ('store_ln280', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:280) of variable 'imgHelper2_4102_read', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'buf.V[1]', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:251 [58]  (2.77 ns)

 <State 6>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_col_V_0') with incoming values : ('add_ln691_4') [63]  (1.3 ns)

 <State 7>: 4.91ns
The critical path consists of the following:
	'phi' operation ('i_col_V_0') with incoming values : ('add_ln691_4') [63]  (0 ns)
	'getelementptr' operation ('buf_V_0_addr', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:296) [73]  (0 ns)
	'store' operation ('store_ln296', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:296) of constant 0 on array 'buf.V[0]', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:251 [74]  (2.77 ns)
	blocking operation 2.14 ns on control path)

 <State 8>: 3.68ns
The critical path consists of the following:
	'add' operation ('op2') [78]  (1.54 ns)
	'icmp' operation ('icmp_ln878_15') [81]  (2.14 ns)

 <State 9>: 2.14ns
The critical path consists of the following:
	'phi' operation ('row.V') with incoming values : ('row.V') [89]  (0 ns)
	'icmp' operation ('cmp_i_i115_i') [97]  (2.14 ns)

 <State 10>: 3.44ns
The critical path consists of the following:
	'phi' operation ('col.V') with incoming values : ('col.V') [109]  (0 ns)
	'icmp' operation ('icmp_ln878_18') [119]  (2.14 ns)
	multiplexor before 'phi' operation ('buf_cop.V[0]') with incoming values : ('buf_cop.V[0]', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136) [171]  (1.3 ns)

 <State 11>: 6.17ns
The critical path consists of the following:
	fifo read on port 'imgHelper2_4102' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [141]  (3.4 ns)
	'store' operation ('store_ln123', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123) of variable 'tmp.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'buf.V[0]', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:251 [151]  (2.77 ns)

 <State 12>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('buf_V_0_addr_5', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136) [161]  (0 ns)
	'load' operation ('buf_V_0_load', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136) on array 'buf.V[0]', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:251 [162]  (2.77 ns)

 <State 13>: 7.16ns
The critical path consists of the following:
	'load' operation ('buf_V_0_load', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136) on array 'buf.V[0]', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:251 [162]  (2.77 ns)
	'mux' operation ('buf_cop.V[0]', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136) [167]  (1.33 ns)
	multiplexor before 'phi' operation ('buf_cop.V[0]') with incoming values : ('buf_cop.V[0]', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136) [171]  (1.3 ns)
	'phi' operation ('buf_cop.V[0]') with incoming values : ('buf_cop.V[0]', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136) [171]  (0 ns)
	'call' operation ('src_buf_temp_copy_extract.V[0]', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:151) to 'xfExtractPixels<1, 1, 0>' [174]  (0 ns)
	'icmp' operation ('icmp_ln886_1') [179]  (1.31 ns)
	'select' operation ('max.V', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56) [180]  (0.448 ns)

 <State 14>: 7.05ns
The critical path consists of the following:
	'phi' operation ('src_buf.V[1][0]') with incoming values : ('src_buf_temp_copy_extract.V[0]', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:151) [105]  (0 ns)
	'icmp' operation ('icmp_ln886_2') [181]  (1.31 ns)
	'select' operation ('max.V', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56) [182]  (0.448 ns)
	'icmp' operation ('icmp_ln886_3') [183]  (1.31 ns)
	'select' operation ('max.V', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56) [184]  (0.448 ns)
	'icmp' operation ('icmp_ln886_4') [185]  (1.31 ns)
	'select' operation ('max.V', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56) [186]  (0.448 ns)
	'icmp' operation ('icmp_ln886_5') [187]  (1.31 ns)
	'select' operation ('max.V', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56) [188]  (0.448 ns)

 <State 15>: 6.92ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln886_6') [189]  (1.31 ns)
	'select' operation ('max.V', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56) [190]  (0.448 ns)
	'icmp' operation ('icmp_ln886_7') [191]  (1.31 ns)
	'select' operation ('max.V', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56) [192]  (0.448 ns)
	fifo write on port 'imgHelper3_4103' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [196]  (3.4 ns)

 <State 16>: 1.54ns
The critical path consists of the following:
	'add' operation ('row.V') [201]  (1.54 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
