

================================================================
== Vivado HLS Report for 'Conv2d_4'
================================================================
* Date:           Thu May 11 11:34:55 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Zynq-7020-HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.024|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                      |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1              |    ?|    ?|         ?|          -|          -|    28|    no    |
        | + Loop 1.1           |    ?|    ?|         ?|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1       |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Conv2d_label0  |    ?|    ?|        12|          -|          -|     ?|    no    |
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    394|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    169|    -|
|Register         |        -|      -|     426|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     774|   1274|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |forw_back_fadd_32bkb_U1  |forw_back_fadd_32bkb  |        0|      2|  205|  390|    0|
    |forw_back_fmul_32cud_U2  |forw_back_fmul_32cud  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln30_fu_235_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln31_fu_205_p2    |     +    |      0|  0|  15|           5|           2|
    |add_ln32_fu_249_p2    |     +    |      0|  0|  15|           5|           2|
    |add_ln33_1_fu_319_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln33_fu_309_p2    |     +    |      0|  0|  39|          32|          32|
    |col_3_fu_330_p2       |     +    |      0|  0|  39|          32|           1|
    |i_fu_169_p2           |     +    |      0|  0|  15|           5|           1|
    |j_fu_229_p2           |     +    |      0|  0|  15|           5|           1|
    |row_3_fu_324_p2       |     +    |      0|  0|  39|          32|           1|
    |sub_ln30_fu_199_p2    |     -    |      0|  0|  13|          11|          11|
    |sub_ln33_1_fu_299_p2  |     -    |      0|  0|   8|          32|          32|
    |sub_ln33_2_fu_276_p2  |     -    |      0|  0|  39|          32|          32|
    |sub_ln33_3_fu_293_p2  |     -    |      0|  0|   8|          32|          32|
    |sub_ln33_fu_282_p2    |     -    |      0|  0|  39|          32|          32|
    |icmp_ln28_fu_163_p2   |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln29_fu_223_p2   |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln31_fu_259_p2   |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln32_fu_304_p2   |   icmp   |      0|  0|  18|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 394|         372|         294|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  85|         17|    1|         17|
    |col_0_reg_118        |   9|          2|   32|         64|
    |col_reg_84           |   9|          2|    5|         10|
    |empty_144_reg_106    |   9|          2|   32|         64|
    |empty_145_reg_128    |   9|          2|   32|         64|
    |out_matrix_address0  |  15|          3|   10|         30|
    |out_matrix_d0        |  15|          3|   32|         96|
    |row_0_reg_140        |   9|          2|   32|         64|
    |row_reg_95           |   9|          2|    5|         10|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 169|         35|  181|        419|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln33_1_reg_409         |  32|   0|   32|          0|
    |ap_CS_fsm                  |  16|   0|   16|          0|
    |col_0_reg_118              |  32|   0|   32|          0|
    |col_cast3_reg_340          |   5|   0|   32|         27|
    |col_reg_84                 |   5|   0|    5|          0|
    |empty_144_reg_106          |  32|   0|   32|          0|
    |empty_145_reg_128          |  32|   0|   32|          0|
    |i_reg_349                  |   5|   0|    5|          0|
    |input_matrix_load_reg_424  |  32|   0|   32|          0|
    |j_reg_373                  |   5|   0|    5|          0|
    |out_matrix_addr_reg_378    |  10|   0|   10|          0|
    |row_0_reg_140              |  32|   0|   32|          0|
    |row_3_reg_414              |  32|   0|   32|          0|
    |row_reg_95                 |   5|   0|    5|          0|
    |sub_ln30_reg_354           |   9|   0|   11|          2|
    |sub_ln33_1_reg_396         |  32|   0|   32|          0|
    |sub_ln33_2_reg_391         |  31|   0|   32|          1|
    |tmp_reg_439                |  32|   0|   32|          0|
    |tmp_s_reg_444              |  32|   0|   32|          0|
    |zext_ln31_reg_359          |   5|   0|   32|         27|
    |zext_ln32_1_reg_364        |   5|   0|   32|         27|
    |zext_ln32_2_reg_383        |   5|   0|   32|         27|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 426|   0|  537|        111|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   Conv2d.4   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   Conv2d.4   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   Conv2d.4   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   Conv2d.4   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   Conv2d.4   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   Conv2d.4   | return value |
|input_matrix_address0  | out |   10|  ap_memory | input_matrix |     array    |
|input_matrix_ce0       | out |    1|  ap_memory | input_matrix |     array    |
|input_matrix_q0        |  in |   32|  ap_memory | input_matrix |     array    |
|kernel_address0        | out |    4|  ap_memory |    kernel    |     array    |
|kernel_ce0             | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q0              |  in |   32|  ap_memory |    kernel    |     array    |
|out_matrix_address0    | out |   10|  ap_memory |  out_matrix  |     array    |
|out_matrix_ce0         | out |    1|  ap_memory |  out_matrix  |     array    |
|out_matrix_we0         | out |    1|  ap_memory |  out_matrix  |     array    |
|out_matrix_d0          | out |   32|  ap_memory |  out_matrix  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

