/*******************************************************************************
 *                                                                             *
 * Copyright (c) 2009 Texas Instruments Incorporated - http://www.ti.com/      *
 *                        ALL RIGHTS RESERVED                                  *
 *                                                                             *
 ******************************************************************************/

 /*********************************************************************
* file: cslr_hd_vps_vpdma.h
*
* Brief: This file contains the Register Description for hd_vps_vpdma
*
*********************************************************************/
#ifndef _CSLR_HD_VPS_VPDMA_H_
#define _CSLR_HD_VPS_VPDMA_H_



/* Minimum unit = 1 byte */

/**************************************************************************\
* Register Overlay Structure
\**************************************************************************/
typedef struct  {
    volatile Uint32 PID;
    volatile Uint32 LIST_ADDR;
    volatile Uint32 LIST_ATTR;
    volatile Uint32 LIST_STAT_SYNC;
    volatile Uint32 VPI_CTL_ADDRESS;
    volatile Uint32 VPI_CTL_DATA;
    volatile Uint32 BG_RGB;
    volatile Uint32 BG_YUV;
    volatile Uint32 DESCRIPTOR_TOP;
    volatile Uint32 DESCRIPTOR_BOTTOM;
    volatile Uint32 CURRENT_DESCRIPTOR;
    volatile Uint32 DESCRIPTOR_STATUS_CONTROL;
    volatile Uint8 RSVD0[16];
    volatile Uint32 INT0_CHANNEL0_INT_STAT;
    volatile Uint32 INT0_CHANNEL0_INT_MASK;
    volatile Uint32 INT0_CHANNEL1_INT_STAT;
    volatile Uint32 INT0_CHANNEL1_INT_MASK;
    volatile Uint32 INT0_CHANNEL2_INT_STAT;
    volatile Uint32 INT0_CHANNEL2_INT_MASK;
    volatile Uint32 INT0_CHANNEL3_INT_STAT;
    volatile Uint32 INT0_CHANNEL3_INT_MASK;
    volatile Uint32 INT0_CHANNEL4_INT_STAT;
    volatile Uint32 INT0_CHANNEL4_INT_MASK;
    volatile Uint32 INT0_CHANNEL5_INT_STAT;
    volatile Uint32 INT0_CHANNEL5_INT_MASK;
    volatile Uint32 INT0_CHANNEL6_INT_STAT;
    volatile Uint32 INT0_CHANNEL6_INT_MASK;
    volatile Uint32 INT0_CLIENT0_INT_STAT;
    volatile Uint32 INT0_CLIENT0_INT_MASK;
    volatile Uint32 INT0_CLIENT1_INT_STAT;
    volatile Uint32 INT0_CLIENT1_INT_MASK;
    volatile Uint32 INT0_LIST0_INT_STAT;
    volatile Uint32 INT0_LIST0_INT_MASK;
    volatile Uint32 INT1_CHANNEL0_INT_STAT;
    volatile Uint32 INT1_CHANNEL0_INT_MASK;
    volatile Uint32 INT1_CHANNEL1_INT_STAT;
    volatile Uint32 INT1_CHANNEL1_INT_MASK;
    volatile Uint32 INT1_CHANNEL2_INT_STAT;
    volatile Uint32 INT1_CHANNEL2_INT_MASK;
    volatile Uint32 INT1_CHANNEL3_INT_STAT;
    volatile Uint32 INT1_CHANNEL3_INT_MASK;
    volatile Uint32 INT1_CHANNEL4_INT_STAT;
    volatile Uint32 INT1_CHANNEL4_INT_MASK;
    volatile Uint32 INT1_CHANNEL5_INT_STAT;
    volatile Uint32 INT1_CHANNEL5_INT_MASK;
    volatile Uint32 INT1_CHANNEL6_INT_STAT;
    volatile Uint32 INT1_CHANNEL6_INT_MASK;
    volatile Uint32 INT1_CLIENT0_INT_STAT;
    volatile Uint32 INT1_CLIENT0_INT_MASK;
    volatile Uint32 INT1_CLIENT1_INT_STAT;
    volatile Uint32 INT1_CLIENT1_INT_MASK;
    volatile Uint32 INT1_LIST0_INT_STAT;
    volatile Uint32 INT1_LIST0_INT_MASK;
    volatile Uint32 INT2_CHANNEL0_INT_STAT;
    volatile Uint32 INT2_CHANNEL0_INT_MASK;
    volatile Uint32 INT2_CHANNEL1_INT_STAT;
    volatile Uint32 INT2_CHANNEL1_INT_MASK;
    volatile Uint32 INT2_CHANNEL2_INT_STAT;
    volatile Uint32 INT2_CHANNEL2_INT_MASK;
    volatile Uint32 INT2_CHANNEL3_INT_STAT;
    volatile Uint32 INT2_CHANNEL3_INT_MASK;
    volatile Uint32 INT2_CHANNEL4_INT_STAT;
    volatile Uint32 INT2_CHANNEL4_INT_MASK;
    volatile Uint32 INT2_CHANNEL5_INT_STAT;
    volatile Uint32 INT2_CHANNEL5_INT_MASK;
    volatile Uint32 INT2_CHANNEL6_INT_STAT;
    volatile Uint32 INT2_CHANNEL6_INT_MASK;
    volatile Uint32 INT2_CLIENT0_INT_STAT;
    volatile Uint32 INT2_CLIENT0_INT_MASK;
    volatile Uint32 INT2_CLIENT1_INT_STAT;
    volatile Uint32 INT2_CLIENT1_INT_MASK;
    volatile Uint32 INT2_LIST0_INT_STAT;
    volatile Uint32 INT2_LIST0_INT_MASK;
    volatile Uint32 INT3_CHANNEL0_INT_STAT;
    volatile Uint32 INT3_CHANNEL0_INT_MASK;
    volatile Uint32 INT3_CHANNEL1_INT_STAT;
    volatile Uint32 INT3_CHANNEL1_INT_MASK;
    volatile Uint32 INT3_CHANNEL2_INT_STAT;
    volatile Uint32 INT3_CHANNEL2_INT_MASK;
    volatile Uint32 INT3_CHANNEL3_INT_STAT;
    volatile Uint32 INT3_CHANNEL3_INT_MASK;
    volatile Uint32 INT3_CHANNEL4_INT_STAT;
    volatile Uint32 INT3_CHANNEL4_INT_MASK;
    volatile Uint32 INT3_CHANNEL5_INT_STAT;
    volatile Uint32 INT3_CHANNEL5_INT_MASK;
    volatile Uint32 INT3_CHANNEL6_INT_STAT;
    volatile Uint32 INT3_CHANNEL6_INT_MASK;
    volatile Uint32 INT3_CLIENT0_INT_STAT;
    volatile Uint32 INT3_CLIENT0_INT_MASK;
    volatile Uint32 INT3_CLIENT1_INT_STAT;
    volatile Uint32 INT3_CLIENT1_INT_MASK;
    volatile Uint32 INT3_LIST0_INT_STAT;
    volatile Uint32 INT3_LIST0_INT_MASK;
    volatile Uint8 RSVD1[128];
    volatile Uint32 PERF_MON0;
    volatile Uint32 PERF_MON1;
    volatile Uint32 PERF_MON2;
    volatile Uint32 PERF_MON3;
    volatile Uint32 PERF_MON4;
    volatile Uint32 PERF_MON5;
    volatile Uint32 PERF_MON6;
    volatile Uint32 PERF_MON7;
    volatile Uint32 PERF_MON8;
    volatile Uint32 PERF_MON9;
    volatile Uint32 PERF_MON10;
    volatile Uint32 PERF_MON11;
    volatile Uint32 PERF_MON12;
    volatile Uint32 PERF_MON13;
    volatile Uint32 PERF_MON14;
    volatile Uint32 PERF_MON15;
    volatile Uint32 PERF_MON16;
    volatile Uint32 PERF_MON17;
    volatile Uint32 PERF_MON18;
    volatile Uint32 PERF_MON19;
    volatile Uint32 PERF_MON20;
    volatile Uint32 PERF_MON21;
    volatile Uint32 PERF_MON22;
    volatile Uint32 PERF_MON23;
    volatile Uint32 PERF_MON24;
    volatile Uint32 PERF_MON25;
    volatile Uint32 PERF_MON26;
    volatile Uint32 PERF_MON27;
    volatile Uint32 PERF_MON28;
    volatile Uint32 PERF_MON29;
    volatile Uint32 PERF_MON30;
    volatile Uint32 PERF_MON31;
    volatile Uint32 PERF_MON32;
    volatile Uint32 PERF_MON33;
    volatile Uint32 PERF_MON34;
    volatile Uint32 PERF_MON35;
    volatile Uint32 PERF_MON36;
    volatile Uint32 PERF_MON37;
    volatile Uint32 PERF_MON38;
    volatile Uint32 PERF_MON39;
    volatile Uint32 PERF_MON40;
    volatile Uint32 PERF_MON41;
    volatile Uint32 PERF_MON42;
    volatile Uint32 PERF_MON43;
    volatile Uint32 PERF_MON44;
    volatile Uint32 PERF_MON45;
    volatile Uint32 PERF_MON46;
    volatile Uint32 PERF_MON47;
    volatile Uint32 PERF_MON48;
    volatile Uint32 PERF_MON49;
    volatile Uint32 PERF_MON50;
    volatile Uint32 PERF_MON51;
    volatile Uint32 PERF_MON52;
    volatile Uint32 PERF_MON53;
    volatile Uint32 PERF_MON54;
    volatile Uint32 PERF_MON55;
    volatile Uint32 PERF_MON56;
    volatile Uint32 PERF_MON57;
    volatile Uint32 PERF_MON58;
    volatile Uint32 PERF_MON59;
    volatile Uint32 PERF_MON60;
    volatile Uint32 PERF_MON61;
    volatile Uint8 RSVD2[8];
    volatile Uint32 PRI_CHROMA_CSTAT;
    volatile Uint32 PRI_LUMA_CSTAT;
    volatile Uint32 PRI_FLD1_LUMA_CSTAT;
    volatile Uint32 PRI_FLD1_CHROMA_CSTAT;
    volatile Uint32 PRI_FLD2_LUMA_CSTAT;
    volatile Uint32 PRI_FLD2_CHROMA_CSTAT;
#ifdef TI_816X_BUILD
    volatile Uint32 PRI_FLD3_LUMA_CSTAT;
    volatile Uint32 PRI_FLD3_CHROMA_CSTAT;
    volatile Uint32 PRI_FLD_WR_TOP_LUMA_CSTAT;
    volatile Uint32 PRI_FLD_WR_TOP_CHROMA_CSTAT;
    volatile Uint32 PRI_FLD_WR_BOT_LUMA_CSTAT;
    volatile Uint32 PRI_FLD_WR_BOT_CHROMA_CSTAT;
    volatile Uint32 PRI_MV0_CSTAT;
    volatile Uint32 PRI_MV1_CSTAT;
    volatile Uint32 PRI_MVSTM_CSTAT;
    volatile Uint32 PRI_MV_OUT_CSTAT;
    volatile Uint32 PRI_MVSTM_OUT_CSTAT;
    volatile Uint32 WB0_CSTAT;
    volatile Uint32 BP0_CSTAT;
    volatile Uint32 AUX_CHROMA_CSTAT;
    volatile Uint32 AUX_LUMA_CSTAT;
    volatile Uint32 AUX_FLD1_LUMA_CSTAT;
    volatile Uint32 AUX_FLD1_CHROMA_CSTAT;
    volatile Uint32 AUX_FLD2_LUMA_CSTAT;
    volatile Uint32 AUX_FLD2_CHROMA_CSTAT;
    volatile Uint32 AUX_FLD_WR_LUMA_CSTAT;
    volatile Uint32 AUX_FLD_WR_CHROMA_CSTAT;
    volatile Uint32 AUX_MV_CSTAT;
    volatile Uint32 AUX_MV_OUT_CSTAT;
    volatile Uint32 WB1_CSTAT;
#else
    volatile Uint8 RSVD3[24];
    volatile Uint32 PRI_MV0_CSTAT;
    volatile Uint8 RSVD4[8];
    volatile Uint32 PRI_MV_OUT_CSTAT;
    volatile Uint8 RSVD5[4];
    volatile Uint32 WB0_CSTAT;
    volatile Uint32 BP0_CSTAT;
    volatile Uint32 AUX_CHROMA_CSTAT;
    volatile Uint32 AUX_LUMA_CSTAT;
    volatile Uint8 RSVD6[32];
    volatile Uint32 WB1_CSTAT;
#endif
    volatile Uint32 BP1_CSTAT;
    volatile Uint32 GRPX0_CSTAT;
    volatile Uint32 GRPX1_CSTAT;
    volatile Uint32 GRPX2_CSTAT;
    volatile Uint32 VIP0_LO_Y_CSTAT;
    volatile Uint32 VIP0_LO_UV_CSTAT;
    volatile Uint32 VIP0_UP_Y_CSTAT;
    volatile Uint32 VIP0_UP_UV_CSTAT;
    volatile Uint32 VIP1_LO_Y_CSTAT;
    volatile Uint32 VIP1_LO_UV_CSTAT;
    volatile Uint32 VIP1_UP_Y_CSTAT;
    volatile Uint32 VIP1_UP_UV_CSTAT;
    volatile Uint32 STENCIL0_CSTAT;
    volatile Uint32 STENCIL1_CSTAT;
    volatile Uint32 STENCIL2_CSTAT;
    volatile Uint32 NF_RD_CSTAT;
    volatile Uint32 NF_PREV_LUMA_CSTAT;
    volatile Uint32 NF_PREV_CHROMA_CSTAT;
    volatile Uint32 NF_WR_LUMA_CSTAT;
    volatile Uint32 NF_WR_CHROMA_CSTAT;
#if defined(TI_816X_BUILD) || defined(TI_8107_BUILD)
    volatile Uint32 VBI_HD_CSTAT;
#else
    volatile Uint8 RSVD7[4];
#endif
    volatile Uint32 VBI_SD_CSTAT;
    volatile Uint32 VPI_CTL_CSTAT;
    volatile Uint32 WB2_CSTAT;
    volatile Uint32 SEC0_CHROMA_CSTAT;
    volatile Uint32 SEC0_LUMA_CSTAT;
    volatile Uint32 SEC1_CHROMA_CSTAT;
    volatile Uint32 SEC1_LUMA_CSTAT;
    volatile Uint32 VIP0_ANC_A_CSTAT;
    volatile Uint32 VIP0_ANC_B_CSTAT;
    volatile Uint32 VIP1_ANC_A_CSTAT;
    volatile Uint32 VIP1_ANC_B_CSTAT;
} CSL_Hd_vps_vpdmaRegs;

/**************************************************************************\
* Overlay structure typedef definition
\**************************************************************************/
typedef volatile CSL_Hd_vps_vpdmaRegs         *CSL_VpsVpdmaRegsOvly;

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* pid */

#define CSL_HD_VPS_VPDMA_PID_FUNC_MASK (0x3FFF0000u)
#define CSL_HD_VPS_VPDMA_PID_FUNC_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PID_MAJOR_MASK (0x00000700u)
#define CSL_HD_VPS_VPDMA_PID_MAJOR_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_PID_MINOR_MASK (0x0000003Fu)
#define CSL_HD_VPS_VPDMA_PID_MINOR_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PID_RTL_MASK (0x0000F800u)
#define CSL_HD_VPS_VPDMA_PID_RTL_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_PID_SCHEME_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PID_SCHEME_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PID_VPDMA_ACCESS_TYPE_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_PID_VPDMA_ACCESS_TYPE_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_PID_VPDMA_LOAD_COMPLETE_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_PID_VPDMA_LOAD_COMPLETE_SHIFT (0x00000007u)


/* list_addr */

#define CSL_HD_VPS_VPDMA_LIST_ADDR_LIST_ADDR_MASK (0xFFFFFFFFu)
#define CSL_HD_VPS_VPDMA_LIST_ADDR_LIST_ADDR_SHIFT (0x00000000u)


/* list_attr */

#define CSL_HD_VPS_VPDMA_LIST_ATTR_RDY_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_LIST_ATTR_RDY_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_LIST_ATTR_LIST_NUM_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_LIST_ATTR_LIST_NUM_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_LIST_ATTR_LIST_SIZE_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_LIST_ATTR_LIST_SIZE_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_LIST_ATTR_LIST_TYPE_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_LIST_ATTR_LIST_TYPE_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_LIST_ATTR_STOP_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_LIST_ATTR_STOP_SHIFT (0x00000014u)


/* list_stat_sync */

#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_LIST0_BUSY_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_LIST0_BUSY_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_LIST1_BUSY_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_LIST1_BUSY_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_LIST2_BUSY_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_LIST2_BUSY_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_LIST3_BUSY_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_LIST3_BUSY_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_LIST4_BUSY_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_LIST4_BUSY_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_LIST5_BUSY_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_LIST5_BUSY_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_LIST6_BUSY_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_LIST6_BUSY_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_LIST7_BUSY_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_LIST7_BUSY_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_SYNC_LISTS0_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_SYNC_LISTS0_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_SYNC_LISTS1_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_SYNC_LISTS1_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_SYNC_LISTS2_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_SYNC_LISTS2_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_SYNC_LISTS3_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_SYNC_LISTS3_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_SYNC_LISTS4_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_SYNC_LISTS4_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_SYNC_LISTS5_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_SYNC_LISTS5_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_SYNC_LISTS6_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_SYNC_LISTS6_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_SYNC_LISTS7_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_LIST_STAT_SYNC_SYNC_LISTS7_SHIFT (0x00000007u)


/* vpi_ctl_address */

#define CSL_HD_VPS_VPDMA_VPI_CTL_ADDRESS_CLIENT_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_VPI_CTL_ADDRESS_CLIENT_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_VPI_CTL_ADDRESS_CLIENT_ADDR_MASK (0x00FFFFFFu)
#define CSL_HD_VPS_VPDMA_VPI_CTL_ADDRESS_CLIENT_ADDR_SHIFT (0x00000000u)


/* vpi_ctl_data */

#define CSL_HD_VPS_VPDMA_VPI_CTL_DATA_DATA_MASK (0xFFFFFFFFu)
#define CSL_HD_VPS_VPDMA_VPI_CTL_DATA_DATA_SHIFT (0x00000000u)


/* bg_rgb */

#define CSL_HD_VPS_VPDMA_BG_RGB_BLEND_MASK (0x000000FFu)
#define CSL_HD_VPS_VPDMA_BG_RGB_BLEND_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_BG_RGB_BLUE_MASK (0x0000FF00u)
#define CSL_HD_VPS_VPDMA_BG_RGB_BLUE_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_BG_RGB_GREEN_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_BG_RGB_GREEN_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_BG_RGB_RED_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_BG_RGB_RED_SHIFT (0x00000018u)


/* bg_yuv */

#define CSL_HD_VPS_VPDMA_BG_YUV_CB_MASK (0x000000FFu)
#define CSL_HD_VPS_VPDMA_BG_YUV_CB_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_BG_YUV_CR_MASK (0x0000FF00u)
#define CSL_HD_VPS_VPDMA_BG_YUV_CR_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_BG_YUV_Y_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_BG_YUV_Y_SHIFT (0x00000010u)


/* descriptor_top */

#define CSL_HD_VPS_VPDMA_DESCRIPTOR_TOP_ADDR_MASK (0xFFFFFFE0u)
#define CSL_HD_VPS_VPDMA_DESCRIPTOR_TOP_ADDR_SHIFT (0x00000005u)


/* descriptor_bottom */

#define CSL_HD_VPS_VPDMA_DESCRIPTOR_BOTTOM_ADDR_MASK (0xFFFFFFE0u)
#define CSL_HD_VPS_VPDMA_DESCRIPTOR_BOTTOM_ADDR_SHIFT (0x00000005u)


/* current_descriptor */

#define CSL_HD_VPS_VPDMA_CURRENT_DESCRIPTOR_ADDR_MASK (0xFFFFFFE0u)
#define CSL_HD_VPS_VPDMA_CURRENT_DESCRIPTOR_ADDR_SHIFT (0x00000005u)


/* descriptor_status_control */

#define CSL_HD_VPS_VPDMA_DESCRIPTOR_STATUS_CONTROL_CLR_DESCR_COUNT_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_DESCRIPTOR_STATUS_CONTROL_CLR_DESCR_COUNT_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_DESCRIPTOR_STATUS_CONTROL_LAST_DESCRIPTORS_WRITTEN_MASK     (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_DESCRIPTOR_STATUS_CONTROL_LAST_DESCRIPTORS_WRITTEN_SHIFT    (0x00000010u)

#define CSL_HD_VPS_VPDMA_DESCRIPTOR_STATUS_CONTROL_DESCRIPTORS_WRITTEN_MASK     (0x000000FFu)
#define CSL_HD_VPS_VPDMA_DESCRIPTOR_STATUS_CONTROL_DESCRIPTORS_WRITTEN_SHIFT    (0x00000000u)


/* int0_channel0_int_stat */

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_GRPX0_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_GRPX0_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_GRPX1_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_GRPX1_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_GRPX2_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_GRPX2_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_MVSTM_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_MVSTM_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_MV1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_MV1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_MV0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_MV0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_MV_OUT_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_MV_OUT_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_MV_OUT_STM_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_MV_OUT_STM_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_WB0_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_WB0_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD1_CHROMA_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD1_CHROMA_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD1_LUMA_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD1_LUMA_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD2_CHROMA_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD2_CHROMA_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD2_LUMA_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD2_LUMA_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD3_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD3_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD3_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD3_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_CHROMA_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_CHROMA_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_LUMA_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_LUMA_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_CHROMA_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_CHROMA_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_LUMA_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_PRI_LUMA_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD1_CHROMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD1_CHROMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD1_LUMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD1_LUMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD2_CHROMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD2_CHROMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD2_LUMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD2_LUMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD_WR_CHROMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD_WR_CHROMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD_WR_LUMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD_WR_LUMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_AUX_MV_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_AUX_MV_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_AUX_MV_OUT_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_AUX_MV_OUT_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_WB1_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_WB1_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_AUX_CHROMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_AUX_CHROMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_AUX_LUMA_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_STAT_INT_STAT_AUX_LUMA_SHIFT (0x00000012u)


/* int0_channel0_int_mask */

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_GRPX0_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_GRPX0_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_GRPX1_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_GRPX1_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_GRPX2_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_GRPX2_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_MVSTM_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_MVSTM_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_MV1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_MV1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_MV0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_MV0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_MV_OUT_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_MV_OUT_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_MV_OUT_STM_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_MV_OUT_STM_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_WB0_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_WB0_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD1_CHROMA_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD1_CHROMA_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD1_LUMA_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD1_LUMA_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD2_CHROMA_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD2_CHROMA_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD2_LUMA_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD2_LUMA_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD3_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD3_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD3_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD3_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_CHROMA_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_CHROMA_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_LUMA_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_LUMA_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_CHROMA_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_CHROMA_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_LUMA_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_PRI_LUMA_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD1_CHROMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD1_CHROMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD1_LUMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD1_LUMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD2_CHROMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD2_CHROMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD2_LUMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD2_LUMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD_WR_CHROMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD_WR_CHROMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD_WR_LUMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD_WR_LUMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_AUX_MV_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_AUX_MV_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_AUX_MV_OUT_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_AUX_MV_OUT_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_WB1_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_WB1_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_AUX_CHROMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_AUX_CHROMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_AUX_LUMA_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL0_INT_MASK_INT_MASK_AUX_LUMA_SHIFT (0x00000012u)


/* int0_channel1_int_stat */

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_GRPX0_CLUT_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_GRPX0_CLUT_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_GRPX0_STENCIL_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_GRPX0_STENCIL_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_GRPX1_CLUT_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_GRPX1_CLUT_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_GRPX1_STENCIL_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_GRPX1_STENCIL_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_GRPX2_CLUT_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_GRPX2_CLUT_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_GRPX2_STENCIL_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_GRPX2_STENCIL_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC0_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC0_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC1_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC1_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC10_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC10_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC11_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC11_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC12_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC12_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC13_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC13_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC14_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC14_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC15_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC15_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC2_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC2_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC3_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC3_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC4_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC4_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC5_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC5_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC6_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC6_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC7_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC7_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC8_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC8_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC9_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC9_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC0_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC0_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC1_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC1_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC2_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC2_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC3_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC3_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC4_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC4_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC5_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC5_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC6_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC6_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC7_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC7_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC8_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC8_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC9_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC9_SHIFT (0x0000001Fu)


/* int0_channel1_int_mask */

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_GRPX0_CLUT_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_GRPX0_CLUT_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_GRPX0_STENCIL_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_GRPX0_STENCIL_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_GRPX1_CLUT_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_GRPX1_CLUT_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_GRPX1_STENCIL_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_GRPX1_STENCIL_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_GRPX2_CLUT_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_GRPX2_CLUT_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_GRPX2_STENCIL_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_GRPX2_STENCIL_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC0_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC0_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC1_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC1_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC10_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC10_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC11_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC11_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC12_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC12_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC13_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC13_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC14_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC14_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC15_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC15_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC2_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC2_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC3_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC3_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC4_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC4_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC5_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC5_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC6_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC6_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC7_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC7_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC8_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC8_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC9_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC9_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC0_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC0_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC1_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC1_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC2_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC2_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC3_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC3_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC4_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC4_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC5_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC5_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC6_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC6_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC7_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC7_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC8_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC8_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC9_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC9_SHIFT (0x0000001Fu)


/* int0_channel2_int_stat */

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC0_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC0_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC1_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC1_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC10_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC10_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC11_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC11_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC12_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC12_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC13_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC13_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC14_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC14_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC15_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC15_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC2_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC2_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC3_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC3_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC4_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC4_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC5_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC5_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC6_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC6_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC7_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC7_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC8_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC8_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC9_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC9_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC0_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC0_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC1_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC1_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC2_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC2_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC3_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC3_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC4_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC4_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC5_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC5_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC6_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC6_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC7_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC7_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC8_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC8_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC9_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC9_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC10_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC10_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC11_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC11_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC12_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC12_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC13_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC13_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC14_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC14_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC15_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC15_SHIFT (0x00000005u)


/* int0_channel2_int_mask */

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC0_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC0_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC1_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC1_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC10_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC10_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC11_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC11_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC12_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC12_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC13_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC13_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC14_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC14_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC15_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC15_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC2_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC2_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC3_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC3_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC4_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC4_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC5_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC5_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC6_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC6_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC7_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC7_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC8_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC8_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC9_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC9_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC0_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC0_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC1_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC1_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC2_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC2_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC3_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC3_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC4_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC4_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC5_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC5_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC6_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC6_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC7_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC7_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC8_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC8_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC9_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC9_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC10_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC10_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC11_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC11_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC12_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC12_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC13_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC13_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC14_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC14_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC15_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC15_SHIFT (0x00000005u)


/* int0_channel3_int_stat */

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC10_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC10_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC11_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC11_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC12_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC12_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC13_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC13_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC14_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC14_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC15_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC15_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_RGB_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_RGB_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_RGB_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_RGB_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC10_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC10_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC11_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC11_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC12_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC12_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC13_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC13_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC14_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC14_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC15_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC15_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC2_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC2_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC3_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC3_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC4_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC4_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC5_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC5_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC6_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC6_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC7_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC7_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC8_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC8_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC9_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC9_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC0_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC0_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC1_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC2_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC2_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC3_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC3_SHIFT (0x0000001Fu)


/* int0_channel3_int_mask */

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC10_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC10_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC11_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC11_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC12_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC12_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC13_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC13_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC14_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC14_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC15_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC15_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_RGB_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_RGB_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_RGB_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_RGB_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC10_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC10_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC11_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC11_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC12_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC12_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC13_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC13_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC14_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC14_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC15_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC15_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC2_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC2_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC3_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC3_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC4_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC4_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC5_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC5_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC6_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC6_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC7_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC7_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC8_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC8_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC9_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC9_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC0_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC0_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC1_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC2_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC2_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC3_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC3_SHIFT (0x0000001Fu)


/* int0_channel4_int_stat */

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC10_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC10_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC11_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC11_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC12_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC12_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC13_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC13_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC14_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC14_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC15_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC15_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC2_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC2_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC3_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC3_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC4_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC4_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC5_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC5_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC6_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC6_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC7_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC7_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC8_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC8_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC9_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC9_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC0_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC0_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC1_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC2_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC2_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC3_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC3_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC10_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC10_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC11_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC11_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC12_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC12_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC13_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC13_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC14_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC14_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC15_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC15_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC4_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC4_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC5_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC5_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC6_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC6_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC7_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC7_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC8_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC8_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC9_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC9_SHIFT (0x00000005u)


/* int0_channel4_int_mask */

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC10_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC10_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC11_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC11_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC12_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC12_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC13_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC13_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC14_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC14_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC15_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC15_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC2_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC2_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC3_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC3_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC4_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC4_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC5_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC5_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC6_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC6_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC7_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC7_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC8_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC8_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC9_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC9_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC0_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC0_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC1_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC2_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC2_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC3_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC3_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC10_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC10_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC11_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC11_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC12_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC12_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC13_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC13_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC14_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC14_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC15_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC15_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC4_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC4_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC5_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC5_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC6_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC6_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC7_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC7_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC8_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC8_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC9_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC9_SHIFT (0x00000005u)


/* int0_channel5_int_stat */

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_AUX_IN_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_AUX_IN_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_NF_PREV_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_NF_PREV_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_NF_PREV_LUMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_NF_PREV_LUMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_NF_RD_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_NF_RD_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_NF_WR_CHROMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_NF_WR_CHROMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_NF_WR_LUMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_NF_WR_LUMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_BP0_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_BP0_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_BP1_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_BP1_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_SEC0_CHROMA_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_SEC0_CHROMA_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_SEC0_LUMA_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_SEC0_LUMA_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_SEC1_CHROMA_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_SEC1_CHROMA_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_SEC1_LUMA_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_SEC1_LUMA_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VBI_HD_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VBI_HD_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VBI_SD_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VBI_SD_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC10_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC10_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC11_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC11_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC12_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC12_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC13_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC13_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC14_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC14_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC15_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC15_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC4_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC4_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC5_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC5_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC6_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC6_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC7_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC7_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC8_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC8_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC9_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC9_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_CHROMA_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_CHROMA_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_LUMA_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_LUMA_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_RGB_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_RGB_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_CHROMA_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_CHROMA_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_LUMA_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_LUMA_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_RGB_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_RGB_SHIFT (0x00000011u)


/* int0_channel5_int_mask */

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_AUX_IN_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_AUX_IN_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_NF_PREV_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_NF_PREV_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_NF_PREV_LUMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_NF_PREV_LUMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_NF_RD_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_NF_RD_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_NF_WR_CHROMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_NF_WR_CHROMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_NF_WR_LUMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_NF_WR_LUMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_BP0_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_BP0_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_BP1_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_BP1_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_SEC0_CHROMA_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_SEC0_CHROMA_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_SEC0_LUMA_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_SEC0_LUMA_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_SEC1_CHROMA_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_SEC1_CHROMA_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_SEC1_LUMA_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_SEC1_LUMA_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VBI_HD_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VBI_HD_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VBI_SD_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VBI_SD_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC10_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC10_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC11_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC11_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC12_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC12_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC13_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC13_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC14_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC14_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC15_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC15_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC4_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC4_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC5_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC5_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC6_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC6_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC7_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC7_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC8_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC8_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC9_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC9_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_CHROMA_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_CHROMA_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_LUMA_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_LUMA_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_RGB_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_RGB_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_CHROMA_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_CHROMA_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_LUMA_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_LUMA_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_RGB_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_RGB_SHIFT (0x00000011u)


/* int0_channel6_int_stat */

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL6_INT_STAT_INT_STAT_OTHER_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL6_INT_STAT_INT_STAT_OTHER_SHIFT (0x00000000u)


/* int0_channel6_int_mask */

#define CSL_HD_VPS_VPDMA_INT0_CHANNEL6_INT_MASK_INT_MASK_OTHER_MASK (0x00000000u)
#define CSL_HD_VPS_VPDMA_INT0_CHANNEL6_INT_MASK_INT_MASK_OTHER_SHIFT (0x00000000u)


/* int0_client0_int_stat */

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_CHROMA_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_CHROMA_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_AUX_CHROMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_AUX_CHROMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_BP1_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_BP1_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_MV0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_MV0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_MV1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_MV1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_MV_OUT_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_MV_OUT_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_MVSTM_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_MVSTM_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_MVSTM_OUT_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_MVSTM_OUT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_CHROMA_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_CHROMA_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_FLD1_CHROMA_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_FLD1_CHROMA_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_FLD2_CHROMA_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_FLD2_CHROMA_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_FLD3_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_FLD3_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_LUMA_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_LUMA_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_FLD1_LUMA_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_FLD1_LUMA_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_FLD2_LUMA_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_FLD2_LUMA_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_FLD3_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_FLD3_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_AUX_FLD1_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_AUX_FLD1_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_AUX_FLD1_LUMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_AUX_FLD1_LUMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_AUX_FLD2_CHROMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_AUX_FLD2_CHROMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_AUX_FLD2_LUMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_AUX_FLD2_LUMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_AUX_MV_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_AUX_MV_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_AUX_MV_OUT_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_AUX_MV_OUT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_LUMA_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_PRI_LUMA_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_AUX_LUMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_AUX_LUMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_AUX_FLD_WR_CHROMA_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_AUX_FLD_WR_CHROMA_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_AUX_FLD_WR_LUMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_AUX_FLD_WR_LUMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_GRPX0_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_GRPX0_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_BP0_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_BP0_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_WB0_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_WB0_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_WB1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_STAT_INT_STAT_WB1_SHIFT (0x0000001Du)


/* int0_client0_int_mask */

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_CHROMA_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_CHROMA_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_AUX_CHROMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_AUX_CHROMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_BP1_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_BP1_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_MV0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_MV0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_MV1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_MV1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_MV_OUT_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_MV_OUT_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_MVSTM_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_MVSTM_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_MVSTM_OUT_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_MVSTM_OUT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_CHROMA_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_CHROMA_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_FLD1_CHROMA_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_FLD1_CHROMA_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_FLD2_CHROMA_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_FLD2_CHROMA_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_FLD3_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_FLD3_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_LUMA_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_LUMA_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_FLD1_LUMA_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_FLD1_LUMA_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_FLD2_LUMA_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_FLD2_LUMA_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_FLD3_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_FLD3_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_AUX_FLD1_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_AUX_FLD1_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_AUX_FLD1_LUMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_AUX_FLD1_LUMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_AUX_FLD2_CHROMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_AUX_FLD2_CHROMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_AUX_FLD2_LUMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_AUX_FLD2_LUMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_AUX_MV_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_AUX_MV_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_AUX_MV_OUT_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_AUX_MV_OUT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_LUMA_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_PRI_LUMA_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_AUX_LUMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_AUX_LUMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_AUX_FLD_WR_CHROMA_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_AUX_FLD_WR_CHROMA_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_AUX_FLD_WR_LUMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_AUX_FLD_WR_LUMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_GRPX0_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_GRPX0_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_BP0_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_BP0_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_WB0_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_WB0_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_WB1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT0_INT_MASK_INT_MASK_WB1_SHIFT (0x0000001Du)


/* int0_client1_int_stat */

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_GRPX0_ST_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_GRPX0_ST_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_GRPX1_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_GRPX1_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_GRPX1_ST_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_GRPX1_ST_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_GRPX2_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_GRPX2_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_GRPX2_ST_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_GRPX2_ST_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_WB2_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_WB2_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_NF_PREV_CHROMA_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_NF_PREV_CHROMA_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_NF_WR_CHROMA_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_NF_WR_CHROMA_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_NF_PREV_LUMA_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_NF_PREV_LUMA_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_NF_WR_LUMA_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_NF_WR_LUMA_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_NF_RD_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_NF_RD_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_SEC0_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_SEC0_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_SEC0_LUMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_SEC0_LUMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_SEC1_CHROMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_SEC1_CHROMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_SEC1_LUMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_SEC1_LUMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VBI_HD_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VBI_HD_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VBI_SD_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VBI_SD_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP0_ANC_A_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP0_ANC_A_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP0_ANC_B_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP0_ANC_B_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP0_LO_UV_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP0_LO_UV_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP0_LO_Y_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP0_LO_Y_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP0_UP_UV_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP0_UP_UV_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP0_UP_Y_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP0_UP_Y_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP1_ANC_A_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP1_ANC_A_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP1_ANC_B_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP1_ANC_B_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP1_LO_UV_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP1_LO_UV_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP1_LO_Y_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP1_LO_Y_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP1_UP_UV_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP1_UP_UV_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP1_UP_Y_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VIP1_UP_Y_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VPI_CTL_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_STAT_INT_STAT_VPI_CTL_SHIFT (0x00000014u)


/* int0_client1_int_mask */

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_GRPX0_ST_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_GRPX0_ST_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_GRPX1_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_GRPX1_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_GRPX1_ST_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_GRPX1_ST_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_GRPX2_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_GRPX2_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_GRPX2_ST_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_GRPX2_ST_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_WB2_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_WB2_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_NF_PREV_CHROMA_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_NF_PREV_CHROMA_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_NF_WR_CHROMA_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_NF_WR_CHROMA_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_NF_PREV_LUMA_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_NF_PREV_LUMA_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_NF_WR_LUMA_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_NF_WR_LUMA_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_NF_RD_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_NF_RD_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_SEC0_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_SEC0_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_SEC0_LUMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_SEC0_LUMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_SEC1_CHROMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_SEC1_CHROMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_SEC1_LUMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_SEC1_LUMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VBI_HD_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VBI_HD_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VBI_SD_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VBI_SD_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP0_ANC_A_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP0_ANC_A_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP0_ANC_B_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP0_ANC_B_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP0_LO_UV_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP0_LO_UV_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP0_LO_Y_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP0_LO_Y_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP0_UP_UV_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP0_UP_UV_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP0_UP_Y_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP0_UP_Y_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP1_ANC_A_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP1_ANC_A_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP1_ANC_B_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP1_ANC_B_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP1_LO_UV_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP1_LO_UV_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP1_LO_Y_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP1_LO_Y_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP1_UP_UV_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP1_UP_UV_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP1_UP_Y_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VIP1_UP_Y_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VPI_CTL_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT0_CLIENT1_INT_MASK_INT_MASK_VPI_CTL_SHIFT (0x00000014u)


/* int0_list0_int_stat */

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT0_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT0_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT1_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT1_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT10_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT10_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT11_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT11_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT12_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT12_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT13_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT13_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT14_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT14_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT15_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT15_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT2_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT2_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT3_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT3_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT4_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT4_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT5_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT5_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT6_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT6_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT7_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT7_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT8_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT8_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT9_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT9_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST0_COMPLETE_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST0_COMPLETE_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST0_NOTIFY_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST0_NOTIFY_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST1_COMPLETE_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST1_COMPLETE_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST1_NOTIFY_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST1_NOTIFY_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST2_COMPLETE_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST2_COMPLETE_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST2_NOTIFY_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST2_NOTIFY_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST3_COMPLETE_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST3_COMPLETE_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST3_NOTIFY_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST3_NOTIFY_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST4_COMPLETE_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST4_COMPLETE_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST4_NOTIFY_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST4_NOTIFY_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST5_COMPLETE_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST5_COMPLETE_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST5_NOTIFY_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST5_NOTIFY_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST6_COMPLETE_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST6_COMPLETE_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST6_NOTIFY_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST6_NOTIFY_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST7_COMPLETE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST7_COMPLETE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST7_NOTIFY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_STAT_INT_STAT_LIST7_NOTIFY_SHIFT (0x0000000Fu)


/* int0_list0_int_mask */

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT0_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT0_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT1_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT1_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT10_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT10_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT11_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT11_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT12_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT12_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT13_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT13_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT14_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT14_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT15_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT15_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT2_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT2_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT3_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT3_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT4_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT4_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT5_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT5_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT6_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT6_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT7_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT7_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT8_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT8_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT9_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT9_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST0_COMPLETE_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST0_COMPLETE_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST0_NOTIFY_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST0_NOTIFY_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST1_COMPLETE_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST1_COMPLETE_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST1_NOTIFY_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST1_NOTIFY_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST2_COMPLETE_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST2_COMPLETE_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST2_NOTIFY_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST2_NOTIFY_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST3_COMPLETE_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST3_COMPLETE_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST3_NOTIFY_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST3_NOTIFY_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST4_COMPLETE_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST4_COMPLETE_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST4_NOTIFY_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST4_NOTIFY_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST5_COMPLETE_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST5_COMPLETE_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST5_NOTIFY_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST5_NOTIFY_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST6_COMPLETE_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST6_COMPLETE_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST6_NOTIFY_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST6_NOTIFY_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST7_COMPLETE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST7_COMPLETE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST7_NOTIFY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT0_LIST0_INT_MASK_INT_MASK_LIST7_NOTIFY_SHIFT (0x0000000Fu)


/* int1_channel0_int_stat */

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_GRPX0_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_GRPX0_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_GRPX1_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_GRPX1_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_GRPX2_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_GRPX2_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_MVSTM_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_MVSTM_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_MV1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_MV1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_MV0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_MV0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_MV_OUT_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_MV_OUT_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_MV_OUT_STM_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_MV_OUT_STM_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_WB0_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_WB0_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD1_CHROMA_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD1_CHROMA_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD1_LUMA_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD1_LUMA_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD2_CHROMA_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD2_CHROMA_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD2_LUMA_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD2_LUMA_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD3_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD3_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD3_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD3_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_CHROMA_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_CHROMA_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_LUMA_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_LUMA_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_CHROMA_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_CHROMA_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_LUMA_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_PRI_LUMA_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD1_CHROMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD1_CHROMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD1_LUMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD1_LUMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD2_CHROMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD2_CHROMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD2_LUMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD2_LUMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD_WR_CHROMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD_WR_CHROMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD_WR_LUMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD_WR_LUMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_AUX_MV_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_AUX_MV_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_AUX_MV_OUT_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_AUX_MV_OUT_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_WB1_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_WB1_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_AUX_CHROMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_AUX_CHROMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_AUX_LUMA_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_STAT_INT_STAT_AUX_LUMA_SHIFT (0x00000012u)


/* int1_channel0_int_mask */

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_GRPX0_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_GRPX0_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_GRPX1_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_GRPX1_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_GRPX2_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_GRPX2_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_MVSTM_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_MVSTM_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_MV1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_MV1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_MV0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_MV0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_MV_OUT_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_MV_OUT_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_MV_OUT_STM_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_MV_OUT_STM_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_WB0_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_WB0_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD1_CHROMA_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD1_CHROMA_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD1_LUMA_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD1_LUMA_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD2_CHROMA_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD2_CHROMA_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD2_LUMA_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD2_LUMA_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD3_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD3_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD3_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD3_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_CHROMA_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_CHROMA_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_LUMA_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_LUMA_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_CHROMA_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_CHROMA_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_LUMA_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_PRI_LUMA_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD1_CHROMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD1_CHROMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD1_LUMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD1_LUMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD2_CHROMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD2_CHROMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD2_LUMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD2_LUMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD_WR_CHROMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD_WR_CHROMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD_WR_LUMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD_WR_LUMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_AUX_MV_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_AUX_MV_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_AUX_MV_OUT_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_AUX_MV_OUT_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_WB1_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_WB1_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_AUX_CHROMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_AUX_CHROMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_AUX_LUMA_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL0_INT_MASK_INT_MASK_AUX_LUMA_SHIFT (0x00000012u)


/* int1_channel1_int_stat */

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_GRPX0_CLUT_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_GRPX0_CLUT_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_GRPX0_STENCIL_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_GRPX0_STENCIL_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_GRPX1_CLUT_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_GRPX1_CLUT_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_GRPX1_STENCIL_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_GRPX1_STENCIL_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_GRPX2_CLUT_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_GRPX2_CLUT_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_GRPX2_STENCIL_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_GRPX2_STENCIL_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC0_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC0_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC1_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC1_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC10_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC10_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC11_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC11_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC12_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC12_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC13_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC13_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC14_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC14_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC15_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC15_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC2_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC2_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC3_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC3_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC4_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC4_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC5_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC5_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC6_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC6_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC7_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC7_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC8_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC8_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC9_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC9_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC0_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC0_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC1_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC1_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC2_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC2_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC3_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC3_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC4_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC4_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC5_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC5_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC6_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC6_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC7_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC7_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC8_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC8_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC9_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC9_SHIFT (0x0000001Fu)


/* int1_channel1_int_mask */

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_GRPX0_CLUT_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_GRPX0_CLUT_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_GRPX0_STENCIL_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_GRPX0_STENCIL_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_GRPX1_CLUT_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_GRPX1_CLUT_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_GRPX1_STENCIL_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_GRPX1_STENCIL_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_GRPX2_CLUT_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_GRPX2_CLUT_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_GRPX2_STENCIL_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_GRPX2_STENCIL_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC0_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC0_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC1_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC1_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC10_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC10_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC11_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC11_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC12_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC12_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC13_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC13_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC14_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC14_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC15_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC15_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC2_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC2_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC3_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC3_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC4_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC4_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC5_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC5_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC6_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC6_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC7_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC7_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC8_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC8_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC9_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC9_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC0_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC0_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC1_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC1_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC2_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC2_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC3_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC3_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC4_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC4_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC5_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC5_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC6_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC6_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC7_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC7_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC8_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC8_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC9_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC9_SHIFT (0x0000001Fu)


/* int1_channel2_int_stat */

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC0_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC0_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC1_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC1_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC10_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC10_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC11_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC11_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC12_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC12_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC13_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC13_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC14_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC14_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC15_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC15_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC2_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC2_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC3_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC3_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC4_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC4_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC5_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC5_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC6_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC6_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC7_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC7_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC8_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC8_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC9_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC9_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC0_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC0_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC1_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC1_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC2_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC2_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC3_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC3_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC4_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC4_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC5_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC5_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC6_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC6_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC7_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC7_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC8_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC8_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC9_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC9_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC10_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC10_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC11_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC11_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC12_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC12_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC13_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC13_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC14_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC14_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC15_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC15_SHIFT (0x00000005u)


/* int1_channel2_int_mask */

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC0_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC0_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC1_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC1_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC10_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC10_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC11_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC11_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC12_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC12_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC13_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC13_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC14_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC14_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC15_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC15_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC2_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC2_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC3_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC3_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC4_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC4_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC5_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC5_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC6_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC6_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC7_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC7_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC8_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC8_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC9_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC9_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC0_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC0_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC1_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC1_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC2_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC2_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC3_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC3_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC4_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC4_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC5_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC5_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC6_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC6_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC7_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC7_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC8_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC8_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC9_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC9_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC10_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC10_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC11_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC11_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC12_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC12_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC13_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC13_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC14_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC14_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC15_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC15_SHIFT (0x00000005u)


/* int1_channel3_int_stat */

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC10_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC10_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC11_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC11_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC12_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC12_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC13_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC13_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC14_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC14_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC15_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC15_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_RGB_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_RGB_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_RGB_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_RGB_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC10_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC10_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC11_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC11_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC12_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC12_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC13_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC13_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC14_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC14_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC15_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC15_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC2_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC2_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC3_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC3_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC4_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC4_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC5_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC5_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC6_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC6_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC7_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC7_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC8_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC8_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC9_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC9_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC0_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC0_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC1_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC2_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC2_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC3_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC3_SHIFT (0x0000001Fu)


/* int1_channel3_int_mask */

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC10_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC10_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC11_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC11_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC12_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC12_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC13_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC13_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC14_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC14_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC15_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC15_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_RGB_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_RGB_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_RGB_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_RGB_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC10_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC10_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC11_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC11_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC12_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC12_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC13_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC13_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC14_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC14_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC15_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC15_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC2_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC2_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC3_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC3_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC4_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC4_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC5_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC5_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC6_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC6_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC7_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC7_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC8_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC8_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC9_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC9_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC0_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC0_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC1_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC2_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC2_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC3_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC3_SHIFT (0x0000001Fu)


/* int1_channel4_int_stat */

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC10_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC10_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC11_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC11_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC12_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC12_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC13_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC13_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC14_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC14_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC15_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC15_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC2_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC2_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC3_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC3_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC4_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC4_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC5_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC5_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC6_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC6_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC7_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC7_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC8_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC8_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC9_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC9_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC0_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC0_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC1_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC2_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC2_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC3_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC3_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC10_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC10_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC11_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC11_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC12_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC12_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC13_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC13_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC14_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC14_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC15_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC15_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC4_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC4_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC5_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC5_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC6_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC6_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC7_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC7_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC8_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC8_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC9_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC9_SHIFT (0x00000005u)


/* int1_channel4_int_mask */

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC10_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC10_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC11_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC11_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC12_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC12_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC13_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC13_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC14_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC14_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC15_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC15_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC2_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC2_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC3_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC3_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC4_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC4_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC5_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC5_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC6_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC6_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC7_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC7_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC8_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC8_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC9_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC9_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC0_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC0_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC1_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC2_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC2_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC3_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC3_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC10_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC10_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC11_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC11_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC12_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC12_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC13_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC13_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC14_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC14_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC15_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC15_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC4_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC4_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC5_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC5_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC6_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC6_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC7_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC7_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC8_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC8_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC9_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC9_SHIFT (0x00000005u)


/* int1_channel5_int_stat */

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_AUX_IN_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_AUX_IN_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_NF_PREV_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_NF_PREV_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_NF_PREV_LUMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_NF_PREV_LUMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_NF_RD_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_NF_RD_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_NF_WR_CHROMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_NF_WR_CHROMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_NF_WR_LUMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_NF_WR_LUMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_BP0_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_BP0_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_BP1_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_BP1_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_SEC0_CHROMA_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_SEC0_CHROMA_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_SEC0_LUMA_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_SEC0_LUMA_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_SEC1_CHROMA_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_SEC1_CHROMA_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_SEC1_LUMA_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_SEC1_LUMA_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VBI_HD_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VBI_HD_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VBI_SD_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VBI_SD_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC10_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC10_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC11_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC11_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC12_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC12_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC13_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC13_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC14_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC14_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC15_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC15_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC4_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC4_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC5_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC5_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC6_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC6_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC7_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC7_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC8_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC8_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC9_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC9_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_CHROMA_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_CHROMA_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_LUMA_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_LUMA_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_RGB_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_RGB_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_CHROMA_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_CHROMA_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_LUMA_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_LUMA_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_RGB_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_RGB_SHIFT (0x00000011u)


/* int1_channel5_int_mask */

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_AUX_IN_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_AUX_IN_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_NF_PREV_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_NF_PREV_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_NF_PREV_LUMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_NF_PREV_LUMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_NF_RD_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_NF_RD_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_NF_WR_CHROMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_NF_WR_CHROMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_NF_WR_LUMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_NF_WR_LUMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_BP0_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_BP0_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_BP1_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_BP1_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_SEC0_CHROMA_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_SEC0_CHROMA_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_SEC0_LUMA_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_SEC0_LUMA_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_SEC1_CHROMA_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_SEC1_CHROMA_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_SEC1_LUMA_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_SEC1_LUMA_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VBI_HD_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VBI_HD_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VBI_SD_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VBI_SD_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC10_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC10_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC11_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC11_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC12_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC12_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC13_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC13_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC14_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC14_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC15_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC15_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC4_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC4_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC5_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC5_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC6_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC6_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC7_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC7_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC8_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC8_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC9_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC9_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_CHROMA_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_CHROMA_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_LUMA_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_LUMA_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_RGB_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_RGB_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_CHROMA_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_CHROMA_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_LUMA_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_LUMA_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_RGB_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_RGB_SHIFT (0x00000011u)


/* int1_channel6_int_stat */

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL6_INT_STAT_INT_STAT_OTHER_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL6_INT_STAT_INT_STAT_OTHER_SHIFT (0x00000000u)


/* int1_channel6_int_mask */

#define CSL_HD_VPS_VPDMA_INT1_CHANNEL6_INT_MASK_INT_MASK_OTHER_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT1_CHANNEL6_INT_MASK_INT_MASK_OTHER_SHIFT (0x00000000u)


/* int1_client0_int_stat */

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_CHROMA_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_CHROMA_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_AUX_CHROMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_AUX_CHROMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_BP1_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_BP1_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_MV0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_MV0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_MV1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_MV1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_MV_OUT_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_MV_OUT_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_MVSTM_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_MVSTM_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_MVSTM_OUT_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_MVSTM_OUT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_CHROMA_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_CHROMA_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_FLD1_CHROMA_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_FLD1_CHROMA_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_FLD2_CHROMA_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_FLD2_CHROMA_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_FLD3_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_FLD3_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_LUMA_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_LUMA_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_FLD1_LUMA_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_FLD1_LUMA_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_FLD2_LUMA_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_FLD2_LUMA_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_FLD3_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_FLD3_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_AUX_FLD1_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_AUX_FLD1_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_AUX_FLD1_LUMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_AUX_FLD1_LUMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_AUX_FLD2_CHROMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_AUX_FLD2_CHROMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_AUX_FLD2_LUMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_AUX_FLD2_LUMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_AUX_MV_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_AUX_MV_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_AUX_MV_OUT_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_AUX_MV_OUT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_LUMA_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_PRI_LUMA_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_AUX_LUMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_AUX_LUMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_AUX_FLD_WR_CHROMA_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_AUX_FLD_WR_CHROMA_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_AUX_FLD_WR_LUMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_AUX_FLD_WR_LUMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_GRPX0_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_GRPX0_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_BP0_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_BP0_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_WB0_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_WB0_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_WB1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_STAT_INT_STAT_WB1_SHIFT (0x0000001Du)


/* int1_client0_int_mask */

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_CHROMA_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_CHROMA_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_AUX_CHROMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_AUX_CHROMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_BP1_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_BP1_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_MV0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_MV0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_MV1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_MV1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_MV_OUT_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_MV_OUT_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_MVSTM_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_MVSTM_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_MVSTM_OUT_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_MVSTM_OUT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_CHROMA_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_CHROMA_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_FLD1_CHROMA_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_FLD1_CHROMA_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_FLD2_CHROMA_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_FLD2_CHROMA_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_FLD3_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_FLD3_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_LUMA_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_LUMA_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_FLD1_LUMA_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_FLD1_LUMA_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_FLD2_LUMA_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_FLD2_LUMA_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_FLD3_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_FLD3_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_AUX_FLD1_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_AUX_FLD1_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_AUX_FLD1_LUMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_AUX_FLD1_LUMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_AUX_FLD2_CHROMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_AUX_FLD2_CHROMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_AUX_FLD2_LUMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_AUX_FLD2_LUMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_AUX_MV_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_AUX_MV_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_AUX_MV_OUT_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_AUX_MV_OUT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_LUMA_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_PRI_LUMA_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_AUX_LUMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_AUX_LUMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_AUX_FLD_WR_CHROMA_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_AUX_FLD_WR_CHROMA_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_AUX_FLD_WR_LUMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_AUX_FLD_WR_LUMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_GRPX0_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_GRPX0_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_BP0_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_BP0_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_WB0_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_WB0_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_WB1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT0_INT_MASK_INT_MASK_WB1_SHIFT (0x0000001Du)


/* int1_client1_int_stat */

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_GRPX0_ST_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_GRPX0_ST_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_GRPX1_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_GRPX1_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_GRPX1_ST_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_GRPX1_ST_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_GRPX2_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_GRPX2_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_GRPX2_ST_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_GRPX2_ST_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_WB2_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_WB2_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_NF_PREV_CHROMA_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_NF_PREV_CHROMA_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_NF_WR_CHROMA_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_NF_WR_CHROMA_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_NF_PREV_LUMA_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_NF_PREV_LUMA_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_NF_WR_LUMA_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_NF_WR_LUMA_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_NF_RD_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_NF_RD_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_SEC0_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_SEC0_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_SEC0_LUMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_SEC0_LUMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_SEC1_CHROMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_SEC1_CHROMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_SEC1_LUMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_SEC1_LUMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VBI_HD_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VBI_HD_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VBI_SD_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VBI_SD_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP0_ANC_A_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP0_ANC_A_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP0_ANC_B_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP0_ANC_B_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP0_LO_UV_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP0_LO_UV_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP0_LO_Y_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP0_LO_Y_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP0_UP_UV_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP0_UP_UV_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP0_UP_Y_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP0_UP_Y_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP1_ANC_A_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP1_ANC_A_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP1_ANC_B_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP1_ANC_B_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP1_LO_UV_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP1_LO_UV_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP1_LO_Y_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP1_LO_Y_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP1_UP_UV_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP1_UP_UV_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP1_UP_Y_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VIP1_UP_Y_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VPI_CTL_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_STAT_INT_STAT_VPI_CTL_SHIFT (0x00000014u)


/* int1_client1_int_mask */

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_GRPX0_ST_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_GRPX0_ST_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_GRPX1_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_GRPX1_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_GRPX1_ST_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_GRPX1_ST_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_GRPX2_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_GRPX2_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_GRPX2_ST_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_GRPX2_ST_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_WB2_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_WB2_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_NF_PREV_CHROMA_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_NF_PREV_CHROMA_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_NF_WR_CHROMA_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_NF_WR_CHROMA_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_NF_PREV_LUMA_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_NF_PREV_LUMA_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_NF_WR_LUMA_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_NF_WR_LUMA_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_NF_RD_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_NF_RD_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_SEC0_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_SEC0_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_SEC0_LUMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_SEC0_LUMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_SEC1_CHROMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_SEC1_CHROMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_SEC1_LUMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_SEC1_LUMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VBI_HD_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VBI_HD_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VBI_SD_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VBI_SD_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP0_ANC_A_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP0_ANC_A_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP0_ANC_B_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP0_ANC_B_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP0_LO_UV_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP0_LO_UV_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP0_LO_Y_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP0_LO_Y_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP0_UP_UV_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP0_UP_UV_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP0_UP_Y_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP0_UP_Y_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP1_ANC_A_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP1_ANC_A_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP1_ANC_B_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP1_ANC_B_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP1_LO_UV_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP1_LO_UV_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP1_LO_Y_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP1_LO_Y_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP1_UP_UV_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP1_UP_UV_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP1_UP_Y_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VIP1_UP_Y_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VPI_CTL_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT1_CLIENT1_INT_MASK_INT_MASK_VPI_CTL_SHIFT (0x00000014u)


/* int1_list0_int_stat */

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT0_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT0_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT1_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT1_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT10_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT10_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT11_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT11_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT12_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT12_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT13_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT13_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT14_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT14_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT15_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT15_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT2_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT2_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT3_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT3_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT4_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT4_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT5_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT5_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT6_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT6_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT7_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT7_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT8_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT8_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT9_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT9_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST0_COMPLETE_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST0_COMPLETE_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST0_NOTIFY_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST0_NOTIFY_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST1_COMPLETE_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST1_COMPLETE_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST1_NOTIFY_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST1_NOTIFY_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST2_COMPLETE_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST2_COMPLETE_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST2_NOTIFY_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST2_NOTIFY_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST3_COMPLETE_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST3_COMPLETE_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST3_NOTIFY_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST3_NOTIFY_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST4_COMPLETE_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST4_COMPLETE_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST4_NOTIFY_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST4_NOTIFY_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST5_COMPLETE_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST5_COMPLETE_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST5_NOTIFY_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST5_NOTIFY_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST6_COMPLETE_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST6_COMPLETE_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST6_NOTIFY_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST6_NOTIFY_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST7_COMPLETE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST7_COMPLETE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST7_NOTIFY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_STAT_INT_STAT_LIST7_NOTIFY_SHIFT (0x0000000Fu)


/* int1_list0_int_mask */

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT0_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT0_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT1_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT1_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT10_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT10_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT11_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT11_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT12_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT12_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT13_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT13_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT14_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT14_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT15_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT15_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT2_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT2_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT3_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT3_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT4_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT4_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT5_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT5_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT6_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT6_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT7_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT7_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT8_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT8_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT9_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT9_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST0_COMPLETE_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST0_COMPLETE_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST0_NOTIFY_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST0_NOTIFY_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST1_COMPLETE_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST1_COMPLETE_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST1_NOTIFY_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST1_NOTIFY_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST2_COMPLETE_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST2_COMPLETE_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST2_NOTIFY_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST2_NOTIFY_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST3_COMPLETE_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST3_COMPLETE_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST3_NOTIFY_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST3_NOTIFY_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST4_COMPLETE_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST4_COMPLETE_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST4_NOTIFY_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST4_NOTIFY_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST5_COMPLETE_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST5_COMPLETE_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST5_NOTIFY_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST5_NOTIFY_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST6_COMPLETE_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST6_COMPLETE_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST6_NOTIFY_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST6_NOTIFY_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST7_COMPLETE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST7_COMPLETE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST7_NOTIFY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT1_LIST0_INT_MASK_INT_MASK_LIST7_NOTIFY_SHIFT (0x0000000Fu)


/* int2_channel0_int_stat */

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_GRPX0_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_GRPX0_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_GRPX1_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_GRPX1_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_GRPX2_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_GRPX2_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_MVSTM_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_MVSTM_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_MV1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_MV1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_MV0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_MV0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_MV_OUT_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_MV_OUT_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_MV_OUT_STM_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_MV_OUT_STM_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_WB0_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_WB0_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD1_CHROMA_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD1_CHROMA_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD1_LUMA_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD1_LUMA_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD2_CHROMA_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD2_CHROMA_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD2_LUMA_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD2_LUMA_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD3_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD3_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD3_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD3_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_CHROMA_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_CHROMA_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_LUMA_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_LUMA_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_CHROMA_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_CHROMA_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_LUMA_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_PRI_LUMA_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD1_CHROMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD1_CHROMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD1_LUMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD1_LUMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD2_CHROMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD2_CHROMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD2_LUMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD2_LUMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD_WR_CHROMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD_WR_CHROMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD_WR_LUMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD_WR_LUMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_AUX_MV_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_AUX_MV_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_AUX_MV_OUT_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_AUX_MV_OUT_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_WB1_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_WB1_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_AUX_CHROMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_AUX_CHROMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_AUX_LUMA_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_STAT_INT_STAT_AUX_LUMA_SHIFT (0x00000012u)


/* int2_channel0_int_mask */

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_GRPX0_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_GRPX0_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_GRPX1_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_GRPX1_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_GRPX2_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_GRPX2_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_MVSTM_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_MVSTM_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_MV1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_MV1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_MV0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_MV0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_MV_OUT_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_MV_OUT_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_MV_OUT_STM_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_MV_OUT_STM_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_WB0_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_WB0_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD1_CHROMA_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD1_CHROMA_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD1_LUMA_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD1_LUMA_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD2_CHROMA_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD2_CHROMA_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD2_LUMA_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD2_LUMA_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD3_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD3_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD3_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD3_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_CHROMA_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_CHROMA_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_LUMA_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_LUMA_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_CHROMA_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_CHROMA_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_LUMA_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_PRI_LUMA_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD1_CHROMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD1_CHROMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD1_LUMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD1_LUMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD2_CHROMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD2_CHROMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD2_LUMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD2_LUMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD_WR_CHROMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD_WR_CHROMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD_WR_LUMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD_WR_LUMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_AUX_MV_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_AUX_MV_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_AUX_MV_OUT_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_AUX_MV_OUT_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_WB1_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_WB1_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_AUX_CHROMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_AUX_CHROMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_AUX_LUMA_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL0_INT_MASK_INT_MASK_AUX_LUMA_SHIFT (0x00000012u)


/* int2_channel1_int_stat */

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_GRPX0_CLUT_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_GRPX0_CLUT_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_GRPX0_STENCIL_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_GRPX0_STENCIL_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_GRPX1_CLUT_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_GRPX1_CLUT_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_GRPX1_STENCIL_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_GRPX1_STENCIL_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_GRPX2_CLUT_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_GRPX2_CLUT_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_GRPX2_STENCIL_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_GRPX2_STENCIL_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC0_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC0_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC1_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC1_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC10_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC10_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC11_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC11_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC12_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC12_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC13_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC13_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC14_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC14_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC15_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC15_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC2_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC2_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC3_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC3_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC4_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC4_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC5_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC5_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC6_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC6_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC7_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC7_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC8_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC8_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC9_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC9_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC0_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC0_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC1_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC1_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC2_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC2_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC3_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC3_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC4_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC4_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC5_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC5_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC6_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC6_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC7_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC7_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC8_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC8_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC9_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC9_SHIFT (0x0000001Fu)


/* int2_channel1_int_mask */

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_GRPX0_CLUT_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_GRPX0_CLUT_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_GRPX0_STENCIL_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_GRPX0_STENCIL_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_GRPX1_CLUT_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_GRPX1_CLUT_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_GRPX1_STENCIL_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_GRPX1_STENCIL_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_GRPX2_CLUT_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_GRPX2_CLUT_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_GRPX2_STENCIL_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_GRPX2_STENCIL_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC0_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC0_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC1_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC1_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC10_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC10_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC11_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC11_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC12_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC12_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC13_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC13_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC14_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC14_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC15_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC15_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC2_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC2_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC3_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC3_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC4_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC4_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC5_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC5_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC6_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC6_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC7_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC7_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC8_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC8_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC9_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC9_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC0_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC0_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC1_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC1_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC2_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC2_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC3_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC3_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC4_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC4_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC5_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC5_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC6_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC6_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC7_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC7_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC8_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC8_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC9_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC9_SHIFT (0x0000001Fu)


/* int2_channel2_int_stat */

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC0_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC0_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC1_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC1_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC10_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC10_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC11_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC11_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC12_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC12_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC13_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC13_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC14_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC14_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC15_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC15_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC2_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC2_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC3_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC3_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC4_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC4_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC5_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC5_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC6_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC6_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC7_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC7_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC8_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC8_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC9_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC9_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC0_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC0_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC1_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC1_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC2_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC2_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC3_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC3_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC4_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC4_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC5_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC5_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC6_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC6_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC7_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC7_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC8_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC8_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC9_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC9_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC10_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC10_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC11_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC11_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC12_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC12_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC13_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC13_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC14_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC14_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC15_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC15_SHIFT (0x00000005u)


/* int2_channel2_int_mask */

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC0_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC0_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC1_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC1_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC10_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC10_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC11_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC11_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC12_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC12_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC13_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC13_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC14_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC14_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC15_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC15_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC2_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC2_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC3_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC3_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC4_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC4_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC5_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC5_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC6_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC6_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC7_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC7_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC8_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC8_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC9_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC9_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC0_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC0_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC1_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC1_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC2_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC2_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC3_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC3_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC4_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC4_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC5_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC5_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC6_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC6_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC7_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC7_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC8_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC8_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC9_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC9_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC10_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC10_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC11_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC11_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC12_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC12_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC13_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC13_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC14_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC14_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC15_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC15_SHIFT (0x00000005u)


/* int2_channel3_int_stat */

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC10_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC10_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC11_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC11_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC12_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC12_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC13_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC13_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC14_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC14_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC15_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC15_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_RGB_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_RGB_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_RGB_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_RGB_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC10_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC10_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC11_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC11_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC12_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC12_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC13_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC13_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC14_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC14_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC15_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC15_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC2_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC2_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC3_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC3_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC4_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC4_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC5_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC5_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC6_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC6_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC7_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC7_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC8_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC8_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC9_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC9_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC0_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC0_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC1_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC2_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC2_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC3_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC3_SHIFT (0x0000001Fu)


/* int2_channel3_int_mask */

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC10_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC10_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC11_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC11_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC12_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC12_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC13_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC13_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC14_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC14_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC15_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC15_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_RGB_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_RGB_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_RGB_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_RGB_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC10_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC10_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC11_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC11_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC12_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC12_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC13_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC13_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC14_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC14_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC15_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC15_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC2_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC2_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC3_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC3_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC4_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC4_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC5_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC5_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC6_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC6_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC7_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC7_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC8_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC8_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC9_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC9_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC0_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC0_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC1_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC2_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC2_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC3_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC3_SHIFT (0x0000001Fu)


/* int2_channel4_int_stat */

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC10_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC10_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC11_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC11_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC12_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC12_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC13_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC13_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC14_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC14_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC15_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC15_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC2_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC2_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC3_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC3_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC4_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC4_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC5_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC5_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC6_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC6_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC7_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC7_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC8_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC8_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC9_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC9_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC0_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC0_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC1_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC2_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC2_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC3_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC3_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC10_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC10_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC11_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC11_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC12_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC12_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC13_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC13_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC14_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC14_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC15_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC15_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC4_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC4_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC5_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC5_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC6_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC6_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC7_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC7_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC8_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC8_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC9_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC9_SHIFT (0x00000005u)


/* int2_channel4_int_mask */

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC10_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC10_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC11_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC11_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC12_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC12_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC13_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC13_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC14_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC14_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC15_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC15_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC2_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC2_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC3_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC3_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC4_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC4_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC5_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC5_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC6_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC6_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC7_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC7_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC8_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC8_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC9_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC9_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC0_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC0_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC1_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC2_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC2_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC3_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC3_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC10_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC10_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC11_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC11_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC12_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC12_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC13_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC13_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC14_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC14_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC15_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC15_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC4_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC4_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC5_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC5_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC6_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC6_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC7_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC7_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC8_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC8_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC9_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC9_SHIFT (0x00000005u)


/* int2_channel5_int_stat */

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_AUX_IN_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_AUX_IN_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_NF_PREV_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_NF_PREV_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_NF_PREV_LUMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_NF_PREV_LUMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_NF_RD_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_NF_RD_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_NF_WR_CHROMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_NF_WR_CHROMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_NF_WR_LUMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_NF_WR_LUMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_BP0_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_BP0_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_BP1_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_BP1_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_SEC0_CHROMA_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_SEC0_CHROMA_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_SEC0_LUMA_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_SEC0_LUMA_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_SEC1_CHROMA_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_SEC1_CHROMA_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_SEC1_LUMA_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_SEC1_LUMA_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VBI_HD_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VBI_HD_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VBI_SD_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VBI_SD_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC10_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC10_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC11_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC11_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC12_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC12_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC13_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC13_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC14_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC14_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC15_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC15_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC4_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC4_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC5_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC5_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC6_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC6_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC7_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC7_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC8_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC8_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC9_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC9_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_CHROMA_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_CHROMA_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_LUMA_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_LUMA_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_RGB_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_RGB_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_CHROMA_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_CHROMA_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_LUMA_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_LUMA_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_RGB_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_RGB_SHIFT (0x00000011u)


/* int2_channel5_int_mask */

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_AUX_IN_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_AUX_IN_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_NF_PREV_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_NF_PREV_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_NF_PREV_LUMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_NF_PREV_LUMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_NF_RD_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_NF_RD_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_NF_WR_CHROMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_NF_WR_CHROMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_NF_WR_LUMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_NF_WR_LUMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_BP0_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_BP0_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_BP1_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_BP1_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_SEC0_CHROMA_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_SEC0_CHROMA_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_SEC0_LUMA_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_SEC0_LUMA_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_SEC1_CHROMA_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_SEC1_CHROMA_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_SEC1_LUMA_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_SEC1_LUMA_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VBI_HD_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VBI_HD_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VBI_SD_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VBI_SD_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC10_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC10_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC11_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC11_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC12_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC12_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC13_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC13_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC14_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC14_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC15_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC15_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC4_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC4_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC5_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC5_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC6_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC6_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC7_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC7_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC8_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC8_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC9_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC9_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_CHROMA_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_CHROMA_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_LUMA_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_LUMA_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_RGB_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_RGB_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_CHROMA_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_CHROMA_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_LUMA_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_LUMA_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_RGB_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_RGB_SHIFT (0x00000011u)


/* int2_channel6_int_stat */

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL6_INT_STAT_INT_STAT_OTHER_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL6_INT_STAT_INT_STAT_OTHER_SHIFT (0x00000000u)


/* int2_channel6_int_mask */

#define CSL_HD_VPS_VPDMA_INT2_CHANNEL6_INT_MASK_INT_MASK_OTHER_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT2_CHANNEL6_INT_MASK_INT_MASK_OTHER_SHIFT (0x00000000u)


/* int2_client0_int_stat */

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_CHROMA_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_CHROMA_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_AUX_CHROMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_AUX_CHROMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_BP1_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_BP1_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_MV0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_MV0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_MV1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_MV1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_MV_OUT_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_MV_OUT_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_MVSTM_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_MVSTM_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_MVSTM_OUT_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_MVSTM_OUT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_CHROMA_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_CHROMA_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_FLD1_CHROMA_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_FLD1_CHROMA_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_FLD2_CHROMA_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_FLD2_CHROMA_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_FLD3_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_FLD3_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_LUMA_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_LUMA_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_FLD1_LUMA_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_FLD1_LUMA_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_FLD2_LUMA_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_FLD2_LUMA_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_FLD3_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_FLD3_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_AUX_FLD1_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_AUX_FLD1_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_AUX_FLD1_LUMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_AUX_FLD1_LUMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_AUX_FLD2_CHROMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_AUX_FLD2_CHROMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_AUX_FLD2_LUMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_AUX_FLD2_LUMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_AUX_MV_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_AUX_MV_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_AUX_MV_OUT_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_AUX_MV_OUT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_LUMA_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_PRI_LUMA_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_AUX_LUMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_AUX_LUMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_AUX_FLD_WR_CHROMA_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_AUX_FLD_WR_CHROMA_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_AUX_FLD_WR_LUMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_AUX_FLD_WR_LUMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_GRPX0_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_GRPX0_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_BP0_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_BP0_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_WB0_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_WB0_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_WB1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_STAT_INT_STAT_WB1_SHIFT (0x0000001Du)


/* int2_client0_int_mask */

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_CHROMA_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_CHROMA_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_AUX_CHROMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_AUX_CHROMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_BP1_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_BP1_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_MV0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_MV0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_MV1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_MV1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_MV_OUT_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_MV_OUT_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_MVSTM_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_MVSTM_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_MVSTM_OUT_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_MVSTM_OUT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_CHROMA_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_CHROMA_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_FLD1_CHROMA_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_FLD1_CHROMA_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_FLD2_CHROMA_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_FLD2_CHROMA_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_FLD3_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_FLD3_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_LUMA_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_LUMA_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_FLD1_LUMA_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_FLD1_LUMA_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_FLD2_LUMA_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_FLD2_LUMA_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_FLD3_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_FLD3_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_AUX_FLD1_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_AUX_FLD1_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_AUX_FLD1_LUMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_AUX_FLD1_LUMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_AUX_FLD2_CHROMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_AUX_FLD2_CHROMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_AUX_FLD2_LUMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_AUX_FLD2_LUMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_AUX_MV_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_AUX_MV_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_AUX_MV_OUT_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_AUX_MV_OUT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_LUMA_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_PRI_LUMA_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_AUX_LUMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_AUX_LUMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_AUX_FLD_WR_CHROMA_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_AUX_FLD_WR_CHROMA_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_AUX_FLD_WR_LUMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_AUX_FLD_WR_LUMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_GRPX0_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_GRPX0_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_BP0_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_BP0_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_WB0_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_WB0_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_WB1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT0_INT_MASK_INT_MASK_WB1_SHIFT (0x0000001Du)


/* int2_client1_int_stat */

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_GRPX0_ST_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_GRPX0_ST_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_GRPX1_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_GRPX1_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_GRPX1_ST_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_GRPX1_ST_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_GRPX2_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_GRPX2_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_GRPX2_ST_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_GRPX2_ST_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_WB2_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_WB2_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_NF_PREV_CHROMA_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_NF_PREV_CHROMA_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_NF_WR_CHROMA_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_NF_WR_CHROMA_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_NF_PREV_LUMA_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_NF_PREV_LUMA_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_NF_WR_LUMA_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_NF_WR_LUMA_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_NF_RD_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_NF_RD_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_SEC0_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_SEC0_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_SEC0_LUMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_SEC0_LUMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_SEC1_CHROMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_SEC1_CHROMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_SEC1_LUMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_SEC1_LUMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VBI_HD_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VBI_HD_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VBI_SD_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VBI_SD_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP0_ANC_A_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP0_ANC_A_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP0_ANC_B_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP0_ANC_B_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP0_LO_UV_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP0_LO_UV_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP0_LO_Y_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP0_LO_Y_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP0_UP_UV_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP0_UP_UV_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP0_UP_Y_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP0_UP_Y_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP1_ANC_A_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP1_ANC_A_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP1_ANC_B_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP1_ANC_B_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP1_LO_UV_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP1_LO_UV_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP1_LO_Y_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP1_LO_Y_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP1_UP_UV_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP1_UP_UV_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP1_UP_Y_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VIP1_UP_Y_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VPI_CTL_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_STAT_INT_STAT_VPI_CTL_SHIFT (0x00000014u)


/* int2_client1_int_mask */

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_GRPX0_ST_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_GRPX0_ST_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_GRPX1_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_GRPX1_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_GRPX1_ST_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_GRPX1_ST_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_GRPX2_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_GRPX2_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_GRPX2_ST_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_GRPX2_ST_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_WB2_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_WB2_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_NF_PREV_CHROMA_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_NF_PREV_CHROMA_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_NF_WR_CHROMA_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_NF_WR_CHROMA_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_NF_PREV_LUMA_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_NF_PREV_LUMA_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_NF_WR_LUMA_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_NF_WR_LUMA_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_NF_RD_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_NF_RD_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_SEC0_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_SEC0_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_SEC0_LUMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_SEC0_LUMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_SEC1_CHROMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_SEC1_CHROMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_SEC1_LUMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_SEC1_LUMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VBI_HD_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VBI_HD_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VBI_SD_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VBI_SD_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP0_ANC_A_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP0_ANC_A_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP0_ANC_B_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP0_ANC_B_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP0_LO_UV_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP0_LO_UV_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP0_LO_Y_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP0_LO_Y_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP0_UP_UV_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP0_UP_UV_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP0_UP_Y_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP0_UP_Y_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP1_ANC_A_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP1_ANC_A_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP1_ANC_B_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP1_ANC_B_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP1_LO_UV_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP1_LO_UV_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP1_LO_Y_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP1_LO_Y_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP1_UP_UV_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP1_UP_UV_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP1_UP_Y_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VIP1_UP_Y_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VPI_CTL_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT2_CLIENT1_INT_MASK_INT_MASK_VPI_CTL_SHIFT (0x00000014u)


/* int2_list0_int_stat */

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT0_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT0_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT1_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT1_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT10_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT10_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT11_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT11_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT12_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT12_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT13_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT13_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT14_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT14_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT15_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT15_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT2_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT2_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT3_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT3_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT4_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT4_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT5_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT5_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT6_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT6_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT7_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT7_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT8_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT8_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT9_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT9_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST0_COMPLETE_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST0_COMPLETE_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST0_NOTIFY_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST0_NOTIFY_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST1_COMPLETE_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST1_COMPLETE_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST1_NOTIFY_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST1_NOTIFY_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST2_COMPLETE_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST2_COMPLETE_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST2_NOTIFY_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST2_NOTIFY_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST3_COMPLETE_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST3_COMPLETE_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST3_NOTIFY_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST3_NOTIFY_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST4_COMPLETE_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST4_COMPLETE_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST4_NOTIFY_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST4_NOTIFY_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST5_COMPLETE_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST5_COMPLETE_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST5_NOTIFY_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST5_NOTIFY_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST6_COMPLETE_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST6_COMPLETE_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST6_NOTIFY_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST6_NOTIFY_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST7_COMPLETE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST7_COMPLETE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST7_NOTIFY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_STAT_INT_STAT_LIST7_NOTIFY_SHIFT (0x0000000Fu)


/* int2_list0_int_mask */

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT0_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT0_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT1_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT1_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT10_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT10_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT11_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT11_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT12_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT12_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT13_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT13_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT14_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT14_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT15_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT15_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT2_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT2_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT3_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT3_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT4_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT4_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT5_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT5_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT6_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT6_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT7_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT7_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT8_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT8_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT9_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT9_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST0_COMPLETE_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST0_COMPLETE_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST0_NOTIFY_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST0_NOTIFY_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST1_COMPLETE_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST1_COMPLETE_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST1_NOTIFY_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST1_NOTIFY_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST2_COMPLETE_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST2_COMPLETE_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST2_NOTIFY_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST2_NOTIFY_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST3_COMPLETE_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST3_COMPLETE_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST3_NOTIFY_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST3_NOTIFY_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST4_COMPLETE_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST4_COMPLETE_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST4_NOTIFY_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST4_NOTIFY_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST5_COMPLETE_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST5_COMPLETE_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST5_NOTIFY_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST5_NOTIFY_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST6_COMPLETE_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST6_COMPLETE_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST6_NOTIFY_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST6_NOTIFY_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST7_COMPLETE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST7_COMPLETE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST7_NOTIFY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT2_LIST0_INT_MASK_INT_MASK_LIST7_NOTIFY_SHIFT (0x0000000Fu)


/* int3_channel0_int_stat */

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_GRPX0_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_GRPX0_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_GRPX1_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_GRPX1_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_GRPX2_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_GRPX2_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_MVSTM_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_MVSTM_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_MV1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_MV1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_MV0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_MV0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_MV_OUT_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_MV_OUT_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_MV_OUT_STM_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_MV_OUT_STM_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_WB0_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_WB0_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD1_CHROMA_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD1_CHROMA_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD1_LUMA_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD1_LUMA_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD2_CHROMA_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD2_CHROMA_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD2_LUMA_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD2_LUMA_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD3_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD3_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD3_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD3_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_CHROMA_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_CHROMA_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_LUMA_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_LUMA_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_CHROMA_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_CHROMA_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_LUMA_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_PRI_LUMA_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD1_CHROMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD1_CHROMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD1_LUMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD1_LUMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD2_CHROMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD2_CHROMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD2_LUMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD2_LUMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD_WR_CHROMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD_WR_CHROMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD_WR_LUMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_AUX_FLD_WR_LUMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_AUX_MV_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_AUX_MV_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_AUX_MV_OUT_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_AUX_MV_OUT_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_WB1_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_WB1_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_AUX_CHROMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_AUX_CHROMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_AUX_LUMA_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_STAT_INT_STAT_AUX_LUMA_SHIFT (0x00000012u)


/* int3_channel0_int_mask */

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_GRPX0_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_GRPX0_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_GRPX1_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_GRPX1_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_GRPX2_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_GRPX2_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_MVSTM_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_MVSTM_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_MV1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_MV1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_MV0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_MV0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_MV_OUT_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_MV_OUT_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_MV_OUT_STM_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_MV_OUT_STM_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_WB0_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_WB0_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD1_CHROMA_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD1_CHROMA_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD1_LUMA_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD1_LUMA_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD2_CHROMA_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD2_CHROMA_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD2_LUMA_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD2_LUMA_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD3_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD3_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD3_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD3_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_CHROMA_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_CHROMA_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_LUMA_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_LUMA_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_CHROMA_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_CHROMA_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_LUMA_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_PRI_LUMA_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD1_CHROMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD1_CHROMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD1_LUMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD1_LUMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD2_CHROMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD2_CHROMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD2_LUMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD2_LUMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD_WR_CHROMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD_WR_CHROMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD_WR_LUMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_AUX_FLD_WR_LUMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_AUX_MV_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_AUX_MV_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_AUX_MV_OUT_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_AUX_MV_OUT_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_WB1_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_WB1_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_AUX_CHROMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_AUX_CHROMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_AUX_LUMA_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL0_INT_MASK_INT_MASK_AUX_LUMA_SHIFT (0x00000012u)


/* int3_channel1_int_stat */

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_GRPX0_CLUT_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_GRPX0_CLUT_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_GRPX0_STENCIL_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_GRPX0_STENCIL_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_GRPX1_CLUT_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_GRPX1_CLUT_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_GRPX1_STENCIL_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_GRPX1_STENCIL_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_GRPX2_CLUT_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_GRPX2_CLUT_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_GRPX2_STENCIL_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_GRPX2_STENCIL_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC0_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC0_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC1_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC1_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC10_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC10_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC11_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC11_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC12_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC12_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC13_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC13_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC14_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC14_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC15_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC15_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC2_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC2_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC3_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC3_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC4_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC4_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC5_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC5_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC6_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC6_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC7_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC7_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC8_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC8_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC9_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTA_SRC9_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC0_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC0_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC1_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC1_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC2_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC2_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC3_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC3_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC4_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC4_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC5_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC5_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC6_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC6_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC7_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC7_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC8_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC8_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC9_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC9_SHIFT (0x0000001Fu)


/* int3_channel1_int_mask */

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_GRPX0_CLUT_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_GRPX0_CLUT_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_GRPX0_STENCIL_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_GRPX0_STENCIL_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_GRPX1_CLUT_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_GRPX1_CLUT_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_GRPX1_STENCIL_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_GRPX1_STENCIL_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_GRPX2_CLUT_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_GRPX2_CLUT_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_GRPX2_STENCIL_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_GRPX2_STENCIL_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC0_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC0_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC1_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC1_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC10_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC10_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC11_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC11_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC12_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC12_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC13_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC13_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC14_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC14_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC15_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC15_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC2_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC2_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC3_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC3_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC4_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC4_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC5_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC5_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC6_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC6_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC7_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC7_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC8_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC8_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC9_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTA_SRC9_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC0_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC0_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC1_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC1_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC2_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC2_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC3_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC3_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC4_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC4_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC5_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC5_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC6_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC6_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC7_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC7_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC8_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC8_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC9_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL1_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC9_SHIFT (0x0000001Fu)


/* int3_channel2_int_stat */

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC0_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC0_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC1_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC1_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC10_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC10_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC11_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC11_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC12_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC12_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC13_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC13_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC14_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC14_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC15_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC15_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC2_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC2_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC3_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC3_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC4_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC4_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC5_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC5_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC6_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC6_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC7_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC7_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC8_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC8_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC9_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCA_SRC9_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC0_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC0_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC1_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC1_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC2_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC2_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC3_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC3_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC4_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC4_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC5_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC5_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC6_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC6_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC7_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC7_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC8_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC8_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC9_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC9_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC10_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC10_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC11_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC11_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC12_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC12_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC13_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC13_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC14_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC14_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC15_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_STAT_INT_STAT_VIP0_MULT_PORTB_SRC15_SHIFT (0x00000005u)


/* int3_channel2_int_mask */

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC0_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC0_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC1_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC1_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC10_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC10_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC11_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC11_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC12_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC12_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC13_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC13_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC14_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC14_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC15_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC15_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC2_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC2_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC3_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC3_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC4_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC4_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC5_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC5_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC6_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC6_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC7_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC7_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC8_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC8_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC9_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCA_SRC9_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC0_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC0_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC1_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC1_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC2_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC2_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC3_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC3_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC4_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC4_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC5_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC5_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC6_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC6_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC7_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC7_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC8_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC8_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC9_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC9_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC10_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC10_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC11_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC11_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC12_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC12_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC13_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC13_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC14_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC14_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC15_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL2_INT_MASK_INT_MASK_VIP0_MULT_PORTB_SRC15_SHIFT (0x00000005u)


/* int3_channel3_int_stat */

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC10_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC10_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC11_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC11_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC12_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC12_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC13_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC13_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC14_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC14_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC15_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_MULT_ANCB_SRC15_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_RGB_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTA_RGB_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_RGB_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP0_PORTB_RGB_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC10_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC10_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC11_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC11_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC12_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC12_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC13_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC13_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC14_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC14_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC15_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC15_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC2_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC2_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC3_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC3_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC4_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC4_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC5_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC5_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC6_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC6_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC7_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC7_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC8_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC8_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC9_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTA_SRC9_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC0_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC0_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC1_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC2_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC2_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC3_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC3_SHIFT (0x0000001Fu)


/* int3_channel3_int_mask */

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC10_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC10_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC11_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC11_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC12_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC12_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC13_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC13_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC14_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC14_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC15_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_MULT_ANCB_SRC15_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_RGB_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTA_RGB_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_RGB_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP0_PORTB_RGB_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC10_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC10_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC11_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC11_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC12_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC12_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC13_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC13_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC14_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC14_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC15_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC15_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC2_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC2_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC3_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC3_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC4_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC4_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC5_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC5_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC6_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC6_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC7_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC7_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC8_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC8_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC9_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTA_SRC9_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC0_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC0_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC1_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC2_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC2_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC3_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL3_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC3_SHIFT (0x0000001Fu)


/* int3_channel4_int_stat */

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC10_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC10_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC11_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC11_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC12_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC12_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC13_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC13_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC14_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC14_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC15_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC15_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC2_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC2_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC3_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC3_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC4_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC4_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC5_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC5_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC6_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC6_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC7_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC7_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC8_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC8_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC9_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCA_SRC9_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC0_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC0_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC1_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC2_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC2_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC3_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC3_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC10_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC10_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC11_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC11_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC12_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC12_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC13_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC13_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC14_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC14_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC15_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC15_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC4_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC4_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC5_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC5_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC6_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC6_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC7_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC7_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC8_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC8_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC9_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_STAT_INT_STAT_VIP1_MULT_PORTB_SRC9_SHIFT (0x00000005u)


/* int3_channel4_int_mask */

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC10_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC10_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC11_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC11_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC12_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC12_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC13_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC13_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC14_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC14_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC15_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC15_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC2_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC2_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC3_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC3_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC4_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC4_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC5_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC5_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC6_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC6_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC7_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC7_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC8_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC8_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC9_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCA_SRC9_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC0_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC0_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC1_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC2_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC2_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC3_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC3_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC10_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC10_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC11_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC11_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC12_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC12_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC13_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC13_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC14_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC14_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC15_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC15_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC4_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC4_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC5_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC5_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC6_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC6_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC7_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC7_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC8_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC8_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC9_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL4_INT_MASK_INT_MASK_VIP1_MULT_PORTB_SRC9_SHIFT (0x00000005u)


/* int3_channel5_int_stat */

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_AUX_IN_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_AUX_IN_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_NF_PREV_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_NF_PREV_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_NF_PREV_LUMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_NF_PREV_LUMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_NF_RD_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_NF_RD_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_NF_WR_CHROMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_NF_WR_CHROMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_NF_WR_LUMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_NF_WR_LUMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_BP0_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_BP0_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_BP1_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_BP1_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_SEC0_CHROMA_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_SEC0_CHROMA_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_SEC0_LUMA_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_SEC0_LUMA_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_SEC1_CHROMA_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_SEC1_CHROMA_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_SEC1_LUMA_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_SEC1_LUMA_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VBI_HD_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VBI_HD_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VBI_SD_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VBI_SD_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC10_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC10_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC11_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC11_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC12_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC12_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC13_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC13_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC14_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC14_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC15_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC15_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC4_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC4_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC5_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC5_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC6_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC6_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC7_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC7_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC8_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC8_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC9_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_MULT_ANCB_SRC9_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_CHROMA_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_CHROMA_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_LUMA_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_LUMA_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_RGB_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTA_RGB_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_CHROMA_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_CHROMA_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_LUMA_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_LUMA_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_RGB_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_STAT_INT_STAT_VIP1_PORTB_RGB_SHIFT (0x00000011u)


/* int3_channel5_int_mask */

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_AUX_IN_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_AUX_IN_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_NF_PREV_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_NF_PREV_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_NF_PREV_LUMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_NF_PREV_LUMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_NF_RD_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_NF_RD_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_NF_WR_CHROMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_NF_WR_CHROMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_NF_WR_LUMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_NF_WR_LUMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_BP0_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_BP0_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_BP1_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_BP1_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_SEC0_CHROMA_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_SEC0_CHROMA_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_SEC0_LUMA_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_SEC0_LUMA_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_SEC1_CHROMA_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_SEC1_CHROMA_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_SEC1_LUMA_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_SEC1_LUMA_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VBI_HD_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VBI_HD_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VBI_SD_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VBI_SD_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC10_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC10_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC11_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC11_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC12_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC12_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC13_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC13_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC14_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC14_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC15_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC15_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC4_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC4_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC5_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC5_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC6_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC6_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC7_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC7_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC8_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC8_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC9_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_MULT_ANCB_SRC9_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_CHROMA_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_CHROMA_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_LUMA_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_LUMA_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_RGB_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTA_RGB_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_CHROMA_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_CHROMA_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_LUMA_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_LUMA_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_RGB_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL5_INT_MASK_INT_MASK_VIP1_PORTB_RGB_SHIFT (0x00000011u)


/* int3_channel6_int_stat */

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL6_INT_STAT_INT_STAT_OTHER_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL6_INT_STAT_INT_STAT_OTHER_SHIFT (0x00000000u)


/* int3_channel6_int_mask */

#define CSL_HD_VPS_VPDMA_INT3_CHANNEL6_INT_MASK_INT_MASK_OTHER_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT3_CHANNEL6_INT_MASK_INT_MASK_OTHER_SHIFT (0x00000000u)


/* int3_client0_int_stat */

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_CHROMA_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_CHROMA_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_AUX_CHROMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_AUX_CHROMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_BP1_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_BP1_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_MV0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_MV0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_MV1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_MV1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_MV_OUT_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_MV_OUT_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_MVSTM_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_MVSTM_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_MVSTM_OUT_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_MVSTM_OUT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_CHROMA_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_CHROMA_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_FLD1_CHROMA_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_FLD1_CHROMA_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_FLD2_CHROMA_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_FLD2_CHROMA_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_FLD3_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_FLD3_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_LUMA_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_BOT_LUMA_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_FLD1_LUMA_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_FLD1_LUMA_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_FLD2_LUMA_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_FLD2_LUMA_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_FLD3_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_FLD3_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_FLD_WR_TOP_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_AUX_FLD1_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_AUX_FLD1_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_AUX_FLD1_LUMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_AUX_FLD1_LUMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_AUX_FLD2_CHROMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_AUX_FLD2_CHROMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_AUX_FLD2_LUMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_AUX_FLD2_LUMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_AUX_MV_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_AUX_MV_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_AUX_MV_OUT_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_AUX_MV_OUT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_LUMA_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_PRI_LUMA_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_AUX_LUMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_AUX_LUMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_AUX_FLD_WR_CHROMA_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_AUX_FLD_WR_CHROMA_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_AUX_FLD_WR_LUMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_AUX_FLD_WR_LUMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_GRPX0_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_GRPX0_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_BP0_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_BP0_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_WB0_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_WB0_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_WB1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_STAT_INT_STAT_WB1_SHIFT (0x0000001Du)


/* int3_client0_int_mask */

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_CHROMA_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_CHROMA_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_AUX_CHROMA_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_AUX_CHROMA_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_BP1_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_BP1_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_MV0_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_MV0_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_MV1_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_MV1_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_MV_OUT_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_MV_OUT_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_MVSTM_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_MVSTM_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_MVSTM_OUT_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_MVSTM_OUT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_CHROMA_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_CHROMA_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_FLD1_CHROMA_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_FLD1_CHROMA_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_FLD2_CHROMA_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_FLD2_CHROMA_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_FLD3_CHROMA_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_FLD3_CHROMA_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_CHROMA_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_CHROMA_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_LUMA_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_BOT_LUMA_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_FLD1_LUMA_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_FLD1_LUMA_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_FLD2_LUMA_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_FLD2_LUMA_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_FLD3_LUMA_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_FLD3_LUMA_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_LUMA_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_FLD_WR_TOP_LUMA_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_AUX_FLD1_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_AUX_FLD1_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_AUX_FLD1_LUMA_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_AUX_FLD1_LUMA_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_AUX_FLD2_CHROMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_AUX_FLD2_CHROMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_AUX_FLD2_LUMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_AUX_FLD2_LUMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_AUX_MV_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_AUX_MV_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_AUX_MV_OUT_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_AUX_MV_OUT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_LUMA_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_PRI_LUMA_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_AUX_LUMA_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_AUX_LUMA_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_AUX_FLD_WR_CHROMA_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_AUX_FLD_WR_CHROMA_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_AUX_FLD_WR_LUMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_AUX_FLD_WR_LUMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_GRPX0_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_GRPX0_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_BP0_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_BP0_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_WB0_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_WB0_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_WB1_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT0_INT_MASK_INT_MASK_WB1_SHIFT (0x0000001Du)


/* int3_client1_int_stat */

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_GRPX0_ST_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_GRPX0_ST_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_GRPX1_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_GRPX1_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_GRPX1_ST_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_GRPX1_ST_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_GRPX2_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_GRPX2_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_GRPX2_ST_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_GRPX2_ST_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_WB2_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_WB2_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_NF_PREV_CHROMA_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_NF_PREV_CHROMA_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_NF_WR_CHROMA_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_NF_WR_CHROMA_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_NF_PREV_LUMA_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_NF_PREV_LUMA_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_NF_WR_LUMA_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_NF_WR_LUMA_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_NF_RD_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_NF_RD_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_SEC0_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_SEC0_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_SEC0_LUMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_SEC0_LUMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_SEC1_CHROMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_SEC1_CHROMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_SEC1_LUMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_SEC1_LUMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VBI_HD_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VBI_HD_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VBI_SD_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VBI_SD_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP0_ANC_A_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP0_ANC_A_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP0_ANC_B_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP0_ANC_B_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP0_LO_UV_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP0_LO_UV_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP0_LO_Y_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP0_LO_Y_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP0_UP_UV_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP0_UP_UV_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP0_UP_Y_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP0_UP_Y_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP1_ANC_A_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP1_ANC_A_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP1_ANC_B_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP1_ANC_B_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP1_LO_UV_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP1_LO_UV_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP1_LO_Y_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP1_LO_Y_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP1_UP_UV_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP1_UP_UV_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP1_UP_Y_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VIP1_UP_Y_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VPI_CTL_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_STAT_INT_STAT_VPI_CTL_SHIFT (0x00000014u)


/* int3_client1_int_mask */

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_GRPX0_ST_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_GRPX0_ST_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_GRPX1_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_GRPX1_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_GRPX1_ST_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_GRPX1_ST_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_GRPX2_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_GRPX2_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_GRPX2_ST_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_GRPX2_ST_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_WB2_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_WB2_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_NF_PREV_CHROMA_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_NF_PREV_CHROMA_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_NF_WR_CHROMA_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_NF_WR_CHROMA_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_NF_PREV_LUMA_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_NF_PREV_LUMA_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_NF_WR_LUMA_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_NF_WR_LUMA_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_NF_RD_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_NF_RD_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_SEC0_CHROMA_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_SEC0_CHROMA_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_SEC0_LUMA_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_SEC0_LUMA_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_SEC1_CHROMA_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_SEC1_CHROMA_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_SEC1_LUMA_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_SEC1_LUMA_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VBI_HD_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VBI_HD_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VBI_SD_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VBI_SD_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP0_ANC_A_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP0_ANC_A_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP0_ANC_B_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP0_ANC_B_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP0_LO_UV_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP0_LO_UV_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP0_LO_Y_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP0_LO_Y_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP0_UP_UV_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP0_UP_UV_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP0_UP_Y_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP0_UP_Y_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP1_ANC_A_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP1_ANC_A_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP1_ANC_B_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP1_ANC_B_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP1_LO_UV_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP1_LO_UV_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP1_LO_Y_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP1_LO_Y_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP1_UP_UV_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP1_UP_UV_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP1_UP_Y_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VIP1_UP_Y_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VPI_CTL_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT3_CLIENT1_INT_MASK_INT_MASK_VPI_CTL_SHIFT (0x00000014u)


/* int3_list0_int_stat */

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT0_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT0_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT1_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT1_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT10_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT10_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT11_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT11_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT12_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT12_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT13_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT13_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT14_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT14_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT15_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT15_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT2_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT2_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT3_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT3_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT4_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT4_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT5_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT5_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT6_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT6_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT7_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT7_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT8_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT8_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT9_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_CONTROL_DESCRIPTOR_INT9_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST0_COMPLETE_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST0_COMPLETE_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST0_NOTIFY_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST0_NOTIFY_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST1_COMPLETE_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST1_COMPLETE_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST1_NOTIFY_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST1_NOTIFY_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST2_COMPLETE_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST2_COMPLETE_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST2_NOTIFY_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST2_NOTIFY_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST3_COMPLETE_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST3_COMPLETE_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST3_NOTIFY_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST3_NOTIFY_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST4_COMPLETE_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST4_COMPLETE_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST4_NOTIFY_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST4_NOTIFY_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST5_COMPLETE_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST5_COMPLETE_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST5_NOTIFY_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST5_NOTIFY_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST6_COMPLETE_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST6_COMPLETE_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST6_NOTIFY_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST6_NOTIFY_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST7_COMPLETE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST7_COMPLETE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST7_NOTIFY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_STAT_INT_STAT_LIST7_NOTIFY_SHIFT (0x0000000Fu)


/* int3_list0_int_mask */

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT0_MASK (0x00010000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT0_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT1_MASK (0x00020000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT1_SHIFT (0x00000011u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT10_MASK (0x04000000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT10_SHIFT (0x0000001Au)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT11_MASK (0x08000000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT11_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT12_MASK (0x10000000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT12_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT13_MASK (0x20000000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT13_SHIFT (0x0000001Du)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT14_MASK (0x40000000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT14_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT15_MASK (0x80000000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT15_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT2_MASK (0x00040000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT2_SHIFT (0x00000012u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT3_MASK (0x00080000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT3_SHIFT (0x00000013u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT4_MASK (0x00100000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT4_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT5_MASK (0x00200000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT5_SHIFT (0x00000015u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT6_MASK (0x00400000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT6_SHIFT (0x00000016u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT7_MASK (0x00800000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT7_SHIFT (0x00000017u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT8_MASK (0x01000000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT8_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT9_MASK (0x02000000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_CONTROL_DESCRIPTOR_INT9_SHIFT (0x00000019u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST0_COMPLETE_MASK (0x00000001u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST0_COMPLETE_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST0_NOTIFY_MASK (0x00000002u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST0_NOTIFY_SHIFT (0x00000001u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST1_COMPLETE_MASK (0x00000004u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST1_COMPLETE_SHIFT (0x00000002u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST1_NOTIFY_MASK (0x00000008u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST1_NOTIFY_SHIFT (0x00000003u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST2_COMPLETE_MASK (0x00000010u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST2_COMPLETE_SHIFT (0x00000004u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST2_NOTIFY_MASK (0x00000020u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST2_NOTIFY_SHIFT (0x00000005u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST3_COMPLETE_MASK (0x00000040u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST3_COMPLETE_SHIFT (0x00000006u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST3_NOTIFY_MASK (0x00000080u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST3_NOTIFY_SHIFT (0x00000007u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST4_COMPLETE_MASK (0x00000100u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST4_COMPLETE_SHIFT (0x00000008u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST4_NOTIFY_MASK (0x00000200u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST4_NOTIFY_SHIFT (0x00000009u)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST5_COMPLETE_MASK (0x00000400u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST5_COMPLETE_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST5_NOTIFY_MASK (0x00000800u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST5_NOTIFY_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST6_COMPLETE_MASK (0x00001000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST6_COMPLETE_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST6_NOTIFY_MASK (0x00002000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST6_NOTIFY_SHIFT (0x0000000Du)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST7_COMPLETE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST7_COMPLETE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST7_NOTIFY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_INT3_LIST0_INT_MASK_INT_MASK_LIST7_NOTIFY_SHIFT (0x0000000Fu)


/* perf_mon0 */

#define CSL_HD_VPS_VPDMA_PERF_MON0_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON0_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON0_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON0_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON0_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON0_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON0_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON0_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON0_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON0_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON0_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON0_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon1 */

#define CSL_HD_VPS_VPDMA_PERF_MON1_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON1_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON1_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON1_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON1_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON1_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON1_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON1_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON1_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON1_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON1_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON1_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon2 */

#define CSL_HD_VPS_VPDMA_PERF_MON2_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON2_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON2_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON2_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON2_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON2_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON2_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON2_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON2_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON2_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON2_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON2_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon3 */

#define CSL_HD_VPS_VPDMA_PERF_MON3_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON3_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON3_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON3_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON3_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON3_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON3_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON3_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON3_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON3_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON3_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON3_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon4 */

#define CSL_HD_VPS_VPDMA_PERF_MON4_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON4_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON4_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON4_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON4_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON4_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON4_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON4_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON4_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON4_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON4_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON4_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon5 */

#define CSL_HD_VPS_VPDMA_PERF_MON5_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON5_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON5_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON5_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON5_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON5_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON5_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON5_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON5_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON5_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON5_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON5_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon6 */

#define CSL_HD_VPS_VPDMA_PERF_MON6_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON6_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON6_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON6_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON6_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON6_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON6_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON6_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON6_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON6_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON6_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON6_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon7 */

#define CSL_HD_VPS_VPDMA_PERF_MON7_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON7_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON7_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON7_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON7_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON7_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON7_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON7_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON7_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON7_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON7_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON7_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon8 */

#define CSL_HD_VPS_VPDMA_PERF_MON8_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON8_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON8_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON8_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON8_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON8_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON8_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON8_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON8_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON8_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON8_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON8_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon9 */

#define CSL_HD_VPS_VPDMA_PERF_MON9_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON9_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON9_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON9_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON9_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON9_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON9_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON9_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON9_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON9_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON9_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON9_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon10 */

#define CSL_HD_VPS_VPDMA_PERF_MON10_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON10_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON10_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON10_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON10_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON10_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON10_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON10_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON10_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON10_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON10_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON10_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon11 */

#define CSL_HD_VPS_VPDMA_PERF_MON11_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON11_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON11_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON11_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON11_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON11_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON11_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON11_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON11_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON11_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON11_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON11_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon12 */

#define CSL_HD_VPS_VPDMA_PERF_MON12_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON12_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON12_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON12_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON12_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON12_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON12_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON12_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON12_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON12_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON12_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON12_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon13 */

#define CSL_HD_VPS_VPDMA_PERF_MON13_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON13_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON13_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON13_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON13_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON13_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON13_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON13_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON13_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON13_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON13_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON13_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon14 */

#define CSL_HD_VPS_VPDMA_PERF_MON14_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON14_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON14_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON14_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON14_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON14_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON14_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON14_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON14_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON14_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON14_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON14_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon15 */

#define CSL_HD_VPS_VPDMA_PERF_MON15_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON15_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON15_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON15_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON15_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON15_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON15_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON15_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON15_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON15_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON15_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON15_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon16 */

#define CSL_HD_VPS_VPDMA_PERF_MON16_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON16_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON16_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON16_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON16_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON16_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON16_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON16_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON16_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON16_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON16_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON16_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon17 */

#define CSL_HD_VPS_VPDMA_PERF_MON17_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON17_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON17_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON17_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON17_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON17_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON17_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON17_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON17_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON17_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON17_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON17_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon18 */

#define CSL_HD_VPS_VPDMA_PERF_MON18_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON18_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON18_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON18_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON18_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON18_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON18_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON18_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON18_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON18_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON18_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON18_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon19 */

#define CSL_HD_VPS_VPDMA_PERF_MON19_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON19_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON19_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON19_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON19_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON19_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON19_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON19_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON19_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON19_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON19_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON19_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon20 */

#define CSL_HD_VPS_VPDMA_PERF_MON20_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON20_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON20_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON20_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON20_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON20_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON20_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON20_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON20_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON20_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON20_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON20_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon21 */

#define CSL_HD_VPS_VPDMA_PERF_MON21_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON21_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON21_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON21_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON21_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON21_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON21_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON21_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON21_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON21_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON21_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON21_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon22 */

#define CSL_HD_VPS_VPDMA_PERF_MON22_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON22_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON22_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON22_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON22_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON22_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON22_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON22_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON22_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON22_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON22_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON22_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon23 */

#define CSL_HD_VPS_VPDMA_PERF_MON23_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON23_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON23_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON23_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON23_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON23_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON23_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON23_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON23_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON23_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON23_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON23_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon24 */

#define CSL_HD_VPS_VPDMA_PERF_MON24_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON24_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON24_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON24_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON24_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON24_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON24_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON24_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON24_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON24_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON24_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON24_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon25 */

#define CSL_HD_VPS_VPDMA_PERF_MON25_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON25_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON25_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON25_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON25_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON25_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON25_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON25_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON25_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON25_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON25_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON25_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon26 */

#define CSL_HD_VPS_VPDMA_PERF_MON26_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON26_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON26_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON26_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON26_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON26_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON26_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON26_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON26_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON26_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON26_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON26_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon27 */

#define CSL_HD_VPS_VPDMA_PERF_MON27_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON27_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON27_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON27_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON27_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON27_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON27_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON27_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON27_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON27_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON27_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON27_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon28 */

#define CSL_HD_VPS_VPDMA_PERF_MON28_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON28_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON28_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON28_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON28_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON28_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON28_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON28_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON28_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON28_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON28_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON28_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon29 */

#define CSL_HD_VPS_VPDMA_PERF_MON29_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON29_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON29_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON29_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON29_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON29_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON29_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON29_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON29_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON29_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON29_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON29_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon30 */

#define CSL_HD_VPS_VPDMA_PERF_MON30_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON30_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON30_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON30_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON30_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON30_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON30_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON30_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON30_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON30_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON30_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON30_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon31 */

#define CSL_HD_VPS_VPDMA_PERF_MON31_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON31_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON31_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON31_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON31_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON31_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON31_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON31_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON31_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON31_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON31_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON31_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon32 */

#define CSL_HD_VPS_VPDMA_PERF_MON32_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON32_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON32_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON32_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON32_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON32_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON32_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON32_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON32_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON32_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON32_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON32_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon33 */

#define CSL_HD_VPS_VPDMA_PERF_MON33_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON33_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON33_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON33_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON33_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON33_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON33_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON33_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON33_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON33_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON33_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON33_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon34 */

#define CSL_HD_VPS_VPDMA_PERF_MON34_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON34_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON34_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON34_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON34_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON34_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON34_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON34_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON34_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON34_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON34_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON34_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon35 */

#define CSL_HD_VPS_VPDMA_PERF_MON35_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON35_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON35_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON35_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON35_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON35_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON35_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON35_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON35_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON35_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON35_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON35_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon36 */

#define CSL_HD_VPS_VPDMA_PERF_MON36_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON36_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON36_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON36_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON36_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON36_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON36_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON36_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON36_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON36_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON36_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON36_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon37 */

#define CSL_HD_VPS_VPDMA_PERF_MON37_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON37_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON37_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON37_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON37_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON37_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON37_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON37_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON37_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON37_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON37_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON37_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon38 */

#define CSL_HD_VPS_VPDMA_PERF_MON38_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON38_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON38_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON38_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON38_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON38_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON38_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON38_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON38_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON38_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON38_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON38_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon39 */

#define CSL_HD_VPS_VPDMA_PERF_MON39_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON39_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON39_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON39_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON39_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON39_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON39_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON39_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON39_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON39_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON39_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON39_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon40 */

#define CSL_HD_VPS_VPDMA_PERF_MON40_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON40_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON40_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON40_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON40_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON40_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON40_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON40_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON40_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON40_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON40_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON40_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon41 */

#define CSL_HD_VPS_VPDMA_PERF_MON41_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON41_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON41_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON41_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON41_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON41_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON41_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON41_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON41_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON41_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON41_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON41_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon42 */

#define CSL_HD_VPS_VPDMA_PERF_MON42_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON42_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON42_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON42_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON42_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON42_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON42_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON42_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON42_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON42_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON42_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON42_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon43 */

#define CSL_HD_VPS_VPDMA_PERF_MON43_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON43_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON43_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON43_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON43_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON43_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON43_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON43_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON43_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON43_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON43_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON43_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon44 */

#define CSL_HD_VPS_VPDMA_PERF_MON44_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON44_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON44_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON44_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON44_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON44_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON44_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON44_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON44_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON44_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON44_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON44_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon45 */

#define CSL_HD_VPS_VPDMA_PERF_MON45_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON45_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON45_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON45_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON45_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON45_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON45_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON45_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON45_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON45_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON45_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON45_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon46 */

#define CSL_HD_VPS_VPDMA_PERF_MON46_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON46_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON46_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON46_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON46_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON46_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON46_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON46_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON46_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON46_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON46_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON46_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon47 */

#define CSL_HD_VPS_VPDMA_PERF_MON47_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON47_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON47_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON47_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON47_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON47_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON47_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON47_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON47_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON47_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON47_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON47_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon48 */

#define CSL_HD_VPS_VPDMA_PERF_MON48_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON48_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON48_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON48_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON48_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON48_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON48_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON48_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON48_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON48_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON48_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON48_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon49 */

#define CSL_HD_VPS_VPDMA_PERF_MON49_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON49_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON49_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON49_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON49_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON49_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON49_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON49_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON49_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON49_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON49_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON49_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon50 */

#define CSL_HD_VPS_VPDMA_PERF_MON50_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON50_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON50_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON50_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON50_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON50_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON50_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON50_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON50_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON50_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON50_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON50_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon51 */

#define CSL_HD_VPS_VPDMA_PERF_MON51_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON51_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON51_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON51_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON51_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON51_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON51_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON51_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON51_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON51_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON51_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON51_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon52 */

#define CSL_HD_VPS_VPDMA_PERF_MON52_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON52_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON52_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON52_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON52_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON52_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON52_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON52_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON52_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON52_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON52_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON52_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon53 */

#define CSL_HD_VPS_VPDMA_PERF_MON53_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON53_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON53_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON53_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON53_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON53_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON53_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON53_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON53_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON53_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON53_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON53_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon54 */

#define CSL_HD_VPS_VPDMA_PERF_MON54_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON54_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON54_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON54_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON54_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON54_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON54_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON54_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON54_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON54_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON54_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON54_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon55 */

#define CSL_HD_VPS_VPDMA_PERF_MON55_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON55_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON55_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON55_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON55_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON55_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON55_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON55_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON55_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON55_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON55_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON55_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon56 */

#define CSL_HD_VPS_VPDMA_PERF_MON56_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON56_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON56_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON56_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON56_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON56_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON56_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON56_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON56_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON56_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON56_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON56_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon57 */

#define CSL_HD_VPS_VPDMA_PERF_MON57_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON57_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON57_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON57_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON57_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON57_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON57_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON57_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON57_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON57_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON57_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON57_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon58 */

#define CSL_HD_VPS_VPDMA_PERF_MON58_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON58_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON58_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON58_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON58_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON58_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON58_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON58_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON58_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON58_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON58_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON58_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon59 */

#define CSL_HD_VPS_VPDMA_PERF_MON59_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON59_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON59_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON59_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON59_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON59_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON59_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON59_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON59_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON59_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON59_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON59_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon60 */

#define CSL_HD_VPS_VPDMA_PERF_MON60_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON60_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON60_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON60_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON60_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON60_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON60_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON60_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON60_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON60_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON60_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON60_STOP_COUNT_SHIFT (0x00000018u)


/* perf_mon61 */

#define CSL_HD_VPS_VPDMA_PERF_MON61_CAPTURE_MODE_MASK (0xC0000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON61_CAPTURE_MODE_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_VPDMA_PERF_MON61_CURR_COUNT_MASK (0x0000FFFFu)
#define CSL_HD_VPS_VPDMA_PERF_MON61_CURR_COUNT_SHIFT (0x00000000u)

#define CSL_HD_VPS_VPDMA_PERF_MON61_START_CLIENT_MASK (0x00300000u)
#define CSL_HD_VPS_VPDMA_PERF_MON61_START_CLIENT_SHIFT (0x00000014u)

#define CSL_HD_VPS_VPDMA_PERF_MON61_START_COUNT_MASK (0x00070000u)
#define CSL_HD_VPS_VPDMA_PERF_MON61_START_COUNT_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_PERF_MON61_STOP_CLIENT_MASK (0x30000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON61_STOP_CLIENT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_VPDMA_PERF_MON61_STOP_COUNT_MASK (0x07000000u)
#define CSL_HD_VPS_VPDMA_PERF_MON61_STOP_COUNT_SHIFT (0x00000018u)


/* pri_chroma_cstat */

#define CSL_HD_VPS_VPDMA_PRI_CHROMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_PRI_CHROMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_PRI_CHROMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_PRI_CHROMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_PRI_CHROMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_PRI_CHROMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_PRI_CHROMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_PRI_CHROMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_PRI_CHROMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_PRI_CHROMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* pri_luma_cstat */

#define CSL_HD_VPS_VPDMA_PRI_LUMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_PRI_LUMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_PRI_LUMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_PRI_LUMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_PRI_LUMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_PRI_LUMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_PRI_LUMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_PRI_LUMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_PRI_LUMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_PRI_LUMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* pri_fld1_luma_cstat */

#define CSL_HD_VPS_VPDMA_PRI_FLD1_LUMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD1_LUMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_PRI_FLD1_LUMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD1_LUMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_PRI_FLD1_LUMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_PRI_FLD1_LUMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_PRI_FLD1_LUMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD1_LUMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_PRI_FLD1_LUMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD1_LUMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* pri_fld1_chroma_cstat */

#define CSL_HD_VPS_VPDMA_PRI_FLD1_CHROMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD1_CHROMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_PRI_FLD1_CHROMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD1_CHROMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_PRI_FLD1_CHROMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_PRI_FLD1_CHROMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_PRI_FLD1_CHROMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD1_CHROMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_PRI_FLD1_CHROMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD1_CHROMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* pri_fld2_luma_cstat */

#define CSL_HD_VPS_VPDMA_PRI_FLD2_LUMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD2_LUMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_PRI_FLD2_LUMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD2_LUMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_PRI_FLD2_LUMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_PRI_FLD2_LUMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_PRI_FLD2_LUMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD2_LUMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_PRI_FLD2_LUMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD2_LUMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* pri_fld2_chroma_cstat */

#define CSL_HD_VPS_VPDMA_PRI_FLD2_CHROMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD2_CHROMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_PRI_FLD2_CHROMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD2_CHROMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_PRI_FLD2_CHROMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_PRI_FLD2_CHROMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_PRI_FLD2_CHROMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD2_CHROMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_PRI_FLD2_CHROMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD2_CHROMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* dei_hq_ytnr_f3_cstat */

#define CSL_HD_VPS_VPDMA_PRI_FLD3_LUMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD3_LUMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_PRI_FLD3_LUMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD3_LUMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_PRI_FLD3_LUMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_PRI_FLD3_LUMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_PRI_FLD3_LUMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD3_LUMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_PRI_FLD3_LUMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD3_LUMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* dei_hq_uvtnr_f3_cstat */

#define CSL_HD_VPS_VPDMA_PRI_FLD3_CHROMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD3_CHROMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_PRI_FLD3_CHROMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD3_CHROMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_PRI_FLD3_CHROMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_PRI_FLD3_CHROMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_PRI_FLD3_CHROMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD3_CHROMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_PRI_FLD3_CHROMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD3_CHROMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* dei_hq_ytnr_top_cstat */

#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_TOP_LUMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_TOP_LUMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_TOP_LUMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_TOP_LUMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_TOP_LUMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_TOP_LUMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_TOP_LUMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_TOP_LUMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_TOP_LUMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_TOP_LUMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* dei_hq_uvtnr_top_cstat */

#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_TOP_CHROMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_TOP_CHROMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_TOP_CHROMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_TOP_CHROMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_TOP_CHROMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_TOP_CHROMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_TOP_CHROMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_TOP_CHROMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_TOP_CHROMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_TOP_CHROMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* dei_hq_ytnr_bot_cstat */

#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_BOT_LUMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_BOT_LUMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_BOT_LUMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_BOT_LUMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_BOT_LUMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_BOT_LUMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_BOT_LUMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_BOT_LUMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_BOT_LUMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_BOT_LUMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* dei_hq_uvtnr_bot_cstat */

#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_BOT_CHROMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_BOT_CHROMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_BOT_CHROMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_BOT_CHROMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_BOT_CHROMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_BOT_CHROMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_BOT_CHROMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_BOT_CHROMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_BOT_CHROMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_PRI_FLD_WR_BOT_CHROMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* dei_hq_mvin_f1_cstat */

#define CSL_HD_VPS_VPDMA_PRI_MV0_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_PRI_MV0_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_PRI_MV0_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_PRI_MV0_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_PRI_MV0_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_PRI_MV0_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_PRI_MV0_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_PRI_MV0_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_PRI_MV0_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_PRI_MV0_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* dei_hq_mvin_f2_cstat */

#define CSL_HD_VPS_VPDMA_PRI_MV1_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_PRI_MV1_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_PRI_MV1_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_PRI_MV1_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_PRI_MV1_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_PRI_MV1_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_PRI_MV1_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_PRI_MV1_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_PRI_MV1_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_PRI_MV1_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* dei_hq_mvstmin_f2_cstat */

#define CSL_HD_VPS_VPDMA_PRI_MVSTM_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_PRI_MVSTM_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_PRI_MVSTM_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_PRI_MVSTM_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_PRI_MVSTM_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_PRI_MVSTM_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_PRI_MVSTM_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_PRI_MVSTM_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_PRI_MVSTM_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_PRI_MVSTM_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* dei_hq_mvout_cstat */

#define CSL_HD_VPS_VPDMA_PRI_MV_OUT_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_PRI_MV_OUT_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_PRI_MV_OUT_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_PRI_MV_OUT_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_PRI_MV_OUT_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_PRI_MV_OUT_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_PRI_MV_OUT_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_PRI_MV_OUT_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_PRI_MV_OUT_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_PRI_MV_OUT_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* dei_hq_mvstmout_cstat */

#define CSL_HD_VPS_VPDMA_PRI_MVSTM_OUT_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_PRI_MVSTM_OUT_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_PRI_MVSTM_OUT_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_PRI_MVSTM_OUT_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_PRI_MVSTM_OUT_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_PRI_MVSTM_OUT_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_PRI_MVSTM_OUT_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_PRI_MVSTM_OUT_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_PRI_MVSTM_OUT_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_PRI_MVSTM_OUT_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* sc_hq_cstat */

#define CSL_HD_VPS_VPDMA_WB0_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_WB0_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_WB0_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_WB0_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_WB0_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_WB0_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_WB0_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_WB0_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_WB0_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_WB0_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* pip_wrbk_cstat */

#define CSL_HD_VPS_VPDMA_BP0_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_BP0_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_BP0_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_BP0_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_BP0_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_BP0_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_BP0_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_BP0_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_BP0_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_BP0_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* chr_us_lc_cstat */

#define CSL_HD_VPS_VPDMA_AUX_CHROMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_AUX_CHROMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_AUX_CHROMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_AUX_CHROMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_AUX_CHROMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_AUX_CHROMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_AUX_CHROMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_AUX_CHROMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_AUX_CHROMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_AUX_CHROMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* drn_lc_luma_cstat */

#define CSL_HD_VPS_VPDMA_AUX_LUMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_AUX_LUMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_AUX_LUMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_AUX_LUMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_AUX_LUMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_AUX_LUMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_AUX_LUMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_AUX_LUMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_AUX_LUMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_AUX_LUMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* dei_lc_2_luma_cstat */

#define CSL_HD_VPS_VPDMA_AUX_FLD1_LUMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD1_LUMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_AUX_FLD1_LUMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD1_LUMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_AUX_FLD1_LUMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_AUX_FLD1_LUMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_AUX_FLD1_LUMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD1_LUMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_AUX_FLD1_LUMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD1_LUMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* dei_lc_2_chroma_cstat */

#define CSL_HD_VPS_VPDMA_AUX_FLD1_CHROMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD1_CHROMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_AUX_FLD1_CHROMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD1_CHROMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_AUX_FLD1_CHROMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_AUX_FLD1_CHROMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_AUX_FLD1_CHROMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD1_CHROMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_AUX_FLD1_CHROMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD1_CHROMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* dei_lc_3_luma_cstat */

#define CSL_HD_VPS_VPDMA_AUX_FLD2_LUMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD2_LUMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_AUX_FLD2_LUMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD2_LUMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_AUX_FLD2_LUMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_AUX_FLD2_LUMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_AUX_FLD2_LUMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD2_LUMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_AUX_FLD2_LUMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD2_LUMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* dei_lc_3_chroma_cstat */

#define CSL_HD_VPS_VPDMA_AUX_FLD2_CHROMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD2_CHROMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_AUX_FLD2_CHROMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD2_CHROMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_AUX_FLD2_CHROMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_AUX_FLD2_CHROMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_AUX_FLD2_CHROMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD2_CHROMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_AUX_FLD2_CHROMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD2_CHROMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* drn_lc_out_luma_cstat */

#define CSL_HD_VPS_VPDMA_AUX_FLD_WR_LUMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD_WR_LUMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_AUX_FLD_WR_LUMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD_WR_LUMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_AUX_FLD_WR_LUMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_AUX_FLD_WR_LUMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_AUX_FLD_WR_LUMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD_WR_LUMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_AUX_FLD_WR_LUMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD_WR_LUMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* drn_lc_out_chroma_cstat */

#define CSL_HD_VPS_VPDMA_AUX_FLD_WR_CHROMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD_WR_CHROMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_AUX_FLD_WR_CHROMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD_WR_CHROMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_AUX_FLD_WR_CHROMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_AUX_FLD_WR_CHROMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_AUX_FLD_WR_CHROMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD_WR_CHROMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_AUX_FLD_WR_CHROMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_AUX_FLD_WR_CHROMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* dei_lc_mv_in_cstat */

#define CSL_HD_VPS_VPDMA_AUX_MV_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_AUX_MV_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_AUX_MV_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_AUX_MV_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_AUX_MV_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_AUX_MV_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_AUX_MV_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_AUX_MV_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_AUX_MV_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_AUX_MV_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* dei_lc_mv_out_cstat */

#define CSL_HD_VPS_VPDMA_AUX_MV_OUT_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_AUX_MV_OUT_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_AUX_MV_OUT_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_AUX_MV_OUT_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_AUX_MV_OUT_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_AUX_MV_OUT_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_AUX_MV_OUT_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_AUX_MV_OUT_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_AUX_MV_OUT_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_AUX_MV_OUT_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* sc_lc_cstat */

#define CSL_HD_VPS_VPDMA_WB1_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_WB1_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_WB1_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_WB1_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_WB1_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_WB1_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_WB1_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_WB1_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_WB1_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_WB1_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* comp_wrbk_cstat */

#define CSL_HD_VPS_VPDMA_BP1_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_BP1_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_BP1_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_BP1_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_BP1_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_BP1_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_BP1_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_BP1_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_BP1_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_BP1_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* grpx0_data_cstat */

#define CSL_HD_VPS_VPDMA_GRPX0_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_GRPX0_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_GRPX0_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_GRPX0_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_GRPX0_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_GRPX0_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_GRPX0_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_GRPX0_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_GRPX0_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_GRPX0_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* grpx1_data_cstat */

#define CSL_HD_VPS_VPDMA_GRPX1_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_GRPX1_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_GRPX1_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_GRPX1_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_GRPX1_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_GRPX1_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_GRPX1_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_GRPX1_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_GRPX1_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_GRPX1_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* grpx2_data_cstat */

#define CSL_HD_VPS_VPDMA_GRPX2_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_GRPX2_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_GRPX2_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_GRPX2_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_GRPX2_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_GRPX2_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_GRPX2_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_GRPX2_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_GRPX2_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_GRPX2_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* vip0_lo_y_cstat */

#define CSL_HD_VPS_VPDMA_VIP0_LO_Y_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_VIP0_LO_Y_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_VIP0_LO_Y_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_VIP0_LO_Y_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_VIP0_LO_Y_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_VIP0_LO_Y_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_VIP0_LO_Y_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_VIP0_LO_Y_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_VIP0_LO_Y_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_VIP0_LO_Y_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* vip0_lo_uv_cstat */

#define CSL_HD_VPS_VPDMA_VIP0_LO_UV_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_VIP0_LO_UV_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_VIP0_LO_UV_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_VIP0_LO_UV_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_VIP0_LO_UV_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_VIP0_LO_UV_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_VIP0_LO_UV_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_VIP0_LO_UV_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_VIP0_LO_UV_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_VIP0_LO_UV_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* vip0_up_y_cstat */

#define CSL_HD_VPS_VPDMA_VIP0_UP_Y_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_VIP0_UP_Y_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_VIP0_UP_Y_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_VIP0_UP_Y_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_VIP0_UP_Y_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_VIP0_UP_Y_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_VIP0_UP_Y_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_VIP0_UP_Y_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_VIP0_UP_Y_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_VIP0_UP_Y_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* vip0_up_uv_cstat */

#define CSL_HD_VPS_VPDMA_VIP0_UP_UV_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_VIP0_UP_UV_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_VIP0_UP_UV_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_VIP0_UP_UV_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_VIP0_UP_UV_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_VIP0_UP_UV_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_VIP0_UP_UV_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_VIP0_UP_UV_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_VIP0_UP_UV_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_VIP0_UP_UV_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* vip1_lo_y_cstat */

#define CSL_HD_VPS_VPDMA_VIP1_LO_Y_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_VIP1_LO_Y_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_VIP1_LO_Y_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_VIP1_LO_Y_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_VIP1_LO_Y_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_VIP1_LO_Y_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_VIP1_LO_Y_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_VIP1_LO_Y_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_VIP1_LO_Y_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_VIP1_LO_Y_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* vip1_lo_uv_cstat */

#define CSL_HD_VPS_VPDMA_VIP1_LO_UV_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_VIP1_LO_UV_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_VIP1_LO_UV_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_VIP1_LO_UV_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_VIP1_LO_UV_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_VIP1_LO_UV_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_VIP1_LO_UV_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_VIP1_LO_UV_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_VIP1_LO_UV_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_VIP1_LO_UV_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* vip1_up_y_cstat */

#define CSL_HD_VPS_VPDMA_VIP1_UP_Y_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_VIP1_UP_Y_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_VIP1_UP_Y_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_VIP1_UP_Y_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_VIP1_UP_Y_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_VIP1_UP_Y_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_VIP1_UP_Y_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_VIP1_UP_Y_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_VIP1_UP_Y_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_VIP1_UP_Y_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* vip1_up_uv_cstat */

#define CSL_HD_VPS_VPDMA_VIP1_UP_UV_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_VIP1_UP_UV_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_VIP1_UP_UV_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_VIP1_UP_UV_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_VIP1_UP_UV_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_VIP1_UP_UV_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_VIP1_UP_UV_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_VIP1_UP_UV_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_VIP1_UP_UV_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_VIP1_UP_UV_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* grpx0_st_cstat */

#define CSL_HD_VPS_VPDMA_STENCIL0_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_STENCIL0_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_STENCIL0_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_STENCIL0_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_STENCIL0_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_STENCIL0_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_STENCIL0_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_STENCIL0_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_STENCIL0_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_STENCIL0_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* grpx1_st_cstat */

#define CSL_HD_VPS_VPDMA_STENCIL1_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_STENCIL1_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_STENCIL1_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_STENCIL1_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_STENCIL1_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_STENCIL1_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_STENCIL1_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_STENCIL1_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_STENCIL1_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_STENCIL1_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* grpx2_st_cstat */

#define CSL_HD_VPS_VPDMA_STENCIL2_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_STENCIL2_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_STENCIL2_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_STENCIL2_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_STENCIL2_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_STENCIL2_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_STENCIL2_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_STENCIL2_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_STENCIL2_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_STENCIL2_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* nf_422_in_cstat */

#define CSL_HD_VPS_VPDMA_NF_RD_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_NF_RD_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_NF_RD_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_NF_RD_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_NF_RD_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_NF_RD_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_NF_RD_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_NF_RD_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_NF_RD_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_NF_RD_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* nf_420_y_in_cstat */

#define CSL_HD_VPS_VPDMA_NF_PREV_LUMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_NF_PREV_LUMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_NF_PREV_LUMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_NF_PREV_LUMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_NF_PREV_LUMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_NF_PREV_LUMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_NF_PREV_LUMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_NF_PREV_LUMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_NF_PREV_LUMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_NF_PREV_LUMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* nf_420_uv_in_cstat */

#define CSL_HD_VPS_VPDMA_NF_PREV_CHROMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_NF_PREV_CHROMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_NF_PREV_CHROMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_NF_PREV_CHROMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_NF_PREV_CHROMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_NF_PREV_CHROMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_NF_PREV_CHROMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_NF_PREV_CHROMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_NF_PREV_CHROMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_NF_PREV_CHROMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* nf_420_y_out_cstat */

#define CSL_HD_VPS_VPDMA_NF_WR_LUMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_NF_WR_LUMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_NF_WR_LUMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_NF_WR_LUMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_NF_WR_LUMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_NF_WR_LUMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_NF_WR_LUMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_NF_WR_LUMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_NF_WR_LUMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_NF_WR_LUMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* nf_420_uv_out_cstat */

#define CSL_HD_VPS_VPDMA_NF_WR_CHROMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_NF_WR_CHROMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_NF_WR_CHROMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_NF_WR_CHROMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_NF_WR_CHROMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_NF_WR_CHROMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_NF_WR_CHROMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_NF_WR_CHROMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_NF_WR_CHROMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_NF_WR_CHROMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* vbi_hdcomp_cstat */

#define CSL_HD_VPS_VPDMA_VBI_HD_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_VBI_HD_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_VBI_HD_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_VBI_HD_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_VBI_HD_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_VBI_HD_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_VBI_HD_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_VBI_HD_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_VBI_HD_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_VBI_HD_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* vbi_sdvenc_cstat */

#define CSL_HD_VPS_VPDMA_VBI_SD_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_VBI_SD_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_VBI_SD_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_VBI_SD_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_VBI_SD_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_VBI_SD_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_VBI_SD_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_VBI_SD_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_VBI_SD_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_VBI_SD_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* vpi_ctl_cstat */

#define CSL_HD_VPS_VPDMA_VPI_CTL_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_VPI_CTL_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_VPI_CTL_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_VPI_CTL_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_VPI_CTL_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_VPI_CTL_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_VPI_CTL_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_VPI_CTL_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_VPI_CTL_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_VPI_CTL_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* hdmi_wrbk_out_cstat */

#define CSL_HD_VPS_VPDMA_WB2_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_WB2_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_WB2_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_WB2_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_WB2_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_WB2_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_WB2_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_WB2_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_WB2_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_WB2_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* trans0_chroma_cstat */

#define CSL_HD_VPS_VPDMA_SEC0_CHROMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_SEC0_CHROMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_SEC0_CHROMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_SEC0_CHROMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_SEC0_CHROMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_SEC0_CHROMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_SEC0_CHROMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_SEC0_CHROMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_SEC0_CHROMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_SEC0_CHROMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* trans0_luma_cstat */

#define CSL_HD_VPS_VPDMA_SEC0_LUMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_SEC0_LUMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_SEC0_LUMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_SEC0_LUMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_SEC0_LUMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_SEC0_LUMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_SEC0_LUMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_SEC0_LUMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_SEC0_LUMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_SEC0_LUMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* trans1_chroma_cstat */

#define CSL_HD_VPS_VPDMA_SEC1_CHROMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_SEC1_CHROMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_SEC1_CHROMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_SEC1_CHROMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_SEC1_CHROMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_SEC1_CHROMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_SEC1_CHROMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_SEC1_CHROMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_SEC1_CHROMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_SEC1_CHROMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)

#define CSL_HD_VPS_VPDMA_SEC1_CHROMA_CSTAT_LINE_MODE_MASK (0x00000300u)
#define CSL_HD_VPS_VPDMA_SEC1_CHROMA_CSTAT_LINE_MODE_SHIFT (0x00000008u)


/* trans1_luma_cstat */

#define CSL_HD_VPS_VPDMA_SEC1_LUMA_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_SEC1_LUMA_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_SEC1_LUMA_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_SEC1_LUMA_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_SEC1_LUMA_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_SEC1_LUMA_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_SEC1_LUMA_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_SEC1_LUMA_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_SEC1_LUMA_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_SEC1_LUMA_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* vip0_anc_a_cstat */

#define CSL_HD_VPS_VPDMA_VIP0_ANC_A_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_VIP0_ANC_A_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_VIP0_ANC_A_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_VIP0_ANC_A_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_VIP0_ANC_A_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_VIP0_ANC_A_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_VIP0_ANC_A_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_VIP0_ANC_A_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_VIP0_ANC_A_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_VIP0_ANC_A_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* vip0_anc_b_cstat */

#define CSL_HD_VPS_VPDMA_VIP0_ANC_B_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_VIP0_ANC_B_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_VIP0_ANC_B_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_VIP0_ANC_B_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_VIP0_ANC_B_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_VIP0_ANC_B_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_VIP0_ANC_B_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_VIP0_ANC_B_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_VIP0_ANC_B_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_VIP0_ANC_B_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* vip1_anc_a_cstat */

#define CSL_HD_VPS_VPDMA_VIP1_ANC_A_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_VIP1_ANC_A_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_VIP1_ANC_A_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_VIP1_ANC_A_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_VIP1_ANC_A_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_VIP1_ANC_A_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_VIP1_ANC_A_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_VIP1_ANC_A_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_VIP1_ANC_A_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_VIP1_ANC_A_CSTAT_REQ_RATE_SHIFT (0x00000010u)


/* vip1_anc_b_cstat */

#define CSL_HD_VPS_VPDMA_VIP1_ANC_B_CSTAT_BUSY_MASK (0x00008000u)
#define CSL_HD_VPS_VPDMA_VIP1_ANC_B_CSTAT_BUSY_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_VPDMA_VIP1_ANC_B_CSTAT_DMA_ACTIVE_MASK (0x00004000u)
#define CSL_HD_VPS_VPDMA_VIP1_ANC_B_CSTAT_DMA_ACTIVE_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_VPDMA_VIP1_ANC_B_CSTAT_FRAME_START_MASK (0x00003C00u)
#define CSL_HD_VPS_VPDMA_VIP1_ANC_B_CSTAT_FRAME_START_SHIFT (0x0000000Au)

#define CSL_HD_VPS_VPDMA_VIP1_ANC_B_CSTAT_REQ_DELAY_MASK (0xFF000000u)
#define CSL_HD_VPS_VPDMA_VIP1_ANC_B_CSTAT_REQ_DELAY_SHIFT (0x00000018u)

#define CSL_HD_VPS_VPDMA_VIP1_ANC_B_CSTAT_REQ_RATE_MASK (0x00FF0000u)
#define CSL_HD_VPS_VPDMA_VIP1_ANC_B_CSTAT_REQ_RATE_SHIFT (0x00000010u)


#endif
