module clc_flag
(
    input                 clk             ,
    input                 rst_n           ,
    input   [1:0]         music_reg       ,
    output  reg           cnt_clc          
);

reg [1:0] temp_music_reg;

always @(posedge clk or negedge rst_n) begin
    if(!rst_n) temp_music_reg <= 0;
    else temp_music_reg <= music_reg;
end


always @(posedge clk or negedge rst_n) begin
    if(!rst_n) cnt_clc <= 1;
    else if(temp_music_reg == music_reg) cnt_clc <= 1'b0;
    else cnt_clc <= 1'b1;
end
endmodule