

================================================================
== Vitis HLS Report for 'ludcmp'
================================================================
* Date:           Tue May  6 11:38:14 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        ludcmp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min |   max  |   Type  |
    +---------+---------+----------+----------+------+--------+---------+
    |     1843|   589243|  9.215 us|  2.946 ms|  1844|  589244|       no|
    +---------+---------+----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+------------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) |  Iteration |  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |   Latency  |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+------------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_12_1   |      400|   574760|  10 ~ 14369|          -|          -|      40|        no|
        | + VITIS_LOOP_13_2  |        0|     7566|    31 ~ 194|          -|          -|  0 ~ 39|        no|
        | + VITIS_LOOP_20_4  |        7|     6800|     7 ~ 170|          -|          -|  1 ~ 40|        no|
        |- VITIS_LOOP_29_6   |      240|     6760|     6 ~ 169|          -|          -|      40|        no|
        |- VITIS_LOOP_36_8   |     1200|     7720|    30 ~ 193|          -|          -|      40|        no|
        +--------------------+---------+---------+------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 68
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 37 
3 --> 4 32 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 3 
32 --> 33 2 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 32 
37 --> 38 41 
38 --> 39 
39 --> 40 
40 --> 37 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 41 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 69 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%w_8_loc = alloca i64 1"   --->   Operation 70 'alloca' 'w_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%w_3_loc = alloca i64 1"   --->   Operation 71 'alloca' 'w_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%w_10_loc = alloca i64 1"   --->   Operation 72 'alloca' 'w_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%w_6_loc = alloca i64 1"   --->   Operation 73 'alloca' 'w_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:3]   --->   Operation 74 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %y"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln12 = store i6 0, i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:12]   --->   Operation 83 'store' 'store_ln12' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln12 = br void %VITIS_LOOP_13_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:12]   --->   Operation 84 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%j_4 = load i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:12]   --->   Operation 85 'load' 'j_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.61ns)   --->   "%icmp_ln12 = icmp_eq  i6 %j_4, i6 40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:12]   --->   Operation 86 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 87 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.70ns)   --->   "%add_ln12 = add i6 %j_4, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:12]   --->   Operation 88 'add' 'add_ln12' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %VITIS_LOOP_13_2.split, void %VITIS_LOOP_31_7.preheader" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:12]   --->   Operation 89 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_4, i5 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:14]   --->   Operation 90 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %j_4, i3 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:14]   --->   Operation 91 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i9 %tmp_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:14]   --->   Operation 92 'zext' 'zext_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.73ns)   --->   "%add_ln14 = add i11 %tmp, i11 %zext_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:14]   --->   Operation 93 'add' 'add_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i6 %j_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:8]   --->   Operation 94 'zext' 'zext_ln8' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:8]   --->   Operation 95 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln13 = br void %VITIS_LOOP_15_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:13]   --->   Operation 96 'br' 'br_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.38>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 97 'alloca' 'i_1' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.38ns)   --->   "%store_ln29 = store i6 0, i6 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:29]   --->   Operation 98 'store' 'store_ln29' <Predicate = (icmp_ln12)> <Delay = 0.38>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln29 = br void %VITIS_LOOP_31_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:29]   --->   Operation 99 'br' 'br_ln29' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.38>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln13, void %VITIS_LOOP_15_3.split, i6 0, void %VITIS_LOOP_13_2.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:13]   --->   Operation 100 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 %add_ln13_1, void %VITIS_LOOP_15_3.split, i12 0, void %VITIS_LOOP_13_2.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:13]   --->   Operation 101 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i12 %phi_mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:13]   --->   Operation 102 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.74ns)   --->   "%add_ln13_1 = add i12 %phi_mul, i12 41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:13]   --->   Operation 103 'add' 'add_ln13_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.61ns)   --->   "%icmp_ln13 = icmp_eq  i6 %j, i6 %j_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:13]   --->   Operation 104 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 39, i64 0"   --->   Operation 105 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.70ns)   --->   "%add_ln13 = add i6 %j, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:13]   --->   Operation 106 'add' 'add_ln13' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %VITIS_LOOP_15_3.split, void %VITIS_LOOP_22_5.preheader" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:13]   --->   Operation 107 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i6 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:14]   --->   Operation 108 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.73ns)   --->   "%add_ln14_1 = add i11 %add_ln14, i11 %zext_ln14_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:14]   --->   Operation 109 'add' 'add_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i11 %add_ln14_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:14]   --->   Operation 110 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln14_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:14]   --->   Operation 111 'getelementptr' 'A_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 112 [2/2] (1.64ns)   --->   "%A_load = load i11 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:14]   --->   Operation 112 'load' 'A_load' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_3 : Operation 113 [1/1] (0.38ns)   --->   "%br_ln20 = br void %VITIS_LOOP_22_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:20]   --->   Operation 113 'br' 'br_ln20' <Predicate = (icmp_ln13)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 114 [1/2] (1.64ns)   --->   "%A_load = load i11 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:14]   --->   Operation 114 'load' 'A_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>

State 5 <SV = 4> <Delay = 2.42>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%w_6 = bitcast i64 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:14]   --->   Operation 115 'bitcast' 'w_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [2/2] (2.42ns)   --->   "%call_ln14 = call void @ludcmp_Pipeline_VITIS_LOOP_15_3, i64 %w_6, i6 %j, i11 %add_ln14, i64 %A, i6 %j, i64 %w_6_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:14]   --->   Operation 116 'call' 'call_ln14' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln14 = call void @ludcmp_Pipeline_VITIS_LOOP_15_3, i64 %w_6, i6 %j, i11 %add_ln14, i64 %A, i6 %j, i64 %w_6_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:14]   --->   Operation 117 'call' 'call_ln14' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.64>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i64 %A, i64 0, i64 %zext_ln13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 118 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [2/2] (1.64ns)   --->   "%A_load_3 = load i11 %A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 119 'load' 'A_load_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>

State 8 <SV = 7> <Delay = 1.64>
ST_8 : Operation 120 [1/2] (1.64ns)   --->   "%A_load_3 = load i11 %A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 120 'load' 'A_load_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>

State 9 <SV = 8> <Delay = 3.31>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%w_6_loc_load = load i64 %w_6_loc"   --->   Operation 121 'load' 'w_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i64 %A_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 122 'bitcast' 'bitcast_ln18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [22/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 123 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.31>
ST_10 : Operation 124 [21/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 124 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.31>
ST_11 : Operation 125 [20/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 125 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.31>
ST_12 : Operation 126 [19/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 126 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.31>
ST_13 : Operation 127 [18/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 127 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.31>
ST_14 : Operation 128 [17/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 128 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.31>
ST_15 : Operation 129 [16/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 129 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.31>
ST_16 : Operation 130 [15/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 130 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.31>
ST_17 : Operation 131 [14/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 131 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.31>
ST_18 : Operation 132 [13/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 132 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.31>
ST_19 : Operation 133 [12/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 133 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.31>
ST_20 : Operation 134 [11/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 134 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.31>
ST_21 : Operation 135 [10/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 135 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.31>
ST_22 : Operation 136 [9/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 136 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.31>
ST_23 : Operation 137 [8/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 137 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.31>
ST_24 : Operation 138 [7/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 138 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.31>
ST_25 : Operation 139 [6/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 139 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.31>
ST_26 : Operation 140 [5/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 140 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.31>
ST_27 : Operation 141 [4/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 141 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.31>
ST_28 : Operation 142 [3/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 142 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.31>
ST_29 : Operation 143 [2/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 143 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.31>
ST_30 : Operation 144 [1/22] (3.31ns)   --->   "%div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 144 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.64>
ST_31 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:8]   --->   Operation 145 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln18_1 = bitcast i64 %div" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 146 'bitcast' 'bitcast_ln18_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 147 [1/1] (1.64ns)   --->   "%store_ln18 = store i64 %bitcast_ln18_1, i11 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18]   --->   Operation 147 'store' 'store_ln18' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_31 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_15_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:13]   --->   Operation 148 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 32 <SV = 3> <Delay = 2.38>
ST_32 : Operation 149 [1/1] (0.00ns)   --->   "%j_2 = phi i11 %add_ln20, void %VITIS_LOOP_22_5.split, i11 %zext_ln8, void %VITIS_LOOP_22_5.preheader" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:20]   --->   Operation 149 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 150 [1/1] (0.61ns)   --->   "%icmp_ln20 = icmp_eq  i11 %j_2, i11 40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:20]   --->   Operation 150 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 151 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 40, i64 0"   --->   Operation 151 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %VITIS_LOOP_22_5.split, void %for.inc58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:20]   --->   Operation 152 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 153 [1/1] (0.73ns)   --->   "%add_ln21 = add i11 %add_ln14, i11 %j_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:21]   --->   Operation 153 'add' 'add_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i11 %add_ln21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:21]   --->   Operation 154 'zext' 'zext_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_32 : Operation 155 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i64 %A, i64 0, i64 %zext_ln21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:21]   --->   Operation 155 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_32 : Operation 156 [2/2] (1.64ns)   --->   "%A_load_2 = load i11 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:21]   --->   Operation 156 'load' 'A_load_2' <Predicate = (!icmp_ln20)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_32 : Operation 157 [1/1] (0.73ns)   --->   "%add_ln20 = add i11 %j_2, i11 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:20]   --->   Operation 157 'add' 'add_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 158 [1/1] (0.38ns)   --->   "%store_ln12 = store i6 %add_ln12, i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:12]   --->   Operation 158 'store' 'store_ln12' <Predicate = (icmp_ln20)> <Delay = 0.38>
ST_32 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln12 = br void %VITIS_LOOP_13_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:12]   --->   Operation 159 'br' 'br_ln12' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 33 <SV = 4> <Delay = 1.64>
ST_33 : Operation 160 [1/2] (1.64ns)   --->   "%A_load_2 = load i11 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:21]   --->   Operation 160 'load' 'A_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>

State 34 <SV = 5> <Delay = 2.42>
ST_34 : Operation 161 [1/1] (0.00ns)   --->   "%w_8 = bitcast i64 %A_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:21]   --->   Operation 161 'bitcast' 'w_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 162 [2/2] (2.42ns)   --->   "%call_ln21 = call void @ludcmp_Pipeline_VITIS_LOOP_22_5, i64 %w_8, i6 %j_4, i11 %add_ln14, i64 %A, i11 %j_2, i64 %w_10_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:21]   --->   Operation 162 'call' 'call_ln21' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 6> <Delay = 0.00>
ST_35 : Operation 163 [1/2] (0.00ns)   --->   "%call_ln21 = call void @ludcmp_Pipeline_VITIS_LOOP_22_5, i64 %w_8, i6 %j_4, i11 %add_ln14, i64 %A, i11 %j_2, i64 %w_10_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:21]   --->   Operation 163 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 7> <Delay = 1.64>
ST_36 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:8]   --->   Operation 164 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 165 [1/1] (0.00ns)   --->   "%w_10_loc_load = load i64 %w_10_loc"   --->   Operation 165 'load' 'w_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i64 %w_10_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:25]   --->   Operation 166 'bitcast' 'bitcast_ln25' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 167 [1/1] (1.64ns)   --->   "%store_ln25 = store i64 %bitcast_ln25, i11 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:25]   --->   Operation 167 'store' 'store_ln25' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_36 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln20 = br void %VITIS_LOOP_22_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:20]   --->   Operation 168 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>

State 37 <SV = 2> <Delay = 1.09>
ST_37 : Operation 169 [1/1] (0.00ns)   --->   "%i_4 = load i6 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:29]   --->   Operation 169 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 170 [1/1] (0.61ns)   --->   "%icmp_ln29 = icmp_eq  i6 %i_4, i6 40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:29]   --->   Operation 170 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 171 [1/1] (0.00ns)   --->   "%empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 171 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 172 [1/1] (0.70ns)   --->   "%add_ln29 = add i6 %i_4, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:29]   --->   Operation 172 'add' 'add_ln29' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %VITIS_LOOP_31_7.split, void %VITIS_LOOP_38_9.preheader" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:29]   --->   Operation 173 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i6 %i_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:29]   --->   Operation 174 'zext' 'zext_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_37 : Operation 175 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i64 0, i64 %zext_ln29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:30]   --->   Operation 175 'getelementptr' 'b_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_37 : Operation 176 [2/2] (0.71ns)   --->   "%b_load = load i6 %b_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:30]   --->   Operation 176 'load' 'b_load' <Predicate = (!icmp_ln29)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>
ST_37 : Operation 177 [1/1] (0.38ns)   --->   "%store_ln29 = store i6 %add_ln29, i6 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:29]   --->   Operation 177 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.38>
ST_37 : Operation 178 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 178 'alloca' 'indvars_iv' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_37 : Operation 179 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 179 'alloca' 'i_2' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_37 : Operation 180 [1/1] (0.38ns)   --->   "%store_ln36 = store i7 39, i7 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36]   --->   Operation 180 'store' 'store_ln36' <Predicate = (icmp_ln29)> <Delay = 0.38>
ST_37 : Operation 181 [1/1] (0.38ns)   --->   "%store_ln36 = store i6 40, i6 %indvars_iv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36]   --->   Operation 181 'store' 'store_ln36' <Predicate = (icmp_ln29)> <Delay = 0.38>
ST_37 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln36 = br void %VITIS_LOOP_38_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36]   --->   Operation 182 'br' 'br_ln36' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 38 <SV = 3> <Delay = 3.11>
ST_38 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_4, i5 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:32]   --->   Operation 183 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %i_4, i3 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:32]   --->   Operation 184 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i9 %tmp_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:32]   --->   Operation 185 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 186 [1/1] (0.73ns)   --->   "%add_ln32 = add i11 %tmp_2, i11 %zext_ln32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:32]   --->   Operation 186 'add' 'add_ln32' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 187 [1/2] (0.71ns)   --->   "%b_load = load i6 %b_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:30]   --->   Operation 187 'load' 'b_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>
ST_38 : Operation 188 [1/1] (0.00ns)   --->   "%w = bitcast i64 %b_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:30]   --->   Operation 188 'bitcast' 'w' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 189 [2/2] (2.38ns)   --->   "%call_ln30 = call void @ludcmp_Pipeline_VITIS_LOOP_31_7, i64 %w, i6 %i_4, i11 %add_ln32, i64 %A, i64 %y, i64 %w_3_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:30]   --->   Operation 189 'call' 'call_ln30' <Predicate = true> <Delay = 2.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 4> <Delay = 0.00>
ST_39 : Operation 190 [1/2] (0.00ns)   --->   "%call_ln30 = call void @ludcmp_Pipeline_VITIS_LOOP_31_7, i64 %w, i6 %i_4, i11 %add_ln32, i64 %A, i64 %y, i64 %w_3_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:30]   --->   Operation 190 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 5> <Delay = 0.71>
ST_40 : Operation 191 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:8]   --->   Operation 191 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 192 [1/1] (0.00ns)   --->   "%w_3_loc_load = load i64 %w_3_loc"   --->   Operation 192 'load' 'w_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i64 %w_3_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:33]   --->   Operation 193 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 194 [1/1] (0.00ns)   --->   "%y_addr_1 = getelementptr i64 %y, i64 0, i64 %zext_ln29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:33]   --->   Operation 194 'getelementptr' 'y_addr_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 195 [1/1] (0.71ns)   --->   "%store_ln33 = store i64 %bitcast_ln33, i6 %y_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:33]   --->   Operation 195 'store' 'store_ln33' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>
ST_40 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln29 = br void %VITIS_LOOP_31_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:29]   --->   Operation 196 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 41 <SV = 3> <Delay = 1.09>
ST_41 : Operation 197 [1/1] (0.00ns)   --->   "%i_5 = load i7 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36]   --->   Operation 197 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i7 %i_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36]   --->   Operation 198 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_5, i32 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36]   --->   Operation 199 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 200 [1/1] (0.00ns)   --->   "%empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 200 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %tmp_6, void %VITIS_LOOP_38_9.split, void %for.end112" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36]   --->   Operation 201 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %i_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36]   --->   Operation 202 'zext' 'zext_ln36' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_41 : Operation 203 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i64 %y, i64 0, i64 %zext_ln36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:37]   --->   Operation 203 'getelementptr' 'y_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_41 : Operation 204 [2/2] (0.71ns)   --->   "%y_load = load i6 %y_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:37]   --->   Operation 204 'load' 'y_load' <Predicate = (!tmp_6)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>
ST_41 : Operation 205 [1/1] (0.70ns)   --->   "%add_ln36 = add i7 %i_5, i7 127" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36]   --->   Operation 205 'add' 'add_ln36' <Predicate = (!tmp_6)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 206 [1/1] (0.38ns)   --->   "%store_ln36 = store i7 %add_ln36, i7 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36]   --->   Operation 206 'store' 'store_ln36' <Predicate = (!tmp_6)> <Delay = 0.38>
ST_41 : Operation 207 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:42]   --->   Operation 207 'ret' 'ret_ln42' <Predicate = (tmp_6)> <Delay = 0.00>

State 42 <SV = 4> <Delay = 1.47>
ST_42 : Operation 208 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i6 %indvars_iv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36]   --->   Operation 208 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i7 %i_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 209 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln36, i5 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 210 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %i_5, i3 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 211 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i10 %tmp_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 212 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 213 [1/1] (0.73ns)   --->   "%add_ln39 = add i11 %tmp_4, i11 %zext_ln39_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39]   --->   Operation 213 'add' 'add_ln39' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 214 [1/1] (0.73ns)   --->   "%add_ln40 = add i11 %add_ln39, i11 %zext_ln39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 214 'add' 'add_ln40' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 215 [1/2] (0.71ns)   --->   "%y_load = load i6 %y_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:37]   --->   Operation 215 'load' 'y_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>
ST_42 : Operation 216 [1/1] (0.00ns)   --->   "%w_7 = bitcast i64 %y_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:37]   --->   Operation 216 'bitcast' 'w_7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 217 [2/2] (0.38ns)   --->   "%call_ln36 = call void @ludcmp_Pipeline_VITIS_LOOP_38_9, i6 %indvars_iv_load, i64 %w_7, i11 %add_ln39, i64 %A, i64 %x, i64 %w_8_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36]   --->   Operation 217 'call' 'call_ln36' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 218 [1/1] (0.70ns)   --->   "%add_ln36_1 = add i6 %indvars_iv_load, i6 63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36]   --->   Operation 218 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 219 [1/1] (0.38ns)   --->   "%store_ln36 = store i6 %add_ln36_1, i6 %indvars_iv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36]   --->   Operation 219 'store' 'store_ln36' <Predicate = true> <Delay = 0.38>

State 43 <SV = 5> <Delay = 0.00>
ST_43 : Operation 220 [1/2] (0.00ns)   --->   "%call_ln36 = call void @ludcmp_Pipeline_VITIS_LOOP_38_9, i6 %indvars_iv_load, i64 %w_7, i11 %add_ln39, i64 %A, i64 %x, i64 %w_8_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36]   --->   Operation 220 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 6> <Delay = 1.64>
ST_44 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i11 %add_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 221 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 222 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i64 %A, i64 0, i64 %zext_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 222 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 223 [2/2] (1.64ns)   --->   "%A_load_4 = load i11 %A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 223 'load' 'A_load_4' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>

State 45 <SV = 7> <Delay = 1.64>
ST_45 : Operation 224 [1/2] (1.64ns)   --->   "%A_load_4 = load i11 %A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 224 'load' 'A_load_4' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>

State 46 <SV = 8> <Delay = 3.31>
ST_46 : Operation 225 [1/1] (0.00ns)   --->   "%w_8_loc_load = load i64 %w_8_loc"   --->   Operation 225 'load' 'w_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln40 = bitcast i64 %A_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 226 'bitcast' 'bitcast_ln40' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 227 [22/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 227 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 9> <Delay = 3.31>
ST_47 : Operation 228 [21/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 228 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 10> <Delay = 3.31>
ST_48 : Operation 229 [20/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 229 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 11> <Delay = 3.31>
ST_49 : Operation 230 [19/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 230 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 12> <Delay = 3.31>
ST_50 : Operation 231 [18/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 231 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 13> <Delay = 3.31>
ST_51 : Operation 232 [17/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 232 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 14> <Delay = 3.31>
ST_52 : Operation 233 [16/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 233 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 15> <Delay = 3.31>
ST_53 : Operation 234 [15/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 234 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 16> <Delay = 3.31>
ST_54 : Operation 235 [14/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 235 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 17> <Delay = 3.31>
ST_55 : Operation 236 [13/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 236 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 18> <Delay = 3.31>
ST_56 : Operation 237 [12/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 237 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 19> <Delay = 3.31>
ST_57 : Operation 238 [11/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 238 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 20> <Delay = 3.31>
ST_58 : Operation 239 [10/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 239 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 21> <Delay = 3.31>
ST_59 : Operation 240 [9/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 240 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 22> <Delay = 3.31>
ST_60 : Operation 241 [8/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 241 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 23> <Delay = 3.31>
ST_61 : Operation 242 [7/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 242 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 24> <Delay = 3.31>
ST_62 : Operation 243 [6/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 243 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 25> <Delay = 3.31>
ST_63 : Operation 244 [5/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 244 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 26> <Delay = 3.31>
ST_64 : Operation 245 [4/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 245 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 27> <Delay = 3.31>
ST_65 : Operation 246 [3/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 246 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 28> <Delay = 3.31>
ST_66 : Operation 247 [2/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 247 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 29> <Delay = 3.31>
ST_67 : Operation 248 [1/22] (3.31ns)   --->   "%div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 248 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 30> <Delay = 0.71>
ST_68 : Operation 249 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:8]   --->   Operation 249 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 250 [1/1] (0.00ns)   --->   "%bitcast_ln40_1 = bitcast i64 %div1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 250 'bitcast' 'bitcast_ln40_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 251 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i64 %x, i64 0, i64 %zext_ln36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 251 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 252 [1/1] (0.71ns)   --->   "%store_ln40 = store i64 %bitcast_ln40_1, i6 %x_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40]   --->   Operation 252 'store' 'store_ln40' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>
ST_68 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln36 = br void %VITIS_LOOP_38_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36]   --->   Operation 253 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'store' operation ('store_ln12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:12) of constant 0 on local variable 'i' [19]  (0.387 ns)

 <State 2>: 1.01ns
The critical path consists of the following:
	'load' operation ('j', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:12) on local variable 'i' [22]  (0 ns)
	'add' operation ('add_ln14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:14) [31]  (0.735 ns)
	blocking operation 0.271 ns on control path)

 <State 3>: 2.38ns
The critical path consists of the following:
	'phi' operation ('j', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:13) with incoming values : ('add_ln13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:13) [36]  (0 ns)
	'add' operation ('add_ln14_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:14) [46]  (0.735 ns)
	'getelementptr' operation ('A_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:14) [48]  (0 ns)
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:14) on array 'A' [51]  (1.65 ns)

 <State 4>: 1.65ns
The critical path consists of the following:
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:14) on array 'A' [51]  (1.65 ns)

 <State 5>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_ln14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:14) to 'ludcmp_Pipeline_VITIS_LOOP_15_3' [53]  (2.42 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [49]  (0 ns)
	'load' operation ('A_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) on array 'A' [55]  (1.65 ns)

 <State 8>: 1.65ns
The critical path consists of the following:
	'load' operation ('A_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) on array 'A' [55]  (1.65 ns)

 <State 9>: 3.32ns
The critical path consists of the following:
	'load' operation ('w_6_loc_load') on local variable 'w_6_loc' [54]  (0 ns)
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 10>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 11>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 12>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 13>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 14>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 15>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 16>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 17>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 18>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 19>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 20>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 21>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 22>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 23>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 24>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 25>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 26>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 27>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 28>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 29>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 30>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) [57]  (3.32 ns)

 <State 31>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18) of variable 'bitcast_ln18_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18 on array 'A' [59]  (1.65 ns)

 <State 32>: 2.38ns
The critical path consists of the following:
	'phi' operation ('j', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:20) with incoming values : ('zext_ln8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:8) ('add_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:20) [64]  (0 ns)
	'add' operation ('add_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:21) [69]  (0.735 ns)
	'getelementptr' operation ('A_addr_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:21) [71]  (0 ns)
	'load' operation ('A_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:21) on array 'A' [73]  (1.65 ns)

 <State 33>: 1.65ns
The critical path consists of the following:
	'load' operation ('A_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:21) on array 'A' [73]  (1.65 ns)

 <State 34>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:21) to 'ludcmp_Pipeline_VITIS_LOOP_22_5' [75]  (2.42 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 1.65ns
The critical path consists of the following:
	'load' operation ('w_10_loc_load') on local variable 'w_10_loc' [76]  (0 ns)
	'store' operation ('store_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:25) of variable 'bitcast_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:25 on array 'A' [78]  (1.65 ns)

 <State 37>: 1.09ns
The critical path consists of the following:
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:29) on local variable 'i' [89]  (0 ns)
	'add' operation ('add_ln29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:29) [92]  (0.706 ns)
	'store' operation ('store_ln29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:29) of variable 'add_ln29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:29 on local variable 'i' [109]  (0.387 ns)

 <State 38>: 3.11ns
The critical path consists of the following:
	'add' operation ('add_ln32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:32) [99]  (0.735 ns)
	'call' operation ('call_ln30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:30) to 'ludcmp_Pipeline_VITIS_LOOP_31_7' [104]  (2.38 ns)

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 0.714ns
The critical path consists of the following:
	'load' operation ('w_3_loc_load') on local variable 'w_3_loc' [105]  (0 ns)
	'store' operation ('store_ln33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:33) of variable 'bitcast_ln33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:33 on array 'y' [108]  (0.714 ns)

 <State 41>: 1.09ns
The critical path consists of the following:
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36) on local variable 'i' [118]  (0 ns)
	'add' operation ('add_ln36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36) [146]  (0.706 ns)
	'store' operation ('store_ln36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36) of variable 'add_ln36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36 on local variable 'i' [148]  (0.387 ns)

 <State 42>: 1.47ns
The critical path consists of the following:
	'add' operation ('add_ln39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39) [130]  (0.735 ns)
	'add' operation ('add_ln40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [131]  (0.735 ns)

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [133]  (0 ns)
	'load' operation ('A_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) on array 'A' [140]  (1.65 ns)

 <State 45>: 1.65ns
The critical path consists of the following:
	'load' operation ('A_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) on array 'A' [140]  (1.65 ns)

 <State 46>: 3.32ns
The critical path consists of the following:
	'load' operation ('w_8_loc_load') on local variable 'w_8_loc' [139]  (0 ns)
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 47>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 48>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 49>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 50>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 51>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 52>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 53>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 54>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 55>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 56>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 57>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 58>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 59>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 60>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 61>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 62>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 63>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 64>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 65>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 66>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 67>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) [142]  (3.32 ns)

 <State 68>: 0.714ns
The critical path consists of the following:
	'store' operation ('store_ln40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40) of variable 'bitcast_ln40_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40 on array 'x' [145]  (0.714 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
