/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2022 MediaTek Inc.
 * Author: Anthony Huang <anthony.huang@mediatek.com>
 */

#ifndef _DT_BINDINGS_MMDVFS_CLK_MT6983_H
#define _DT_BINDINGS_MMDVFS_CLK_MT6983_H

/* For clock consumer */
#define CLK_MMDVFS_DISP		(0)
#define CLK_MMDVFS_MDP		(1)
#define CLK_MMDVFS_MML		(2)
#define CLK_MMDVFS_CAM		(3)
#define CLK_MMDVFS_SENIF	(4)
#define CLK_MMDVFS_IMG		(5)
#define CLK_MMDVFS_SMI_COMMON0	(6)
#define CLK_MMDVFS_SMI_COMMON1	(7)
#define CLK_MMDVFS_VFMT		(8)
#define CLK_MMDVFS_JPEGENC	(9)
#define CLK_MMDVFS_JPEGENC2	(10)
#define CLK_MMDVFS_VDEC		(11)
#define CLK_MMDVFS_VENC		(12)
#define CLK_MMDVFS_JPEGDEC	(13)
#define CLK_MMDVFS_JPEGDEC2	(14)
#define CLK_MMDVFS_VOTE_VCORE	(15)
#define CLK_MMDVFS_VOTE_VMM	(16)

#endif /* _DT_BINDINGS_MMDVFS_CLK_MT6983_H */
