#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2073b90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2073d20 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x207eb60 .functor NOT 1, L_0x20a9240, C4<0>, C4<0>, C4<0>;
L_0x20a8fa0 .functor XOR 1, L_0x20a8e40, L_0x20a8f00, C4<0>, C4<0>;
L_0x20a9130 .functor XOR 1, L_0x20a8fa0, L_0x20a9060, C4<0>, C4<0>;
v0x20a53f0_0 .net *"_ivl_10", 0 0, L_0x20a9060;  1 drivers
v0x20a54f0_0 .net *"_ivl_12", 0 0, L_0x20a9130;  1 drivers
v0x20a55d0_0 .net *"_ivl_2", 0 0, L_0x20a73e0;  1 drivers
v0x20a5690_0 .net *"_ivl_4", 0 0, L_0x20a8e40;  1 drivers
v0x20a5770_0 .net *"_ivl_6", 0 0, L_0x20a8f00;  1 drivers
v0x20a58a0_0 .net *"_ivl_8", 0 0, L_0x20a8fa0;  1 drivers
v0x20a5980_0 .net "a", 0 0, v0x20a2390_0;  1 drivers
v0x20a5a20_0 .net "b", 0 0, v0x20a2430_0;  1 drivers
v0x20a5ac0_0 .net "c", 0 0, v0x20a24d0_0;  1 drivers
v0x20a5b60_0 .var "clk", 0 0;
v0x20a5c00_0 .net "d", 0 0, v0x20a2610_0;  1 drivers
v0x20a5ca0_0 .net "q_dut", 0 0, L_0x20a8bb0;  1 drivers
v0x20a5d40_0 .net "q_ref", 0 0, L_0x207ebd0;  1 drivers
v0x20a5de0_0 .var/2u "stats1", 159 0;
v0x20a5e80_0 .var/2u "strobe", 0 0;
v0x20a5f20_0 .net "tb_match", 0 0, L_0x20a9240;  1 drivers
v0x20a5fe0_0 .net "tb_mismatch", 0 0, L_0x207eb60;  1 drivers
v0x20a60a0_0 .net "wavedrom_enable", 0 0, v0x20a2700_0;  1 drivers
v0x20a6140_0 .net "wavedrom_title", 511 0, v0x20a27a0_0;  1 drivers
L_0x20a73e0 .concat [ 1 0 0 0], L_0x207ebd0;
L_0x20a8e40 .concat [ 1 0 0 0], L_0x207ebd0;
L_0x20a8f00 .concat [ 1 0 0 0], L_0x20a8bb0;
L_0x20a9060 .concat [ 1 0 0 0], L_0x207ebd0;
L_0x20a9240 .cmp/eeq 1, L_0x20a73e0, L_0x20a9130;
S_0x2073eb0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x2073d20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x205fea0 .functor OR 1, v0x20a2390_0, v0x20a2430_0, C4<0>, C4<0>;
L_0x2074610 .functor OR 1, v0x20a24d0_0, v0x20a2610_0, C4<0>, C4<0>;
L_0x207ebd0 .functor AND 1, L_0x205fea0, L_0x2074610, C4<1>, C4<1>;
v0x207edd0_0 .net *"_ivl_0", 0 0, L_0x205fea0;  1 drivers
v0x207ee70_0 .net *"_ivl_2", 0 0, L_0x2074610;  1 drivers
v0x205fff0_0 .net "a", 0 0, v0x20a2390_0;  alias, 1 drivers
v0x2060090_0 .net "b", 0 0, v0x20a2430_0;  alias, 1 drivers
v0x20a1810_0 .net "c", 0 0, v0x20a24d0_0;  alias, 1 drivers
v0x20a1920_0 .net "d", 0 0, v0x20a2610_0;  alias, 1 drivers
v0x20a19e0_0 .net "q", 0 0, L_0x207ebd0;  alias, 1 drivers
S_0x20a1b40 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x2073d20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x20a2390_0 .var "a", 0 0;
v0x20a2430_0 .var "b", 0 0;
v0x20a24d0_0 .var "c", 0 0;
v0x20a2570_0 .net "clk", 0 0, v0x20a5b60_0;  1 drivers
v0x20a2610_0 .var "d", 0 0;
v0x20a2700_0 .var "wavedrom_enable", 0 0;
v0x20a27a0_0 .var "wavedrom_title", 511 0;
E_0x206eb30/0 .event negedge, v0x20a2570_0;
E_0x206eb30/1 .event posedge, v0x20a2570_0;
E_0x206eb30 .event/or E_0x206eb30/0, E_0x206eb30/1;
E_0x206ed80 .event posedge, v0x20a2570_0;
E_0x20589f0 .event negedge, v0x20a2570_0;
S_0x20a1e90 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x20a1b40;
 .timescale -12 -12;
v0x20a2090_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20a2190 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x20a1b40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20a2900 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x2073d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x20a6470 .functor NOT 1, v0x20a2430_0, C4<0>, C4<0>, C4<0>;
L_0x20a6500 .functor AND 1, v0x20a2390_0, L_0x20a6470, C4<1>, C4<1>;
L_0x20a6590 .functor NOT 1, v0x20a24d0_0, C4<0>, C4<0>, C4<0>;
L_0x20a6600 .functor AND 1, L_0x20a6500, L_0x20a6590, C4<1>, C4<1>;
L_0x20a66f0 .functor AND 1, L_0x20a6600, v0x20a2610_0, C4<1>, C4<1>;
L_0x20a67b0 .functor NOT 1, v0x20a2390_0, C4<0>, C4<0>, C4<0>;
L_0x20a6860 .functor AND 1, L_0x20a67b0, v0x20a2430_0, C4<1>, C4<1>;
L_0x20a6920 .functor NOT 1, v0x20a24d0_0, C4<0>, C4<0>, C4<0>;
L_0x20a69e0 .functor AND 1, L_0x20a6860, L_0x20a6920, C4<1>, C4<1>;
L_0x20a6af0 .functor AND 1, L_0x20a69e0, v0x20a2610_0, C4<1>, C4<1>;
L_0x20a6c10 .functor OR 1, L_0x20a66f0, L_0x20a6af0, C4<0>, C4<0>;
L_0x20a6cd0 .functor NOT 1, v0x20a2390_0, C4<0>, C4<0>, C4<0>;
L_0x20a6db0 .functor AND 1, L_0x20a6cd0, v0x20a2430_0, C4<1>, C4<1>;
L_0x20a6e70 .functor AND 1, L_0x20a6db0, v0x20a24d0_0, C4<1>, C4<1>;
L_0x20a6d40 .functor NOT 1, v0x20a2610_0, C4<0>, C4<0>, C4<0>;
L_0x20a6fb0 .functor AND 1, L_0x20a6e70, L_0x20a6d40, C4<1>, C4<1>;
L_0x20a7150 .functor OR 1, L_0x20a6c10, L_0x20a6fb0, C4<0>, C4<0>;
L_0x20a7260 .functor NOT 1, v0x20a2430_0, C4<0>, C4<0>, C4<0>;
L_0x20a7480 .functor AND 1, v0x20a2390_0, L_0x20a7260, C4<1>, C4<1>;
L_0x20a7650 .functor AND 1, L_0x20a7480, v0x20a24d0_0, C4<1>, C4<1>;
L_0x20a78d0 .functor AND 1, L_0x20a7650, v0x20a2610_0, C4<1>, C4<1>;
L_0x20a7aa0 .functor OR 1, L_0x20a7150, L_0x20a78d0, C4<0>, C4<0>;
L_0x20a7c70 .functor AND 1, v0x20a2390_0, v0x20a2430_0, C4<1>, C4<1>;
L_0x20a7ce0 .functor NOT 1, v0x20a24d0_0, C4<0>, C4<0>, C4<0>;
L_0x20a7e20 .functor AND 1, L_0x20a7c70, L_0x20a7ce0, C4<1>, C4<1>;
L_0x20a7f30 .functor AND 1, L_0x20a7e20, v0x20a2610_0, C4<1>, C4<1>;
L_0x20a80d0 .functor OR 1, L_0x20a7aa0, L_0x20a7f30, C4<0>, C4<0>;
L_0x20a81e0 .functor AND 1, v0x20a2390_0, v0x20a2430_0, C4<1>, C4<1>;
L_0x20a8340 .functor AND 1, L_0x20a81e0, v0x20a24d0_0, C4<1>, C4<1>;
L_0x20a8400 .functor NOT 1, v0x20a2610_0, C4<0>, C4<0>, C4<0>;
L_0x20a8570 .functor AND 1, L_0x20a8340, L_0x20a8400, C4<1>, C4<1>;
L_0x20a8680 .functor OR 1, L_0x20a80d0, L_0x20a8570, C4<0>, C4<0>;
L_0x20a88a0 .functor AND 1, v0x20a2390_0, v0x20a2430_0, C4<1>, C4<1>;
L_0x20a8910 .functor AND 1, L_0x20a88a0, v0x20a24d0_0, C4<1>, C4<1>;
L_0x20a8af0 .functor AND 1, L_0x20a8910, v0x20a2610_0, C4<1>, C4<1>;
L_0x20a8bb0 .functor OR 1, L_0x20a8680, L_0x20a8af0, C4<0>, C4<0>;
v0x20a2bf0_0 .net *"_ivl_0", 0 0, L_0x20a6470;  1 drivers
v0x20a2cd0_0 .net *"_ivl_10", 0 0, L_0x20a67b0;  1 drivers
v0x20a2db0_0 .net *"_ivl_12", 0 0, L_0x20a6860;  1 drivers
v0x20a2ea0_0 .net *"_ivl_14", 0 0, L_0x20a6920;  1 drivers
v0x20a2f80_0 .net *"_ivl_16", 0 0, L_0x20a69e0;  1 drivers
v0x20a30b0_0 .net *"_ivl_18", 0 0, L_0x20a6af0;  1 drivers
v0x20a3190_0 .net *"_ivl_2", 0 0, L_0x20a6500;  1 drivers
v0x20a3270_0 .net *"_ivl_20", 0 0, L_0x20a6c10;  1 drivers
v0x20a3350_0 .net *"_ivl_22", 0 0, L_0x20a6cd0;  1 drivers
v0x20a3430_0 .net *"_ivl_24", 0 0, L_0x20a6db0;  1 drivers
v0x20a3510_0 .net *"_ivl_26", 0 0, L_0x20a6e70;  1 drivers
v0x20a35f0_0 .net *"_ivl_28", 0 0, L_0x20a6d40;  1 drivers
v0x20a36d0_0 .net *"_ivl_30", 0 0, L_0x20a6fb0;  1 drivers
v0x20a37b0_0 .net *"_ivl_32", 0 0, L_0x20a7150;  1 drivers
v0x20a3890_0 .net *"_ivl_34", 0 0, L_0x20a7260;  1 drivers
v0x20a3970_0 .net *"_ivl_36", 0 0, L_0x20a7480;  1 drivers
v0x20a3a50_0 .net *"_ivl_38", 0 0, L_0x20a7650;  1 drivers
v0x20a3b30_0 .net *"_ivl_4", 0 0, L_0x20a6590;  1 drivers
v0x20a3c10_0 .net *"_ivl_40", 0 0, L_0x20a78d0;  1 drivers
v0x20a3cf0_0 .net *"_ivl_42", 0 0, L_0x20a7aa0;  1 drivers
v0x20a3dd0_0 .net *"_ivl_44", 0 0, L_0x20a7c70;  1 drivers
v0x20a3eb0_0 .net *"_ivl_46", 0 0, L_0x20a7ce0;  1 drivers
v0x20a3f90_0 .net *"_ivl_48", 0 0, L_0x20a7e20;  1 drivers
v0x20a4070_0 .net *"_ivl_50", 0 0, L_0x20a7f30;  1 drivers
v0x20a4150_0 .net *"_ivl_52", 0 0, L_0x20a80d0;  1 drivers
v0x20a4230_0 .net *"_ivl_54", 0 0, L_0x20a81e0;  1 drivers
v0x20a4310_0 .net *"_ivl_56", 0 0, L_0x20a8340;  1 drivers
v0x20a43f0_0 .net *"_ivl_58", 0 0, L_0x20a8400;  1 drivers
v0x20a44d0_0 .net *"_ivl_6", 0 0, L_0x20a6600;  1 drivers
v0x20a45b0_0 .net *"_ivl_60", 0 0, L_0x20a8570;  1 drivers
v0x20a4690_0 .net *"_ivl_62", 0 0, L_0x20a8680;  1 drivers
v0x20a4770_0 .net *"_ivl_64", 0 0, L_0x20a88a0;  1 drivers
v0x20a4850_0 .net *"_ivl_66", 0 0, L_0x20a8910;  1 drivers
v0x20a4b40_0 .net *"_ivl_68", 0 0, L_0x20a8af0;  1 drivers
v0x20a4c20_0 .net *"_ivl_8", 0 0, L_0x20a66f0;  1 drivers
v0x20a4d00_0 .net "a", 0 0, v0x20a2390_0;  alias, 1 drivers
v0x20a4da0_0 .net "b", 0 0, v0x20a2430_0;  alias, 1 drivers
v0x20a4e90_0 .net "c", 0 0, v0x20a24d0_0;  alias, 1 drivers
v0x20a4f80_0 .net "d", 0 0, v0x20a2610_0;  alias, 1 drivers
v0x20a5070_0 .net "q", 0 0, L_0x20a8bb0;  alias, 1 drivers
S_0x20a51d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x2073d20;
 .timescale -12 -12;
E_0x206e8d0 .event anyedge, v0x20a5e80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20a5e80_0;
    %nor/r;
    %assign/vec4 v0x20a5e80_0, 0;
    %wait E_0x206e8d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20a1b40;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20a2610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a2430_0, 0;
    %assign/vec4 v0x20a2390_0, 0;
    %wait E_0x20589f0;
    %wait E_0x206ed80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20a2610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a2430_0, 0;
    %assign/vec4 v0x20a2390_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x206eb30;
    %load/vec4 v0x20a2390_0;
    %load/vec4 v0x20a2430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x20a24d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x20a2610_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20a2610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a2430_0, 0;
    %assign/vec4 v0x20a2390_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x20a2190;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x206eb30;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x20a2610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a2430_0, 0;
    %assign/vec4 v0x20a2390_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2073d20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20a5b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20a5e80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2073d20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x20a5b60_0;
    %inv;
    %store/vec4 v0x20a5b60_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2073d20;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20a2570_0, v0x20a5fe0_0, v0x20a5980_0, v0x20a5a20_0, v0x20a5ac0_0, v0x20a5c00_0, v0x20a5d40_0, v0x20a5ca0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2073d20;
T_7 ;
    %load/vec4 v0x20a5de0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x20a5de0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20a5de0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x20a5de0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20a5de0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20a5de0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20a5de0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2073d20;
T_8 ;
    %wait E_0x206eb30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20a5de0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a5de0_0, 4, 32;
    %load/vec4 v0x20a5f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x20a5de0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a5de0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20a5de0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a5de0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x20a5d40_0;
    %load/vec4 v0x20a5d40_0;
    %load/vec4 v0x20a5ca0_0;
    %xor;
    %load/vec4 v0x20a5d40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x20a5de0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a5de0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x20a5de0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a5de0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/circuit3/iter0/response1/top_module.sv";
