// Seed: 3533116603
module module_0 (
    input wor id_0
);
  wire id_2, id_3;
  wire id_4;
  wire id_5, id_6;
  module_2 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_2,
      id_3
  );
  tri0 id_7, id_8, id_9, id_10;
  assign id_8 = -1;
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1
);
  always id_0 <= 1;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6, id_7;
endmodule
