set ::env(PROJECT_NAME) HEC_core
set ::env(DESIGN_TOP) HEC_gen
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/Cores/Communication_Controller/bluetooth/trunk/code/cores/HEC/generator/core
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/Communication_Controller/bluetooth/trunk/code/cores/HEC/generator/core/HEC_gen.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller

