num,oblig1,oblig2,oblig3,cons1,cons2,cons3,cons4,cons5
1,vlsi11,,,esa2,,,,
2,,,,esa2,mobj2,signal1,,
3,vlsi12,,,mobj2,noyau3,signal1,,
4,vlsi11,archi12,,ares2,pr1,signal2,,
5,,,,esa1,mobj1,,,
6,vlsi11,archi13,,ares1,esa2,mobj2,,
7,vlsi12,archi11,,ares2,esa2,mobj2,,
8,vlsi11,archi12,,ares1,,,,
9,vlsi11,archi14,,ares1,noyau2,pr3,,
10,vlsi11,archi13,,ares1,esa2,pr3,,
11,vlsi11,archi13,,esa1,,,,
12,vlsi11,archi13,,mobj2,,,,
13,vlsi12,archi11,,aresX,esa2,noyau3,,
14,archi11,,,mobj1,pr2,signal2,,
15,vlsi11,archi13,,mobj2,,,,
16,archi13,,,esa1,mobj1,signal1,,
17,vlsi12,archi12,,mobj2,pr2,signal1,,
18,vlsi12,archi11,,esa1,mobj1,noyau3,,
19,vlsi11,archi13,,esa1,,,,
20,vlsi12,archi13,,esa1,noyau1,signal1,,
21,vlsi11,,,esa2,,,,
22,vlsi11,,,noyau2,signal2,,,
23,vlsi11,archi14,,ares1,noyau1,signal2,,
24,vlsi12,archi12,,mobj2,pr2,signal1,,
25,vlsi12,archi14,,mobj1,noyau3,signal1,,
26,vlsi12,archi11,,ares2,esa2,mobj2,,
27,,,,ares1,mobj1,,,
28,vlsi11,archi14,,mobj2,noyau2,pr1,,
29,vlsi12,archi13,,ares3,mobj1,signal1,,
30,,,,ares3,esa2,signal1,,
31,vlsi12,archi12,,mobj2,pr2,signal1,,
32,vlsi11,archi13,,mobj2,,,,
33,vlsi11,archi13,,noyau2,pr1,signal2,,
34,vlsi11,archi13,,esa2,pr1,signal2,,
35,vlsi12,archi12,,ares2,mobj2,signal1,,
36,vlsi12,archi13,,esa1,mobj1,signal1,,
37,vlsi12,archi11,,ares2,esa2,signal2,,
38,vlsi12,archi13,,esa1,noyau2,signal1,,
39,vlsi12,archi13,,esa1,mobj1,signal1,,
40,vlsi11,archi13,,signal2,,,,
41,vlsi12,archi14,,mobj2,pr2,signal1,,
42,vlsi12,archi13,,esa1,mobj1,signal1,,
43,vlsi11,archi13,,esa1,mobj1,pr1,,
44,,,,ares1,pr2,signal2,,
45,vlsi12,archi11,,ares3,mobj1,noyau3,,
46,vlsi11,archi13,,ares1,mobj1,signal2,,
47,vlsi12,archi14,,ares2,mobj1,signal1,,
48,,,,esa2,noyau3,,,
49,vlsi12,archi11,,,,,,
50,vlsi12,archi13,,esa1,noyau2,signal1,,
