-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_float_safe_softmax2_Pipeline_normalize_blocks is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    exp_x_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_ce0 : OUT STD_LOGIC;
    exp_x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    sum : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_1_ce0 : OUT STD_LOGIC;
    exp_x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_2_ce0 : OUT STD_LOGIC;
    exp_x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_3_ce0 : OUT STD_LOGIC;
    exp_x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_4_ce0 : OUT STD_LOGIC;
    exp_x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_5_ce0 : OUT STD_LOGIC;
    exp_x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_6_ce0 : OUT STD_LOGIC;
    exp_x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_7_ce0 : OUT STD_LOGIC;
    exp_x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_8_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_8_ce0 : OUT STD_LOGIC;
    exp_x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_9_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_9_ce0 : OUT STD_LOGIC;
    exp_x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_10_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_10_ce0 : OUT STD_LOGIC;
    exp_x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_11_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_11_ce0 : OUT STD_LOGIC;
    exp_x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_12_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_12_ce0 : OUT STD_LOGIC;
    exp_x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_13_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_13_ce0 : OUT STD_LOGIC;
    exp_x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_14_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_14_ce0 : OUT STD_LOGIC;
    exp_x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_15_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_15_ce0 : OUT STD_LOGIC;
    exp_x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_16_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_16_ce0 : OUT STD_LOGIC;
    exp_x_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_17_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_17_ce0 : OUT STD_LOGIC;
    exp_x_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_18_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_18_ce0 : OUT STD_LOGIC;
    exp_x_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_19_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_19_ce0 : OUT STD_LOGIC;
    exp_x_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_20_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_20_ce0 : OUT STD_LOGIC;
    exp_x_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_21_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_21_ce0 : OUT STD_LOGIC;
    exp_x_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_22_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_22_ce0 : OUT STD_LOGIC;
    exp_x_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_23_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_23_ce0 : OUT STD_LOGIC;
    exp_x_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_24_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_24_ce0 : OUT STD_LOGIC;
    exp_x_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_25_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_25_ce0 : OUT STD_LOGIC;
    exp_x_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_26_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_26_ce0 : OUT STD_LOGIC;
    exp_x_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_27_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_27_ce0 : OUT STD_LOGIC;
    exp_x_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_28_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_28_ce0 : OUT STD_LOGIC;
    exp_x_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_29_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_29_ce0 : OUT STD_LOGIC;
    exp_x_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_30_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_30_ce0 : OUT STD_LOGIC;
    exp_x_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_31_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    exp_x_31_ce0 : OUT STD_LOGIC;
    exp_x_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of activation_accelerator_float_safe_softmax2_Pipeline_normalize_blocks is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_C000 : STD_LOGIC_VECTOR (15 downto 0) := "1100000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv16_20 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln915_fu_1300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal lshr_ln5_reg_1469 : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln5_reg_1469_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln5_reg_1469_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln5_reg_1469_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln5_reg_1469_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln5_reg_1469_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln5_reg_1469_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln5_reg_1469_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln5_reg_1469_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln5_reg_1469_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln5_reg_1469_pp0_iter10_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal exp_x_load_reg_1630 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_1_load_reg_1635 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_2_load_reg_1640 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_3_load_reg_1645 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_4_load_reg_1650 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_5_load_reg_1655 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_6_load_reg_1660 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_7_load_reg_1665 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_8_load_reg_1670 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_9_load_reg_1675 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_10_load_reg_1680 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_11_load_reg_1685 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_12_load_reg_1690 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_13_load_reg_1695 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_14_load_reg_1700 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_15_load_reg_1705 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_16_load_reg_1710 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_17_load_reg_1715 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_18_load_reg_1720 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_19_load_reg_1725 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_20_load_reg_1730 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_21_load_reg_1735 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_22_load_reg_1740 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_23_load_reg_1745 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_24_load_reg_1750 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_25_load_reg_1755 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_26_load_reg_1760 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_27_load_reg_1765 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_28_load_reg_1770 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_29_load_reg_1775 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_30_load_reg_1780 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_31_load_reg_1785 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1164_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_reg_1790 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1168_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_reg_1795 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1172_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_2_reg_1800 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1176_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_3_reg_1805 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1180_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_4_reg_1810 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1184_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_5_reg_1815 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1188_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_6_reg_1820 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1192_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_7_reg_1825 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1196_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_8_reg_1830 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1200_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_9_reg_1835 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1204_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_10_reg_1840 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1208_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_11_reg_1845 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1212_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_12_reg_1850 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1216_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_13_reg_1855 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1220_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_14_reg_1860 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1224_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_15_reg_1865 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1228_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_16_reg_1870 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1232_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_17_reg_1875 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1236_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_18_reg_1880 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1240_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_19_reg_1885 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1244_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_20_reg_1890 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1248_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_21_reg_1895 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1252_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_22_reg_1900 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1256_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_23_reg_1905 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1260_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_24_reg_1910 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1264_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_25_reg_1915 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1268_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_26_reg_1920 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1272_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_27_reg_1925 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1276_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_28_reg_1930 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1280_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_29_reg_1935 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1284_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_30_reg_1940 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1288_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_31_reg_1945 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_round_float32_to_bf16_ieee_fu_972_ap_ready : STD_LOGIC;
    signal tmp_round_float32_to_bf16_ieee_fu_972_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_round_float32_to_bf16_ieee_fu_978_ap_ready : STD_LOGIC;
    signal tmp_s_round_float32_to_bf16_ieee_fu_978_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_round_float32_to_bf16_ieee_fu_984_ap_ready : STD_LOGIC;
    signal tmp_31_round_float32_to_bf16_ieee_fu_984_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_round_float32_to_bf16_ieee_fu_990_ap_ready : STD_LOGIC;
    signal tmp_32_round_float32_to_bf16_ieee_fu_990_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_round_float32_to_bf16_ieee_fu_996_ap_ready : STD_LOGIC;
    signal tmp_33_round_float32_to_bf16_ieee_fu_996_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_round_float32_to_bf16_ieee_fu_1002_ap_ready : STD_LOGIC;
    signal tmp_34_round_float32_to_bf16_ieee_fu_1002_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_round_float32_to_bf16_ieee_fu_1008_ap_ready : STD_LOGIC;
    signal tmp_35_round_float32_to_bf16_ieee_fu_1008_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_round_float32_to_bf16_ieee_fu_1014_ap_ready : STD_LOGIC;
    signal tmp_36_round_float32_to_bf16_ieee_fu_1014_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_round_float32_to_bf16_ieee_fu_1020_ap_ready : STD_LOGIC;
    signal tmp_37_round_float32_to_bf16_ieee_fu_1020_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_round_float32_to_bf16_ieee_fu_1026_ap_ready : STD_LOGIC;
    signal tmp_38_round_float32_to_bf16_ieee_fu_1026_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_round_float32_to_bf16_ieee_fu_1032_ap_ready : STD_LOGIC;
    signal tmp_39_round_float32_to_bf16_ieee_fu_1032_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_round_float32_to_bf16_ieee_fu_1038_ap_ready : STD_LOGIC;
    signal tmp_40_round_float32_to_bf16_ieee_fu_1038_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_41_round_float32_to_bf16_ieee_fu_1044_ap_ready : STD_LOGIC;
    signal tmp_41_round_float32_to_bf16_ieee_fu_1044_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_round_float32_to_bf16_ieee_fu_1050_ap_ready : STD_LOGIC;
    signal tmp_42_round_float32_to_bf16_ieee_fu_1050_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_round_float32_to_bf16_ieee_fu_1056_ap_ready : STD_LOGIC;
    signal tmp_43_round_float32_to_bf16_ieee_fu_1056_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_round_float32_to_bf16_ieee_fu_1062_ap_ready : STD_LOGIC;
    signal tmp_44_round_float32_to_bf16_ieee_fu_1062_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_45_round_float32_to_bf16_ieee_fu_1068_ap_ready : STD_LOGIC;
    signal tmp_45_round_float32_to_bf16_ieee_fu_1068_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_46_round_float32_to_bf16_ieee_fu_1074_ap_ready : STD_LOGIC;
    signal tmp_46_round_float32_to_bf16_ieee_fu_1074_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_47_round_float32_to_bf16_ieee_fu_1080_ap_ready : STD_LOGIC;
    signal tmp_47_round_float32_to_bf16_ieee_fu_1080_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_round_float32_to_bf16_ieee_fu_1086_ap_ready : STD_LOGIC;
    signal tmp_48_round_float32_to_bf16_ieee_fu_1086_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_round_float32_to_bf16_ieee_fu_1092_ap_ready : STD_LOGIC;
    signal tmp_49_round_float32_to_bf16_ieee_fu_1092_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_round_float32_to_bf16_ieee_fu_1098_ap_ready : STD_LOGIC;
    signal tmp_50_round_float32_to_bf16_ieee_fu_1098_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_round_float32_to_bf16_ieee_fu_1104_ap_ready : STD_LOGIC;
    signal tmp_51_round_float32_to_bf16_ieee_fu_1104_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_round_float32_to_bf16_ieee_fu_1110_ap_ready : STD_LOGIC;
    signal tmp_52_round_float32_to_bf16_ieee_fu_1110_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_53_round_float32_to_bf16_ieee_fu_1116_ap_ready : STD_LOGIC;
    signal tmp_53_round_float32_to_bf16_ieee_fu_1116_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_54_round_float32_to_bf16_ieee_fu_1122_ap_ready : STD_LOGIC;
    signal tmp_54_round_float32_to_bf16_ieee_fu_1122_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_55_round_float32_to_bf16_ieee_fu_1128_ap_ready : STD_LOGIC;
    signal tmp_55_round_float32_to_bf16_ieee_fu_1128_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_round_float32_to_bf16_ieee_fu_1134_ap_ready : STD_LOGIC;
    signal tmp_56_round_float32_to_bf16_ieee_fu_1134_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_round_float32_to_bf16_ieee_fu_1140_ap_ready : STD_LOGIC;
    signal tmp_57_round_float32_to_bf16_ieee_fu_1140_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_58_round_float32_to_bf16_ieee_fu_1146_ap_ready : STD_LOGIC;
    signal tmp_58_round_float32_to_bf16_ieee_fu_1146_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_round_float32_to_bf16_ieee_fu_1152_ap_ready : STD_LOGIC;
    signal tmp_59_round_float32_to_bf16_ieee_fu_1152_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_round_float32_to_bf16_ieee_fu_1158_ap_ready : STD_LOGIC;
    signal tmp_60_round_float32_to_bf16_ieee_fu_1158_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln922_fu_1316_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln924_fu_1373_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln924_1_fu_1397_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idx_fu_146 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln915_fu_1362_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln4_fu_1306_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln924_fu_1392_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_round_float32_to_bf16_ieee IS
    port (
        ap_ready : OUT STD_LOGIC;
        x_in : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    tmp_round_float32_to_bf16_ieee_fu_972 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_round_float32_to_bf16_ieee_fu_972_ap_ready,
        x_in => y_reg_1790,
        ap_return => tmp_round_float32_to_bf16_ieee_fu_972_ap_return);

    tmp_s_round_float32_to_bf16_ieee_fu_978 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_s_round_float32_to_bf16_ieee_fu_978_ap_ready,
        x_in => y_1_reg_1795,
        ap_return => tmp_s_round_float32_to_bf16_ieee_fu_978_ap_return);

    tmp_31_round_float32_to_bf16_ieee_fu_984 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_31_round_float32_to_bf16_ieee_fu_984_ap_ready,
        x_in => y_2_reg_1800,
        ap_return => tmp_31_round_float32_to_bf16_ieee_fu_984_ap_return);

    tmp_32_round_float32_to_bf16_ieee_fu_990 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_32_round_float32_to_bf16_ieee_fu_990_ap_ready,
        x_in => y_3_reg_1805,
        ap_return => tmp_32_round_float32_to_bf16_ieee_fu_990_ap_return);

    tmp_33_round_float32_to_bf16_ieee_fu_996 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_33_round_float32_to_bf16_ieee_fu_996_ap_ready,
        x_in => y_4_reg_1810,
        ap_return => tmp_33_round_float32_to_bf16_ieee_fu_996_ap_return);

    tmp_34_round_float32_to_bf16_ieee_fu_1002 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_34_round_float32_to_bf16_ieee_fu_1002_ap_ready,
        x_in => y_5_reg_1815,
        ap_return => tmp_34_round_float32_to_bf16_ieee_fu_1002_ap_return);

    tmp_35_round_float32_to_bf16_ieee_fu_1008 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_35_round_float32_to_bf16_ieee_fu_1008_ap_ready,
        x_in => y_6_reg_1820,
        ap_return => tmp_35_round_float32_to_bf16_ieee_fu_1008_ap_return);

    tmp_36_round_float32_to_bf16_ieee_fu_1014 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_36_round_float32_to_bf16_ieee_fu_1014_ap_ready,
        x_in => y_7_reg_1825,
        ap_return => tmp_36_round_float32_to_bf16_ieee_fu_1014_ap_return);

    tmp_37_round_float32_to_bf16_ieee_fu_1020 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_37_round_float32_to_bf16_ieee_fu_1020_ap_ready,
        x_in => y_8_reg_1830,
        ap_return => tmp_37_round_float32_to_bf16_ieee_fu_1020_ap_return);

    tmp_38_round_float32_to_bf16_ieee_fu_1026 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_38_round_float32_to_bf16_ieee_fu_1026_ap_ready,
        x_in => y_9_reg_1835,
        ap_return => tmp_38_round_float32_to_bf16_ieee_fu_1026_ap_return);

    tmp_39_round_float32_to_bf16_ieee_fu_1032 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_39_round_float32_to_bf16_ieee_fu_1032_ap_ready,
        x_in => y_10_reg_1840,
        ap_return => tmp_39_round_float32_to_bf16_ieee_fu_1032_ap_return);

    tmp_40_round_float32_to_bf16_ieee_fu_1038 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_40_round_float32_to_bf16_ieee_fu_1038_ap_ready,
        x_in => y_11_reg_1845,
        ap_return => tmp_40_round_float32_to_bf16_ieee_fu_1038_ap_return);

    tmp_41_round_float32_to_bf16_ieee_fu_1044 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_41_round_float32_to_bf16_ieee_fu_1044_ap_ready,
        x_in => y_12_reg_1850,
        ap_return => tmp_41_round_float32_to_bf16_ieee_fu_1044_ap_return);

    tmp_42_round_float32_to_bf16_ieee_fu_1050 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_42_round_float32_to_bf16_ieee_fu_1050_ap_ready,
        x_in => y_13_reg_1855,
        ap_return => tmp_42_round_float32_to_bf16_ieee_fu_1050_ap_return);

    tmp_43_round_float32_to_bf16_ieee_fu_1056 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_43_round_float32_to_bf16_ieee_fu_1056_ap_ready,
        x_in => y_14_reg_1860,
        ap_return => tmp_43_round_float32_to_bf16_ieee_fu_1056_ap_return);

    tmp_44_round_float32_to_bf16_ieee_fu_1062 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_44_round_float32_to_bf16_ieee_fu_1062_ap_ready,
        x_in => y_15_reg_1865,
        ap_return => tmp_44_round_float32_to_bf16_ieee_fu_1062_ap_return);

    tmp_45_round_float32_to_bf16_ieee_fu_1068 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_45_round_float32_to_bf16_ieee_fu_1068_ap_ready,
        x_in => y_16_reg_1870,
        ap_return => tmp_45_round_float32_to_bf16_ieee_fu_1068_ap_return);

    tmp_46_round_float32_to_bf16_ieee_fu_1074 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_46_round_float32_to_bf16_ieee_fu_1074_ap_ready,
        x_in => y_17_reg_1875,
        ap_return => tmp_46_round_float32_to_bf16_ieee_fu_1074_ap_return);

    tmp_47_round_float32_to_bf16_ieee_fu_1080 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_47_round_float32_to_bf16_ieee_fu_1080_ap_ready,
        x_in => y_18_reg_1880,
        ap_return => tmp_47_round_float32_to_bf16_ieee_fu_1080_ap_return);

    tmp_48_round_float32_to_bf16_ieee_fu_1086 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_48_round_float32_to_bf16_ieee_fu_1086_ap_ready,
        x_in => y_19_reg_1885,
        ap_return => tmp_48_round_float32_to_bf16_ieee_fu_1086_ap_return);

    tmp_49_round_float32_to_bf16_ieee_fu_1092 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_49_round_float32_to_bf16_ieee_fu_1092_ap_ready,
        x_in => y_20_reg_1890,
        ap_return => tmp_49_round_float32_to_bf16_ieee_fu_1092_ap_return);

    tmp_50_round_float32_to_bf16_ieee_fu_1098 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_50_round_float32_to_bf16_ieee_fu_1098_ap_ready,
        x_in => y_21_reg_1895,
        ap_return => tmp_50_round_float32_to_bf16_ieee_fu_1098_ap_return);

    tmp_51_round_float32_to_bf16_ieee_fu_1104 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_51_round_float32_to_bf16_ieee_fu_1104_ap_ready,
        x_in => y_22_reg_1900,
        ap_return => tmp_51_round_float32_to_bf16_ieee_fu_1104_ap_return);

    tmp_52_round_float32_to_bf16_ieee_fu_1110 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_52_round_float32_to_bf16_ieee_fu_1110_ap_ready,
        x_in => y_23_reg_1905,
        ap_return => tmp_52_round_float32_to_bf16_ieee_fu_1110_ap_return);

    tmp_53_round_float32_to_bf16_ieee_fu_1116 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_53_round_float32_to_bf16_ieee_fu_1116_ap_ready,
        x_in => y_24_reg_1910,
        ap_return => tmp_53_round_float32_to_bf16_ieee_fu_1116_ap_return);

    tmp_54_round_float32_to_bf16_ieee_fu_1122 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_54_round_float32_to_bf16_ieee_fu_1122_ap_ready,
        x_in => y_25_reg_1915,
        ap_return => tmp_54_round_float32_to_bf16_ieee_fu_1122_ap_return);

    tmp_55_round_float32_to_bf16_ieee_fu_1128 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_55_round_float32_to_bf16_ieee_fu_1128_ap_ready,
        x_in => y_26_reg_1920,
        ap_return => tmp_55_round_float32_to_bf16_ieee_fu_1128_ap_return);

    tmp_56_round_float32_to_bf16_ieee_fu_1134 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_56_round_float32_to_bf16_ieee_fu_1134_ap_ready,
        x_in => y_27_reg_1925,
        ap_return => tmp_56_round_float32_to_bf16_ieee_fu_1134_ap_return);

    tmp_57_round_float32_to_bf16_ieee_fu_1140 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_57_round_float32_to_bf16_ieee_fu_1140_ap_ready,
        x_in => y_28_reg_1930,
        ap_return => tmp_57_round_float32_to_bf16_ieee_fu_1140_ap_return);

    tmp_58_round_float32_to_bf16_ieee_fu_1146 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_58_round_float32_to_bf16_ieee_fu_1146_ap_ready,
        x_in => y_29_reg_1935,
        ap_return => tmp_58_round_float32_to_bf16_ieee_fu_1146_ap_return);

    tmp_59_round_float32_to_bf16_ieee_fu_1152 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_59_round_float32_to_bf16_ieee_fu_1152_ap_ready,
        x_in => y_30_reg_1940,
        ap_return => tmp_59_round_float32_to_bf16_ieee_fu_1152_ap_return);

    tmp_60_round_float32_to_bf16_ieee_fu_1158 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_60_round_float32_to_bf16_ieee_fu_1158_ap_ready,
        x_in => y_31_reg_1945,
        ap_return => tmp_60_round_float32_to_bf16_ieee_fu_1158_ap_return);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1226 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_load_reg_1630,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1164_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1227 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_1_load_reg_1635,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1168_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1228 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_2_load_reg_1640,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1172_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1229 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_3_load_reg_1645,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1176_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1230 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_4_load_reg_1650,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1180_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1231 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_5_load_reg_1655,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1184_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1232 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_6_load_reg_1660,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1188_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1233 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_7_load_reg_1665,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1192_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1234 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_8_load_reg_1670,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1196_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1235 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_9_load_reg_1675,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1200_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1236 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_10_load_reg_1680,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1204_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1237 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_11_load_reg_1685,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1208_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1238 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_12_load_reg_1690,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1212_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1239 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_13_load_reg_1695,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1216_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1240 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_14_load_reg_1700,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1220_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1241 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_15_load_reg_1705,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1224_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1242 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_16_load_reg_1710,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1228_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1243 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_17_load_reg_1715,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1232_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1244 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_18_load_reg_1720,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1236_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1245 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_19_load_reg_1725,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1240_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1246 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_20_load_reg_1730,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1244_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1247 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_21_load_reg_1735,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1248_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1248 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_22_load_reg_1740,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1252_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1249 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_23_load_reg_1745,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1256_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1250 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_24_load_reg_1750,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1260_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1251 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_25_load_reg_1755,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1264_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1252 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_26_load_reg_1760,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1268_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1253 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_27_load_reg_1765,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1272_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1254 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_28_load_reg_1770,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1276_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1255 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_29_load_reg_1775,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1280_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1256 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_30_load_reg_1780,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1284_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U1257 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_31_load_reg_1785,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1288_p2);

    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    idx_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln915_fu_1300_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    idx_fu_146 <= add_ln915_fu_1362_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_146 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                lshr_ln5_reg_1469_pp0_iter10_reg <= lshr_ln5_reg_1469_pp0_iter9_reg;
                lshr_ln5_reg_1469_pp0_iter2_reg <= lshr_ln5_reg_1469_pp0_iter1_reg;
                lshr_ln5_reg_1469_pp0_iter3_reg <= lshr_ln5_reg_1469_pp0_iter2_reg;
                lshr_ln5_reg_1469_pp0_iter4_reg <= lshr_ln5_reg_1469_pp0_iter3_reg;
                lshr_ln5_reg_1469_pp0_iter5_reg <= lshr_ln5_reg_1469_pp0_iter4_reg;
                lshr_ln5_reg_1469_pp0_iter6_reg <= lshr_ln5_reg_1469_pp0_iter5_reg;
                lshr_ln5_reg_1469_pp0_iter7_reg <= lshr_ln5_reg_1469_pp0_iter6_reg;
                lshr_ln5_reg_1469_pp0_iter8_reg <= lshr_ln5_reg_1469_pp0_iter7_reg;
                lshr_ln5_reg_1469_pp0_iter9_reg <= lshr_ln5_reg_1469_pp0_iter8_reg;
                y_10_reg_1840 <= grp_fu_1204_p2;
                y_11_reg_1845 <= grp_fu_1208_p2;
                y_12_reg_1850 <= grp_fu_1212_p2;
                y_13_reg_1855 <= grp_fu_1216_p2;
                y_14_reg_1860 <= grp_fu_1220_p2;
                y_15_reg_1865 <= grp_fu_1224_p2;
                y_16_reg_1870 <= grp_fu_1228_p2;
                y_17_reg_1875 <= grp_fu_1232_p2;
                y_18_reg_1880 <= grp_fu_1236_p2;
                y_19_reg_1885 <= grp_fu_1240_p2;
                y_1_reg_1795 <= grp_fu_1168_p2;
                y_20_reg_1890 <= grp_fu_1244_p2;
                y_21_reg_1895 <= grp_fu_1248_p2;
                y_22_reg_1900 <= grp_fu_1252_p2;
                y_23_reg_1905 <= grp_fu_1256_p2;
                y_24_reg_1910 <= grp_fu_1260_p2;
                y_25_reg_1915 <= grp_fu_1264_p2;
                y_26_reg_1920 <= grp_fu_1268_p2;
                y_27_reg_1925 <= grp_fu_1272_p2;
                y_28_reg_1930 <= grp_fu_1276_p2;
                y_29_reg_1935 <= grp_fu_1280_p2;
                y_2_reg_1800 <= grp_fu_1172_p2;
                y_30_reg_1940 <= grp_fu_1284_p2;
                y_31_reg_1945 <= grp_fu_1288_p2;
                y_3_reg_1805 <= grp_fu_1176_p2;
                y_4_reg_1810 <= grp_fu_1180_p2;
                y_5_reg_1815 <= grp_fu_1184_p2;
                y_6_reg_1820 <= grp_fu_1188_p2;
                y_7_reg_1825 <= grp_fu_1192_p2;
                y_8_reg_1830 <= grp_fu_1196_p2;
                y_9_reg_1835 <= grp_fu_1200_p2;
                y_reg_1790 <= grp_fu_1164_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                exp_x_10_load_reg_1680 <= exp_x_10_q0;
                exp_x_11_load_reg_1685 <= exp_x_11_q0;
                exp_x_12_load_reg_1690 <= exp_x_12_q0;
                exp_x_13_load_reg_1695 <= exp_x_13_q0;
                exp_x_14_load_reg_1700 <= exp_x_14_q0;
                exp_x_15_load_reg_1705 <= exp_x_15_q0;
                exp_x_16_load_reg_1710 <= exp_x_16_q0;
                exp_x_17_load_reg_1715 <= exp_x_17_q0;
                exp_x_18_load_reg_1720 <= exp_x_18_q0;
                exp_x_19_load_reg_1725 <= exp_x_19_q0;
                exp_x_1_load_reg_1635 <= exp_x_1_q0;
                exp_x_20_load_reg_1730 <= exp_x_20_q0;
                exp_x_21_load_reg_1735 <= exp_x_21_q0;
                exp_x_22_load_reg_1740 <= exp_x_22_q0;
                exp_x_23_load_reg_1745 <= exp_x_23_q0;
                exp_x_24_load_reg_1750 <= exp_x_24_q0;
                exp_x_25_load_reg_1755 <= exp_x_25_q0;
                exp_x_26_load_reg_1760 <= exp_x_26_q0;
                exp_x_27_load_reg_1765 <= exp_x_27_q0;
                exp_x_28_load_reg_1770 <= exp_x_28_q0;
                exp_x_29_load_reg_1775 <= exp_x_29_q0;
                exp_x_2_load_reg_1640 <= exp_x_2_q0;
                exp_x_30_load_reg_1780 <= exp_x_30_q0;
                exp_x_31_load_reg_1785 <= exp_x_31_q0;
                exp_x_3_load_reg_1645 <= exp_x_3_q0;
                exp_x_4_load_reg_1650 <= exp_x_4_q0;
                exp_x_5_load_reg_1655 <= exp_x_5_q0;
                exp_x_6_load_reg_1660 <= exp_x_6_q0;
                exp_x_7_load_reg_1665 <= exp_x_7_q0;
                exp_x_8_load_reg_1670 <= exp_x_8_q0;
                exp_x_9_load_reg_1675 <= exp_x_9_q0;
                exp_x_load_reg_1630 <= exp_x_q0;
                lshr_ln5_reg_1469_pp0_iter1_reg <= lshr_ln5_reg_1469;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln915_fu_1300_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                lshr_ln5_reg_1469 <= ap_sig_allocacmp_i(15 downto 4);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 <= zext_ln924_1_fu_1397_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 <= zext_ln924_fu_1373_p1(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 <= tmp_53_round_float32_to_bf16_ieee_fu_1116_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 <= tmp_37_round_float32_to_bf16_ieee_fu_1020_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 <= zext_ln924_1_fu_1397_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 <= zext_ln924_fu_1373_p1(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 <= tmp_52_round_float32_to_bf16_ieee_fu_1110_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 <= tmp_36_round_float32_to_bf16_ieee_fu_1014_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 <= zext_ln924_1_fu_1397_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 <= zext_ln924_fu_1373_p1(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 <= tmp_51_round_float32_to_bf16_ieee_fu_1104_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 <= tmp_35_round_float32_to_bf16_ieee_fu_1008_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 <= zext_ln924_1_fu_1397_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 <= zext_ln924_fu_1373_p1(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 <= tmp_50_round_float32_to_bf16_ieee_fu_1098_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 <= tmp_34_round_float32_to_bf16_ieee_fu_1002_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 <= zext_ln924_1_fu_1397_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 <= zext_ln924_fu_1373_p1(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 <= tmp_49_round_float32_to_bf16_ieee_fu_1092_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 <= tmp_33_round_float32_to_bf16_ieee_fu_996_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 <= zext_ln924_1_fu_1397_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 <= zext_ln924_fu_1373_p1(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 <= tmp_48_round_float32_to_bf16_ieee_fu_1086_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 <= tmp_32_round_float32_to_bf16_ieee_fu_990_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 <= zext_ln924_1_fu_1397_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 <= zext_ln924_fu_1373_p1(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 <= tmp_47_round_float32_to_bf16_ieee_fu_1080_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 <= tmp_31_round_float32_to_bf16_ieee_fu_984_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 <= zext_ln924_1_fu_1397_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 <= zext_ln924_fu_1373_p1(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 <= tmp_46_round_float32_to_bf16_ieee_fu_1074_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 <= tmp_s_round_float32_to_bf16_ieee_fu_978_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 <= zext_ln924_1_fu_1397_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 <= zext_ln924_fu_1373_p1(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 <= tmp_45_round_float32_to_bf16_ieee_fu_1068_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 <= tmp_round_float32_to_bf16_ieee_fu_972_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 <= zext_ln924_1_fu_1397_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 <= zext_ln924_fu_1373_p1(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 <= tmp_54_round_float32_to_bf16_ieee_fu_1122_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 <= tmp_38_round_float32_to_bf16_ieee_fu_1026_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln915_fu_1362_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv16_20));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln915_fu_1300_p2)
    begin
        if (((icmp_ln915_fu_1300_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter10_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, idx_fu_146, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_i <= idx_fu_146;
        end if; 
    end process;

    exp_x_10_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_10_ce0 <= ap_const_logic_1;
        else 
            exp_x_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_11_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_11_ce0 <= ap_const_logic_1;
        else 
            exp_x_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_12_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_12_ce0 <= ap_const_logic_1;
        else 
            exp_x_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_13_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_13_ce0 <= ap_const_logic_1;
        else 
            exp_x_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_14_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_14_ce0 <= ap_const_logic_1;
        else 
            exp_x_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_15_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_15_ce0 <= ap_const_logic_1;
        else 
            exp_x_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_16_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_16_ce0 <= ap_const_logic_1;
        else 
            exp_x_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_17_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_17_ce0 <= ap_const_logic_1;
        else 
            exp_x_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_18_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_18_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_18_ce0 <= ap_const_logic_1;
        else 
            exp_x_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_19_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_19_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_19_ce0 <= ap_const_logic_1;
        else 
            exp_x_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_1_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_1_ce0 <= ap_const_logic_1;
        else 
            exp_x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_20_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_20_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_20_ce0 <= ap_const_logic_1;
        else 
            exp_x_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_21_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_21_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_21_ce0 <= ap_const_logic_1;
        else 
            exp_x_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_22_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_22_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_22_ce0 <= ap_const_logic_1;
        else 
            exp_x_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_23_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_23_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_23_ce0 <= ap_const_logic_1;
        else 
            exp_x_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_24_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_24_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_24_ce0 <= ap_const_logic_1;
        else 
            exp_x_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_25_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_25_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_25_ce0 <= ap_const_logic_1;
        else 
            exp_x_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_26_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_26_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_26_ce0 <= ap_const_logic_1;
        else 
            exp_x_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_27_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_27_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_27_ce0 <= ap_const_logic_1;
        else 
            exp_x_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_28_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_28_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_28_ce0 <= ap_const_logic_1;
        else 
            exp_x_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_29_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_29_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_29_ce0 <= ap_const_logic_1;
        else 
            exp_x_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_2_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_2_ce0 <= ap_const_logic_1;
        else 
            exp_x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_30_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_30_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_30_ce0 <= ap_const_logic_1;
        else 
            exp_x_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_31_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_31_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_31_ce0 <= ap_const_logic_1;
        else 
            exp_x_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_3_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_3_ce0 <= ap_const_logic_1;
        else 
            exp_x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_4_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_4_ce0 <= ap_const_logic_1;
        else 
            exp_x_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_5_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_5_ce0 <= ap_const_logic_1;
        else 
            exp_x_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_6_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_6_ce0 <= ap_const_logic_1;
        else 
            exp_x_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_7_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_7_ce0 <= ap_const_logic_1;
        else 
            exp_x_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_8_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_8_ce0 <= ap_const_logic_1;
        else 
            exp_x_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_9_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_9_ce0 <= ap_const_logic_1;
        else 
            exp_x_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_address0 <= zext_ln922_fu_1316_p1(11 - 1 downto 0);

    exp_x_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_ce0 <= ap_const_logic_1;
        else 
            exp_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln915_fu_1300_p2 <= "1" when (unsigned(ap_sig_allocacmp_i) < unsigned(ap_const_lv16_C000)) else "0";
    lshr_ln4_fu_1306_p4 <= ap_sig_allocacmp_i(15 downto 5);
    or_ln924_fu_1392_p2 <= (lshr_ln5_reg_1469_pp0_iter10_reg or ap_const_lv12_1);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 <= zext_ln924_1_fu_1397_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1 <= zext_ln924_fu_1373_p1(12 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 <= tmp_55_round_float32_to_bf16_ieee_fu_1128_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1 <= tmp_39_round_float32_to_bf16_ieee_fu_1032_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 <= zext_ln924_1_fu_1397_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1 <= zext_ln924_fu_1373_p1(12 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 <= tmp_56_round_float32_to_bf16_ieee_fu_1134_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1 <= tmp_40_round_float32_to_bf16_ieee_fu_1038_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 <= zext_ln924_1_fu_1397_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1 <= zext_ln924_fu_1373_p1(12 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 <= tmp_57_round_float32_to_bf16_ieee_fu_1140_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1 <= tmp_41_round_float32_to_bf16_ieee_fu_1044_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 <= zext_ln924_1_fu_1397_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1 <= zext_ln924_fu_1373_p1(12 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 <= tmp_58_round_float32_to_bf16_ieee_fu_1146_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1 <= tmp_42_round_float32_to_bf16_ieee_fu_1050_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 <= zext_ln924_1_fu_1397_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1 <= zext_ln924_fu_1373_p1(12 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 <= tmp_59_round_float32_to_bf16_ieee_fu_1152_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1 <= tmp_43_round_float32_to_bf16_ieee_fu_1056_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 <= zext_ln924_1_fu_1397_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1 <= zext_ln924_fu_1373_p1(12 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 <= tmp_60_round_float32_to_bf16_ieee_fu_1158_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1 <= tmp_44_round_float32_to_bf16_ieee_fu_1062_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln922_fu_1316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln4_fu_1306_p4),64));
    zext_ln924_1_fu_1397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln924_fu_1392_p2),64));
    zext_ln924_fu_1373_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln5_reg_1469_pp0_iter10_reg),64));
end behav;
