
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.020171                       # Number of seconds simulated
sim_ticks                                 20171244000                       # Number of ticks simulated
final_tick                                20171244000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 139108                       # Simulator instruction rate (inst/s)
host_op_rate                                   140678                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               13008990                       # Simulator tick rate (ticks/s)
host_mem_usage                                 886120                       # Number of bytes of host memory used
host_seconds                                  1550.56                       # Real time elapsed on the host
sim_insts                                   215695632                       # Number of instructions simulated
sim_ops                                     218130520                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu00.inst           22592                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu00.data           19648                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu01.inst            4480                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu01.data            5696                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu02.inst            1792                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu02.data            6656                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu03.inst            4352                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu03.data            6720                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu04.inst            3392                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu04.data           21568                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu05.inst            1408                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu05.data           11264                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu06.inst             768                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu06.data           18176                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu07.inst            1216                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu07.data           23936                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu08.inst            1152                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu08.data           26944                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu09.inst            1024                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu09.data           33536                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu10.inst             768                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu10.data           23744                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu11.inst             960                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu11.data           12672                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu12.inst            1024                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu12.data           21184                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu13.inst             640                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu13.data            9984                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu14.inst             576                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu14.data           13440                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu15.inst             768                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu15.data            8192                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu16.inst            1280                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu16.data            3328                       # Number of bytes read from this memory
system.physmem.bytes_read::total               314880                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu00.inst        22592                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu01.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu02.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu03.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu04.inst         3392                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu05.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu06.inst          768                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu07.inst         1216                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu08.inst         1152                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu09.inst         1024                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu10.inst          768                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu11.inst          960                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu12.inst         1024                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu13.inst          640                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu14.inst          576                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu15.inst          768                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu16.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           48192                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks         4416                       # Number of bytes written to this memory
system.physmem.bytes_written::total              4416                       # Number of bytes written to this memory
system.physmem.num_reads::cpu00.inst              353                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu00.data              307                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu01.inst               70                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu01.data               89                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu02.inst               28                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu02.data              104                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu03.inst               68                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu03.data              105                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu04.inst               53                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu04.data              337                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu05.inst               22                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu05.data              176                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu06.inst               12                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu06.data              284                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu07.inst               19                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu07.data              374                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu08.inst               18                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu08.data              421                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu09.inst               16                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu09.data              524                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu10.inst               12                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu10.data              371                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu11.inst               15                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu11.data              198                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu12.inst               16                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu12.data              331                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu13.inst               10                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu13.data              156                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu14.inst                9                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu14.data              210                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu15.inst               12                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu15.data              128                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu16.inst               20                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu16.data               52                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4920                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks              69                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                   69                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu00.inst            1120010                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu00.data             974060                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu01.inst             222098                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu01.data             282382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu02.inst              88839                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu02.data             329975                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu03.inst             215753                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu03.data             333148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu04.inst             168160                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu04.data            1069245                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu05.inst              69802                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu05.data             558419                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu06.inst              38074                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu06.data             901085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu07.inst              60284                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu07.data            1186640                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu08.inst              57111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu08.data            1335763                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu09.inst              50765                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu09.data            1662565                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu10.inst              38074                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu10.data            1177121                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu11.inst              47593                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu11.data             628221                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu12.inst              50765                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu12.data            1050208                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu13.inst              31728                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu13.data             494962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu14.inst              28556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu14.data             666295                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu15.inst              38074                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu15.data             406123                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu16.inst              63457                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu16.data             164987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                15610341                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu00.inst       1120010                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu01.inst        222098                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu02.inst         88839                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu03.inst        215753                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu04.inst        168160                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu05.inst         69802                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu06.inst         38074                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu07.inst         60284                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu08.inst         57111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu09.inst         50765                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu10.inst         38074                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu11.inst         47593                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu12.inst         50765                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu13.inst         31728                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu14.inst         28556                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu15.inst         38074                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu16.inst         63457                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2389144                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            218926                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 218926                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            218926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu00.inst           1120010                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu00.data            974060                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu01.inst            222098                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu01.data            282382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu02.inst             88839                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu02.data            329975                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu03.inst            215753                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu03.data            333148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu04.inst            168160                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu04.data           1069245                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu05.inst             69802                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu05.data            558419                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu06.inst             38074                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu06.data            901085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu07.inst             60284                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu07.data           1186640                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu08.inst             57111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu08.data           1335763                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu09.inst             50765                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu09.data           1662565                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu10.inst             38074                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu10.data           1177121                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu11.inst             47593                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu11.data            628221                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu12.inst             50765                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu12.data           1050208                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu13.inst             31728                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu13.data            494962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu14.inst             28556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu14.data            666295                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu15.inst             38074                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu15.data            406123                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu16.inst             63457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu16.data            164987                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               15829267                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups              10073237                       # Number of BP lookups
system.cpu00.branchPred.condPredicted        10071778                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect             824                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups           10070551                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits              10070081                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           99.995333                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   549                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               55                       # Number of incorrect RAS predictions.
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls             235377                       # Number of system calls
system.cpu00.numCycles                       20171245                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles             9295                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                     50367925                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                  10073237                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches         10070630                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                    20152712                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  1831                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.PendingTrapStallCycles          168                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                    2874                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 291                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples         20163090                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            2.498322                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           0.504377                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  14498      0.07%      0.07% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                    856      0.00%      0.08% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2               10070177     49.94%     50.02% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3               10077559     49.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total           20163090                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.499386                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      2.497016                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                   8743                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles                6581                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                20146381                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                 672                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  713                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved                556                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 217                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts             50369776                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                 483                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  713                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                   9517                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                   682                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles         3539                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                20146184                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles                2455                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts             50368491                       # Number of instructions processed by rename
system.cpu00.rename.IQFullEvents                    1                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.SQFullEvents                 2331                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands          50370244                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups           231699377                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups       50374518                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              16                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps            50360541                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                   9703                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts               76                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts           75                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                    1227                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads           20141648                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores          10073604                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads        10069056                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores       10068987                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                 50366242                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                50363920                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             327                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined          6614                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        15448                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples     20163090                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       2.497827                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.710449                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             15862      0.08%      0.08% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           2520608     12.50%     12.58% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2           5036548     24.98%     37.56% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3          12590072     62.44%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total      20163090                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu            20149386     40.01%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                  8      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead           20141237     39.99%     80.00% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite          10073286     20.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total             50363920                       # Type of FU issued
system.cpu00.iq.rate                         2.496818                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads        120891225                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes        50372990                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses     50362545                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                32                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               16                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses             50363904                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    16                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads       10069162                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         1727                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores          675                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  713                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                   553                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 131                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts          50366362                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             433                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts            20141648                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts           10073604                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts               72                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                   4                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect           82                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          572                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                654                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts            50363063                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts            20140979                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             857                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                          22                       # number of nop insts executed
system.cpu00.iew.exec_refs                   30214137                       # number of memory reference insts executed
system.cpu00.iew.exec_branches               10071437                       # Number of branches executed
system.cpu00.iew.exec_stores                 10073158                       # Number of stores executed
system.cpu00.iew.exec_rate                   2.496775                       # Inst execution rate
system.cpu00.iew.wb_sent                     50362698                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                    50362561                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                30214660                       # num instructions producing a value
system.cpu00.iew.wb_consumers                30225720                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     2.496750                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.999634                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts          6635                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls            93                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             622                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples     20161883                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     2.497769                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.582105                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        17159      0.09%      0.09% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1     10071824     49.95%     50.04% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         1379      0.01%     50.05% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3      2519127     12.49%     62.54% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4      5034746     24.97%     87.51% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5      2517376     12.49%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6          104      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7           69      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8           99      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total     20161883                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts           50356017                       # Number of instructions committed
system.cpu00.commit.committedOps             50359726                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                     30212850                       # Number of memory references committed
system.cpu00.commit.loads                    20139921                       # Number of loads committed
system.cpu00.commit.membars                        26                       # Number of memory barriers committed
system.cpu00.commit.branches                 10070951                       # Number of branches committed
system.cpu00.commit.fp_insts                       16                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                40289261                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                202                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu       20146865     40.01%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult             8      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead      20139921     39.99%     80.00% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite     10072929     20.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total        50359726                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                  99                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                   70527624                       # The number of ROB reads
system.cpu00.rob.rob_writes                 100733934                       # The number of ROB writes
system.cpu00.timesIdled                           247                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                          8155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                  50356017                       # Number of Instructions Simulated
system.cpu00.committedOps                    50359726                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             0.400573                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       0.400573                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             2.496426                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       2.496426                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads               50366388                       # number of integer regfile reads
system.cpu00.int_regfile_writes              20148202                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2576                       # number of floating regfile reads
system.cpu00.cc_regfile_reads               211510617                       # number of cc regfile reads
system.cpu00.cc_regfile_writes               30215356                       # number of cc regfile writes
system.cpu00.misc_regfile_reads              31227630                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                   54                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements              59                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         153.488175                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          20141401                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             232                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs        86816.383621                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   153.488175                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.299782                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.299782                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          173                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          146                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.337891                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses        40289304                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses       40289304                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data     10071341                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      10071341                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data     10070340                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total     10070340                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           22                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           24                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data     20141681                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       20141681                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data     20141681                       # number of overall hits
system.cpu00.dcache.overall_hits::total      20141681                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          234                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          234                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         2504                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         2504                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            3                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            1                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         2738                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         2738                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         2738                       # number of overall misses
system.cpu00.dcache.overall_misses::total         2738                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data      9989990                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total      9989990                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    123487000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    123487000                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       133500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data         7500                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    133476990                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    133476990                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    133476990                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    133476990                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data     10071575                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     10071575                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data     10072844                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total     10072844                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data     20144419                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     20144419                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data     20144419                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     20144419                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.000023                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.000249                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.000249                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.040000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.040000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.000136                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.000136                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 42692.264957                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 42692.264957                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 49315.894569                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 49315.894569                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        44500                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data         7500                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 48749.813733                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 48749.813733                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 48749.813733                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 48749.813733                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           28                       # number of writebacks
system.cpu00.dcache.writebacks::total              28                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data           81                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         2286                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         2286                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data            3                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         2367                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         2367                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         2367                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         2367                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          153                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          218                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          218                       # number of WriteReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            1                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data          371                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total          371                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data          371                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total          371                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data      6173006                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total      6173006                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     11930500                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     11930500                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     18103506                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     18103506                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     18103506                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     18103506                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.000018                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.000018                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 40346.444444                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 40346.444444                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 54727.064220                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 54727.064220                       # average WriteReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         4500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 48796.512129                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 48796.512129                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 48796.512129                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 48796.512129                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements              68                       # number of replacements
system.cpu00.icache.tags.tagsinuse         288.838851                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs              2414                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             387                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs            6.237726                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   288.838851                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.564138                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.564138                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          319                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.623047                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses            6135                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses           6135                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst         2414                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total          2414                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst         2414                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total           2414                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst         2414                       # number of overall hits
system.cpu00.icache.overall_hits::total          2414                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          460                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          460                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          460                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          460                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          460                       # number of overall misses
system.cpu00.icache.overall_misses::total          460                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     23539998                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     23539998                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     23539998                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     23539998                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     23539998                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     23539998                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst         2874                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total         2874                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst         2874                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total         2874                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst         2874                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total         2874                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.160056                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.160056                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.160056                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.160056                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.160056                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.160056                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 51173.908696                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 51173.908696                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 51173.908696                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 51173.908696                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 51173.908696                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 51173.908696                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst           73                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst           73                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst           73                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          387                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          387                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          387                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          387                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          387                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          387                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     20089502                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     20089502                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     20089502                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     20089502                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     20089502                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     20089502                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.134656                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.134656                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.134656                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.134656                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.134656                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.134656                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 51910.857881                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 51910.857881                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 51910.857881                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 51910.857881                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 51910.857881                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 51910.857881                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups               4186688                       # Number of BP lookups
system.cpu01.branchPred.condPredicted         3865860                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect          123276                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups            3798118                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits               3720123                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           97.946483                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                128529                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect            36087                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                       20144796                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles          6890999                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                     20409072                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                   4186688                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches          3848652                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                    13116045                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                264425                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles         2823                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles          469                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                 6794860                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes               20915                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples         20142549                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.026568                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.283046                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0               11888416     59.02%     59.02% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                 261082      1.30%     60.32% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                3562538     17.69%     78.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                4430513     22.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total           20142549                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.207830                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.013119                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                6826566                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             5887293                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                 7081181                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              212773                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles               131913                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              84327                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 406                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts             18352435                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 705                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles               131913                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                7000746                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                 59780                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles      5706735                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                 7118730                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles              121822                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts             17991069                       # Number of instructions processed by rename
system.cpu01.rename.IQFullEvents                  431                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                   13                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  173                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands          18793416                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups            85606057                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups       21144169                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps            17449914                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                1343502                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts           173646                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts       173567                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                  524198                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            6568792                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores           3289042                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads         3119850                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores          25833                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                 17515879                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded            214702                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                17409833                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            3248                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined        774570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined      1524092                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved        53679                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples     20142549                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.864331                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.902989                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           9550734     47.42%     47.42% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           3986795     19.79%     67.21% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2           6392022     31.73%     98.94% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            212998      1.06%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total      20142549                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             7651765     43.95%     43.95% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                796      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.96% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            6512376     37.41%     81.36% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite           3244896     18.64%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             17409833                       # Type of FU issued
system.cpu01.iq.rate                         0.864235                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         54965463                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes        18505723                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses     17251967                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses             17409833                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads        3071496                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads       163288                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation          867                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores        54214                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads         1612                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles               131913                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                 41807                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles               86104                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts          17730603                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts           68905                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             6568792                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts            3289042                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts           170642                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                  979                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 115                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents          867                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect        93565                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect        33362                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts             126927                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts            17320047                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             6502204                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts           89786                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                          22                       # number of nop insts executed
system.cpu01.iew.exec_refs                    9744128                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                3532589                       # Number of branches executed
system.cpu01.iew.exec_stores                  3241924                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.859778                       # Inst execution rate
system.cpu01.iew.wb_sent                     17265149                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                    17251967                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                10055183                       # num instructions producing a value
system.cpu01.iew.wb_consumers                10398821                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     0.856398                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.966954                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts        774627                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls        161023                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts          122977                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples     19976915                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.848780                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.088375                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      9769603     48.90%     48.90% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1      6864246     34.36%     83.27% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       147066      0.74%     84.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3      3097345     15.50%     99.51% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4        38751      0.19%     99.70% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        26437      0.13%     99.83% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6        22114      0.11%     99.94% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         5099      0.03%     99.97% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         6254      0.03%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total     19976915                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts           16896991                       # Number of instructions committed
system.cpu01.commit.committedOps             16956011                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                      9640332                       # Number of memory references committed
system.cpu01.commit.loads                     6405504                       # Number of loads committed
system.cpu01.commit.membars                     32332                       # Number of memory barriers committed
system.cpu01.commit.branches                  3462663                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                13548312                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              10563                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu        7314896     43.14%     43.14% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           783      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     43.15% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead       6405504     37.78%     80.92% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite      3234828     19.08%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total        16956011                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                6254                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   37589421                       # The number of ROB reads
system.cpu01.rob.rob_writes                  35627134                       # The number of ROB writes
system.cpu01.timesIdled                           153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          2247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      26448                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                  16896991                       # Number of Instructions Simulated
system.cpu01.committedOps                    16956011                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.192212                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.192212                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.838777                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.838777                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads               20258525                       # number of integer regfile reads
system.cpu01.int_regfile_writes               7239012                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                71630373                       # number of cc regfile reads
system.cpu01.cc_regfile_writes               10545829                       # number of cc regfile writes
system.cpu01.misc_regfile_reads              11140421                       # number of misc regfile reads
system.cpu01.misc_regfile_writes               499729                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             116                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         224.403018                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           6245885                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             347                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs        17999.668588                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   224.403018                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.438287                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.438287                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          231                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.451172                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses        13325369                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses       13325369                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data      3188256                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       3188256                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data      3104559                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      3104559                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data        29963                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total        29963                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data          274                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          274                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      6292815                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        6292815                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      6292815                       # number of overall hits
system.cpu01.dcache.overall_hits::total       6292815                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data        85200                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        85200                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         9957                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         9957                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data       125759                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total       125759                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data        31344                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total        31344                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data        95157                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        95157                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data        95157                       # number of overall misses
system.cpu01.dcache.overall_misses::total        95157                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   2082419974                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   2082419974                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data    348287130                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total    348287130                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data   3123496102                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total   3123496102                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data    149319866                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total    149319866                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data    465076740                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total    465076740                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data   2430707104                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total   2430707104                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data   2430707104                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total   2430707104                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data      3273456                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      3273456                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data      3114516                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      3114516                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data       155722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total       155722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data        31618                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        31618                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      6387972                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      6387972                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      6387972                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      6387972                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.026028                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.026028                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.003197                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.003197                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.807587                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.807587                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.991334                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.991334                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.014896                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.014896                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.014896                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.014896                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 24441.548991                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 24441.548991                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 34979.123230                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 34979.123230                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 24837.157595                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 24837.157595                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  4763.905883                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  4763.905883                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 25544.175457                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 25544.175457                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 25544.175457                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 25544.175457                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     9.200000                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks           16                       # number of writebacks
system.cpu01.dcache.writebacks::total              16                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data        41041                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total        41041                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data         5201                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total         5201                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data        17924                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total        17924                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data        46242                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total        46242                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data        46242                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total        46242                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data        44159                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total        44159                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data         4756                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total         4756                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data       107835                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total       107835                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data        31344                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total        31344                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data        48915                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total        48915                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data        48915                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total        48915                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data    852423111                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total    852423111                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data    212487465                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total    212487465                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data   2329386027                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total   2329386027                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data    120530634                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total    120530634                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data    400387260                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total    400387260                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   1064910576                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   1064910576                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   1064910576                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   1064910576                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.013490                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.013490                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.001527                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.001527                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.692484                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.692484                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.991334                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.991334                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.007657                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.007657                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.007657                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.007657                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 19303.496705                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 19303.496705                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 44677.768082                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 44677.768082                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 21601.391264                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21601.391264                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  3845.413285                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  3845.413285                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 21770.634284                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 21770.634284                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 21770.634284                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 21770.634284                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             489                       # number of replacements
system.cpu01.icache.tags.tagsinuse         359.999423                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs           6793914                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             852                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         7974.077465                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   359.999423                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.703124                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.703124                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          363                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          359                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses        13590572                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses       13590572                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst      6793914                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       6793914                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst      6793914                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        6793914                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst      6793914                       # number of overall hits
system.cpu01.icache.overall_hits::total       6793914                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          946                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          946                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          946                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          946                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          946                       # number of overall misses
system.cpu01.icache.overall_misses::total          946                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     19216882                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     19216882                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     19216882                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     19216882                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     19216882                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     19216882                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst      6794860                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      6794860                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst      6794860                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      6794860                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst      6794860                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      6794860                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000139                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000139                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000139                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000139                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000139                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000139                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 20313.828753                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 20313.828753                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 20313.828753                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 20313.828753                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 20313.828753                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 20313.828753                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           94                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           94                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           94                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           94                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          852                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          852                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          852                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          852                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          852                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          852                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     15417588                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     15417588                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     15417588                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     15417588                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     15417588                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     15417588                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000125                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000125                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000125                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000125                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 18095.760563                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 18095.760563                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 18095.760563                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 18095.760563                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 18095.760563                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 18095.760563                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups               4127385                       # Number of BP lookups
system.cpu02.branchPred.condPredicted         3739618                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect          143950                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups            3660385                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits               3559702                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           97.249388                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                155595                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect            42525                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                       20144603                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles          6538385                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                     20013548                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                   4127385                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches          3715297                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                    13446175                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                309401                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles         2822                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles          621                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                 6427138                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes               25339                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples         20142704                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.010072                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.282257                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0               12029272     59.72%     59.72% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                 310747      1.54%     61.26% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                3373223     16.75%     78.01% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                4429462     21.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total           20142704                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.204888                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.993494                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                6444761                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             6547931                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                 6758680                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              234100                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles               154410                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved             102305                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 380                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts             17614439                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 704                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles               154410                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                6644455                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                 68998                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles      6347286                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                 6792042                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles              132691                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts             17193907                       # Number of instructions processed by rename
system.cpu02.rename.IQFullEvents                  442                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.SQFullEvents                  157                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands          18119675                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups            81602648                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups       20088729                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps            16541282                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                1578393                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts           192021                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts       191907                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                  586677                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            6135133                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores           3070128                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads         2873890                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores          24094                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                 16644838                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded            240336                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                16512722                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            3784                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined        905006                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined      1779919                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved        61489                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples     20142704                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.819787                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.902407                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0          10085586     50.07%     50.07% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           3859498     19.16%     69.23% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2           5939636     29.49%     98.72% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            257984      1.28%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total      20142704                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             7420968     44.94%     44.94% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult               1117      0.01%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.95% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            6070420     36.76%     81.71% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite           3020217     18.29%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             16512722                       # Type of FU issued
system.cpu02.iq.rate                         0.819709                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         53171932                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes        17790760                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses     16328237                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses             16512722                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads        2818148                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads       189648                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation          875                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores        62707                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads         2281                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles               154410                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                 47149                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles               96346                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts          16885196                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts           80504                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             6135133                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts            3070128                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts           188683                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                  916                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                  26                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents          875                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect       109491                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect        38867                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts             148358                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts            16408592                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             6058756                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts          104130                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                          22                       # number of nop insts executed
system.cpu02.iew.exec_refs                    9075161                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                3360593                       # Number of branches executed
system.cpu02.iew.exec_stores                  3016405                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.814540                       # Inst execution rate
system.cpu02.iew.wb_sent                     16344337                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                    16328237                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 9451789                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 9887927                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     0.810551                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.955892                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts        905058                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls        178847                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts          143660                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples     19949091                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.801047                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.082458                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0     10347514     51.87%     51.87% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1      6450104     32.33%     84.20% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       178109      0.89%     85.10% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3      2857226     14.32%     99.42% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4        45373      0.23%     99.65% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        28499      0.14%     99.79% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6        26852      0.13%     99.92% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         6243      0.03%     99.95% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         9171      0.05%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total     19949091                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts           15899594                       # Number of instructions committed
system.cpu02.commit.committedOps             15980168                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                      8952906                       # Number of memory references committed
system.cpu02.commit.loads                     5945485                       # Number of loads committed
system.cpu02.commit.membars                     37500                       # Number of memory barriers committed
system.cpu02.commit.branches                  3278220                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                12771451                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              14927                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu        7026156     43.97%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult          1106      0.01%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     43.97% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead       5945485     37.21%     81.18% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite      3007421     18.82%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total        15980168                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                9171                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   36689790                       # The number of ROB reads
system.cpu02.rob.rob_writes                  33964894                       # The number of ROB writes
system.cpu02.timesIdled                           147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          1899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      26641                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                  15899594                       # Number of Instructions Simulated
system.cpu02.committedOps                    15980168                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.266989                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.266989                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.789273                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.789273                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads               19064138                       # number of integer regfile reads
system.cpu02.int_regfile_writes               6935920                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                67564569                       # number of cc regfile reads
system.cpu02.cc_regfile_writes               10002610                       # number of cc regfile writes
system.cpu02.misc_regfile_reads              10530002                       # number of misc regfile reads
system.cpu02.misc_regfile_writes               544838                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             591                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         244.055359                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           5779390                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             846                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs         6831.430260                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   244.055359                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.476671                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.476671                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.498047                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        12485936                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       12485936                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      2969660                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       2969660                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data      2862756                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      2862756                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data        34784                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        34784                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data          380                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total          380                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      5832416                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        5832416                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      5832416                       # number of overall hits
system.cpu02.dcache.overall_hits::total       5832416                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data        97584                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        97584                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data        13501                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        13501                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data       136086                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total       136086                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data        33135                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        33135                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       111085                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       111085                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       111085                       # number of overall misses
system.cpu02.dcache.overall_misses::total       111085                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   2377911176                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   2377911176                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data    487412919                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total    487412919                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data   3437717433                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total   3437717433                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data    195070819                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total    195070819                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data    463291668                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total    463291668                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data   2865324095                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total   2865324095                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data   2865324095                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total   2865324095                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data      3067244                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      3067244                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data      2876257                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      2876257                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data       170870                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       170870                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data        33515                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        33515                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      5943501                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      5943501                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      5943501                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      5943501                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.031815                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.031815                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.004694                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.004694                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.796430                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.796430                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.988662                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.988662                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.018690                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.018690                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.018690                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.018690                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 24367.838744                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 24367.838744                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 36101.986445                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 36101.986445                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 25261.359971                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 25261.359971                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  5887.153131                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  5887.153131                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 25793.978440                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 25793.978440                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 25793.978440                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 25793.978440                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets           61                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets    30.500000                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks           21                       # number of writebacks
system.cpu02.dcache.writebacks::total              21                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data        45376                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total        45376                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data         7150                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total         7150                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data        20376                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total        20376                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data        52526                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total        52526                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data        52526                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total        52526                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data        52208                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total        52208                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data         6351                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total         6351                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data       115710                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total       115710                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data        33135                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total        33135                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data        58559                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total        58559                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data        58559                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total        58559                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data    992604389                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total    992604389                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data    298644853                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total    298644853                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data   2547068088                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total   2547068088                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data    159004681                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total    159004681                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data    400695832                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total    400695832                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   1291249242                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   1291249242                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   1291249242                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   1291249242                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.017021                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.017021                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.002208                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.002208                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.677181                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.677181                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.988662                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.988662                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.009853                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.009853                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.009853                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.009853                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 19012.495958                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 19012.495958                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 47023.280271                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 47023.280271                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 22012.514804                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22012.514804                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  4798.692651                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  4798.692651                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 22050.397753                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 22050.397753                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 22050.397753                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 22050.397753                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             451                       # number of replacements
system.cpu02.icache.tags.tagsinuse         353.926584                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           6426235                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             809                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         7943.430161                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   353.926584                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.691263                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.691263                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          352                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses        12855085                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses       12855085                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst      6426235                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       6426235                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst      6426235                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        6426235                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst      6426235                       # number of overall hits
system.cpu02.icache.overall_hits::total       6426235                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          903                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          903                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          903                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          903                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          903                       # number of overall misses
system.cpu02.icache.overall_misses::total          903                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     18042831                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     18042831                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     18042831                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     18042831                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     18042831                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     18042831                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst      6427138                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      6427138                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst      6427138                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      6427138                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst      6427138                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      6427138                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000140                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000140                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000140                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000140                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000140                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000140                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 19980.986711                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 19980.986711                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 19980.986711                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 19980.986711                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 19980.986711                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 19980.986711                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           94                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           94                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           94                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           94                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          809                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          809                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          809                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          809                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          809                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          809                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     14327142                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     14327142                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     14327142                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     14327142                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     14327142                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     14327142                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000126                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000126                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 17709.693449                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 17709.693449                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 17709.693449                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 17709.693449                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 17709.693449                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 17709.693449                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups               4241655                       # Number of BP lookups
system.cpu03.branchPred.condPredicted         3829847                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect          146142                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups            3745123                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits               3632282                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           96.986988                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                165865                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect            42962                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                       20144373                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles          6772760                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                     20559320                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                   4241655                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches          3798147                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                    13207153                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                317871                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles         2820                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles          456                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                 6656213                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes               26222                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples         20142125                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.038239                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.289716                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0               11815627     58.66%     58.66% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                 306523      1.52%     60.18% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                3454099     17.15%     77.33% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                4565876     22.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total           20142125                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.210563                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.020599                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                6648261                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             6148405                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                 6967896                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              216111                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles               158632                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved             107842                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 407                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts             18088781                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 710                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles               158632                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                6848108                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                 72795                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles      5955607                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                 6982843                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles              121320                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts             17657932                       # Number of instructions processed by rename
system.cpu03.rename.IQFullEvents                  537                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.SQFullEvents                  173                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands          18542092                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups            83763625                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups       20603430                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps            16948752                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                1593340                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts           180899                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts       180761                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                  563638                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            6316512                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores           3153489                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads         2969333                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores          24441                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                 17106390                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded            230375                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                16963433                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            3996                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined        914693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined      1799344                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved        61023                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples     20142125                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.842187                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.905569                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           9835229     48.83%     48.83% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           3914129     19.43%     68.26% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2           6128997     30.43%     98.69% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            263770      1.31%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total      20142125                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             7607529     44.85%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult               1181      0.01%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.85% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            6249902     36.84%     81.70% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite           3104821     18.30%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             16963433                       # Type of FU issued
system.cpu03.iq.rate                         0.842093                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         54072987                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes        18252017                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses     16771470                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses             16963433                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads        2912109                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads       192731                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation          840                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores        61771                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads         2319                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles               158632                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                 48695                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles               93269                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts          17336787                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts           86542                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             6316512                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts            3153489                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts           177541                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                  999                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents          840                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect       110867                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect        39736                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts             150603                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts            16856460                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             6238100                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts          106973                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                          22                       # number of nop insts executed
system.cpu03.iew.exec_refs                    9339325                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                3448785                       # Number of branches executed
system.cpu03.iew.exec_stores                  3101225                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.836783                       # Inst execution rate
system.cpu03.iew.wb_sent                     16789959                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                    16771470                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 9717963                       # num instructions producing a value
system.cpu03.iew.wb_consumers                10154631                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     0.832564                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.956998                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts        914748                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls        169352                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts          145839                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples     19944451                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.823391                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.091016                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0     10112479     50.70%     50.70% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1      6574622     32.96%     83.67% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       182575      0.92%     84.58% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3      2956128     14.82%     99.41% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4        46475      0.23%     99.64% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        28893      0.14%     99.78% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6        28174      0.14%     99.92% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         6333      0.03%     99.96% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         8772      0.04%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total     19944451                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts           16338542                       # Number of instructions committed
system.cpu03.commit.committedOps             16422072                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                      9215499                       # Number of memory references committed
system.cpu03.commit.loads                     6123781                       # Number of loads committed
system.cpu03.commit.membars                     37669                       # Number of memory barriers committed
system.cpu03.commit.branches                  3365567                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                13127260                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              15420                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu        7205403     43.88%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult          1170      0.01%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     43.88% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead       6123781     37.29%     81.17% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite      3091718     18.83%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total        16422072                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                8772                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   37110207                       # The number of ROB reads
system.cpu03.rob.rob_writes                  34872141                       # The number of ROB writes
system.cpu03.timesIdled                           169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          2248                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      26871                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                  16338542                       # Number of Instructions Simulated
system.cpu03.committedOps                    16422072                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             1.232936                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       1.232936                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.811072                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.811072                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads               19582165                       # number of integer regfile reads
system.cpu03.int_regfile_writes               7110394                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                69406004                       # number of cc regfile reads
system.cpu03.cc_regfile_writes               10239783                       # number of cc regfile writes
system.cpu03.misc_regfile_reads              10775641                       # number of misc regfile reads
system.cpu03.misc_regfile_writes               497206                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             165                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         258.609345                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           5966682                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             442                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs        13499.280543                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   258.609345                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.505096                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.505096                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          259                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses        12825123                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses       12825123                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data      3065995                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       3065995                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data      2958070                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total      2958070                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data        34383                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        34383                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data          360                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          360                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      6024065                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        6024065                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      6024065                       # number of overall hits
system.cpu03.dcache.overall_hits::total       6024065                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       100414                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       100414                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data        14259                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        14259                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data       122985                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total       122985                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data        29602                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total        29602                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       114673                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       114673                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       114673                       # number of overall misses
system.cpu03.dcache.overall_misses::total       114673                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   2406869751                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   2406869751                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data    520339090                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total    520339090                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data   3189438566                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total   3189438566                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data    218803341                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total    218803341                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data    380146144                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total    380146144                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data   2927208841                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total   2927208841                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data   2927208841                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total   2927208841                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data      3166409                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      3166409                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data      2972329                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      2972329                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data       157368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total       157368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data        29962                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        29962                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      6138738                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      6138738                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      6138738                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      6138738                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.031712                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.031712                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.004797                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.004797                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.781512                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.781512                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.987985                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.987985                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.018680                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.018680                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.018680                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.018680                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 23969.463929                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 23969.463929                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 36491.976296                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 36491.976296                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 25933.557474                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 25933.557474                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  7391.505337                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  7391.505337                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 25526.574180                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 25526.574180                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 25526.574180                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 25526.574180                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks           19                       # number of writebacks
system.cpu03.dcache.writebacks::total              19                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data        46780                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total        46780                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data         7625                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total         7625                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data        20335                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total        20335                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data        54405                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total        54405                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data        54405                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total        54405                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data        53634                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total        53634                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data         6634                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total         6634                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data       102650                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total       102650                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data        29602                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total        29602                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data        60268                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total        60268                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data        60268                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total        60268                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   1009910541                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   1009910541                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data    317267045                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total    317267045                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data   2348106628                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total   2348106628                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data    176616659                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total    176616659                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data    334364856                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total    334364856                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   1327177586                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   1327177586                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   1327177586                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   1327177586                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.016938                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.016938                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.002232                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.002232                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.652293                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.652293                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.987985                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.987985                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.009818                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.009818                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.009818                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.009818                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 18829.670377                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 18829.670377                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 47824.396292                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 47824.396292                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 22874.881909                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22874.881909                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  5966.375887                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  5966.375887                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 22021.264784                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 22021.264784                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 22021.264784                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 22021.264784                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             463                       # number of replacements
system.cpu03.icache.tags.tagsinuse         359.536822                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           6655292                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             826                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         8057.254237                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   359.536822                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.702220                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.702220                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          363                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          358                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses        13313252                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses       13313252                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst      6655292                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       6655292                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst      6655292                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        6655292                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst      6655292                       # number of overall hits
system.cpu03.icache.overall_hits::total       6655292                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          921                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          921                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          921                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          921                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          921                       # number of overall misses
system.cpu03.icache.overall_misses::total          921                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     19194859                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     19194859                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     19194859                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     19194859                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     19194859                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     19194859                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst      6656213                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      6656213                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst      6656213                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      6656213                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst      6656213                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      6656213                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000138                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000138                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000138                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000138                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000138                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000138                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 20841.323561                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 20841.323561                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 20841.323561                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 20841.323561                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 20841.323561                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 20841.323561                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           95                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           95                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           95                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          826                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          826                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          826                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          826                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          826                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          826                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     15394600                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     15394600                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     15394600                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     15394600                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     15394600                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     15394600                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 18637.530266                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 18637.530266                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 18637.530266                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 18637.530266                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 18637.530266                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 18637.530266                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups               3430711                       # Number of BP lookups
system.cpu04.branchPred.condPredicted         2742514                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect          248104                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups            2660932                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits               2469914                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           92.821387                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                265178                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect            74524                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                       20144180                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles          3822028                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                     15977320                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                   3430711                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches          2735092                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                    16055670                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                521779                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles         2830                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles          678                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                 3642219                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes               42952                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples         20142096                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.818042                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.233788                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0               13604489     67.54%     67.54% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                 490046      2.43%     69.98% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                2155639     10.70%     80.68% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                3891922     19.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total           20142096                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.170308                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.793148                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                3644723                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles            11604670                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                 4206651                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              422644                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles               260578                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved             184269                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 395                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts             11823320                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 754                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles               260578                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                4000750                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                120181                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles     11248002                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                 4272050                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles              237705                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts             11087505                       # Number of instructions processed by rename
system.cpu04.rename.IQFullEvents                 1257                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.SQFullEvents                  169                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands          12755426                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups            51697804                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups       12408388                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps             9994726                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                2760700                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts           337832                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts       337637                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 1050670                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            3145048                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores           1568604                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads         1233494                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores          21919                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                 10131068                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded            425547                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                 9908780                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            6061                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined       1596200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined      3038280                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved       111342                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples     20142096                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.491944                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.810974                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0          13922263     69.12%     69.12% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           2948344     14.64%     83.76% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2           2854031     14.17%     97.93% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            417458      2.07%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total      20142096                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             5394851     54.45%     54.45% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult               1729      0.02%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     54.46% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            3032081     30.60%     85.06% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite           1480119     14.94%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total              9908780                       # Type of FU issued
system.cpu04.iq.rate                         0.491893                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         39965717                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes        12154048                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      9605079                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              9908780                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads        1138099                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads       327533                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation         2056                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores       111038                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads         3901                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles               260578                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                 82263                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              170201                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts          10556639                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts          145882                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             3145048                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts            1568604                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts           333047                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                  792                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                  27                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents         2056                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect       190447                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect        65029                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts             255476                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts             9729669                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             3010725                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts          179111                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                          24                       # number of nop insts executed
system.cpu04.iew.exec_refs                    4484773                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                2099869                       # Number of branches executed
system.cpu04.iew.exec_stores                  1474048                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.483001                       # Inst execution rate
system.cpu04.iew.wb_sent                      9625191                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     9605079                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 5194369                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 6002543                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     0.476817                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.865361                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts       1596345                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls        314205                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts          247793                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples     19808632                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.452349                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     0.932355                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0     14355980     72.47%     72.47% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1      3758062     18.97%     91.45% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       297263      1.50%     92.95% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3      1216823      6.14%     99.09% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4        69404      0.35%     99.44% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        32088      0.16%     99.60% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6        48285      0.24%     99.84% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        16224      0.08%     99.93% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        14503      0.07%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total     19808632                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            8836532                       # Number of instructions committed
system.cpu04.commit.committedOps              8960415                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                      4275081                       # Number of memory references committed
system.cpu04.commit.loads                     2817515                       # Number of loads committed
system.cpu04.commit.membars                     67374                       # Number of memory barriers committed
system.cpu04.commit.branches                  1938352                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 7136488                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              21853                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu        4683629     52.27%     52.27% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult          1705      0.02%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.29% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       2817515     31.44%     83.73% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite      1457566     16.27%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         8960415                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               14503                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   30192939                       # The number of ROB reads
system.cpu04.rob.rob_writes                  21451134                       # The number of ROB writes
system.cpu04.timesIdled                           161                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          2084                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      27064                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   8836532                       # Number of Instructions Simulated
system.cpu04.committedOps                     8960415                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.279648                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.279648                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.438664                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.438664                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads               10608369                       # number of integer regfile reads
system.cpu04.int_regfile_writes               4519501                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                38543328                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                6176360                       # number of cc regfile writes
system.cpu04.misc_regfile_reads               6228677                       # number of misc regfile reads
system.cpu04.misc_regfile_writes               977119                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements            1791                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         281.223780                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           2513850                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            2084                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs         1206.261996                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   281.223780                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.549265                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.549265                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          293                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.572266                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         6628840                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        6628840                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data      1399871                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1399871                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data      1202373                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      1202373                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data        60486                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        60486                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data          529                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          529                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      2602244                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        2602244                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      2602244                       # number of overall hits
system.cpu04.dcache.overall_hits::total       2602244                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       161919                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       161919                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data        20278                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        20278                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data       247374                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total       247374                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data        52347                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total        52347                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       182197                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       182197                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       182197                       # number of overall misses
system.cpu04.dcache.overall_misses::total       182197                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   4030545311                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   4030545311                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data    742196959                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total    742196959                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data   6381249746                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total   6381249746                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data    270990776                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total    270990776                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data    721223517                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total    721223517                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data   4772742270                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total   4772742270                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data   4772742270                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total   4772742270                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      1561790                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1561790                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data      1222651                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      1222651                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data       307860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total       307860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data        52876                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        52876                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      2784441                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      2784441                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      2784441                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      2784441                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.103675                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.103675                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.016585                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.016585                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.803528                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.803528                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.989995                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.989995                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.065434                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.065434                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.065434                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.065434                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 24892.355505                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 24892.355505                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 36601.092761                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 36601.092761                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 25795.959745                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 25795.959745                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  5176.815787                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  5176.815787                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 26195.504152                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 26195.504152                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 26195.504152                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 26195.504152                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets           91                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets    30.333333                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks           35                       # number of writebacks
system.cpu04.dcache.writebacks::total              35                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data        71948                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total        71948                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data        10789                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total        10789                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data        37563                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total        37563                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data        82737                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total        82737                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data        82737                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total        82737                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data        89971                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total        89971                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data         9489                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total         9489                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data       209811                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total       209811                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data        52347                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total        52347                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data        99460                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total        99460                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data        99460                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total        99460                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   1762727731                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   1762727731                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data    437314977                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total    437314977                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data   4723485212                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total   4723485212                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data    226610224                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total    226610224                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data    609743483                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total    609743483                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   2200042708                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   2200042708                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   2200042708                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   2200042708                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.057608                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.057608                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.007761                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.007761                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.681514                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.681514                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.989995                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.989995                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.035720                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.035720                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.035720                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.035720                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 19592.176712                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 19592.176712                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 46086.518811                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 46086.518811                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 22513.048467                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22513.048467                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  4329.001165                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  4329.001165                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 22119.874402                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 22119.874402                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 22119.874402                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 22119.874402                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             423                       # number of replacements
system.cpu04.icache.tags.tagsinuse         356.027242                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           3641352                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             783                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         4650.513410                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   356.027242                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.695366                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.695366                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          356                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         7285221                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        7285221                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst      3641352                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       3641352                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst      3641352                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        3641352                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst      3641352                       # number of overall hits
system.cpu04.icache.overall_hits::total       3641352                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          867                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          867                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          867                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          867                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          867                       # number of overall misses
system.cpu04.icache.overall_misses::total          867                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     17321402                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     17321402                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     17321402                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     17321402                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     17321402                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     17321402                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst      3642219                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      3642219                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst      3642219                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      3642219                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst      3642219                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      3642219                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000238                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000238                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000238                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000238                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000238                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000238                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 19978.549020                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 19978.549020                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 19978.549020                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 19978.549020                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 19978.549020                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 19978.549020                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           84                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           84                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           84                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          783                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          783                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          783                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          783                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          783                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          783                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     13776576                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     13776576                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     13776576                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     13776576                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     13776576                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     13776576                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000215                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000215                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000215                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000215                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 17594.605364                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 17594.605364                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 17594.605364                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 17594.605364                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 17594.605364                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 17594.605364                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups               4086342                       # Number of BP lookups
system.cpu05.branchPred.condPredicted         3508034                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect          195712                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups            3417051                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits               3267786                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           95.631760                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                228522                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect            57164                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                       20143959                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles          5902238                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                     19509791                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                   4086342                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches          3496308                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                    14023774                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                422961                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles         2825                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2848                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                 5750478                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes               36429                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples         20143166                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.992862                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.286061                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0               12207716     60.60%     60.60% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                 394127      1.96%     62.56% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                3018714     14.99%     77.55% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                4522609     22.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total           20143166                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.202857                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.968518                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                5684907                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             7813928                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                 6154025                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              276335                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles               211146                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved             156003                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 435                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts             16262471                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 775                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles               211146                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                5950326                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                101744                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles      7562196                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                 6163308                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles              151621                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts             15684635                       # Number of instructions processed by rename
system.cpu05.rename.IQFullEvents                  725                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                   13                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands          16884992                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups            73907387                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups       18020873                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps            14709072                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                2175920                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts           228731                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts       228653                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                  726792                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            5253007                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores           2606861                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads         2365455                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores          27888                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                 14952984                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded            295117                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                14743102                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            5974                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined       1261652                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined      2441599                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved        80924                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples     20143166                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.731916                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.897374                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0          11165496     55.43%     55.43% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           3581051     17.78%     73.21% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2           5027806     24.96%     98.17% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            368813      1.83%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total      20143166                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             7032484     47.70%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult               1673      0.01%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     47.71% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            5166112     35.04%     82.75% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite           2542833     17.25%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             14743102                       # Type of FU issued
system.cpu05.iq.rate                         0.731887                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         49635344                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes        16510587                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses     14488521                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses             14743102                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads        2293149                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads       259195                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation         1325                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores        82629                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads         3488                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked           21                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles               211146                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                 67819                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              119054                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts          15248167                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts          118750                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             5253007                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts            2606861                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts           224502                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                 1064                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                  61                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents         1325                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect       148070                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect        53287                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts             201357                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts            14599544                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             5149194                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts          143558                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                          66                       # number of nop insts executed
system.cpu05.iew.exec_refs                    7686810                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                3021782                       # Number of branches executed
system.cpu05.iew.exec_stores                  2537616                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.724760                       # Inst execution rate
system.cpu05.iew.wb_sent                     14511971                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                    14488521                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 8256670                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 8936201                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     0.719249                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.923958                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts       1261774                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls        214193                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts          195378                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples     19873818                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.703763                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.068062                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0     11538149     58.06%     58.06% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1      5568933     28.02%     86.08% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       247626      1.25%     87.32% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3      2359255     11.87%     99.20% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4        61038      0.31%     99.50% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        31926      0.16%     99.66% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6        40995      0.21%     99.87% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        12421      0.06%     99.93% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        13475      0.07%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total     19873818                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts           13866102                       # Number of instructions committed
system.cpu05.commit.committedOps             13986449                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                      7518044                       # Number of memory references committed
system.cpu05.commit.loads                     4993812                       # Number of loads committed
system.cpu05.commit.membars                     49929                       # Number of memory barriers committed
system.cpu05.commit.branches                  2898485                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                11183007                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              20944                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu        6466760     46.24%     46.24% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult          1645      0.01%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     46.25% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       4993812     35.70%     81.95% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite      2524232     18.05%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total        13986449                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               13475                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   34909536                       # The number of ROB reads
system.cpu05.rob.rob_writes                  30768466                       # The number of ROB writes
system.cpu05.timesIdled                           142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                           793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      27285                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                  13866102                       # Number of Instructions Simulated
system.cpu05.committedOps                    13986449                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.452749                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.452749                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.688350                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.688350                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads               16645795                       # number of integer regfile reads
system.cpu05.int_regfile_writes               6342599                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                59381888                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                8932684                       # number of cc regfile writes
system.cpu05.misc_regfile_reads               9275305                       # number of misc regfile reads
system.cpu05.misc_regfile_writes               621257                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             698                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         277.614285                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           4799125                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             990                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs         4847.601010                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   277.614285                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.542215                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.542215                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          292                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.570312                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses        10744206                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses       10744206                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data      2521401                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       2521401                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data      2354935                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total      2354935                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data        44277                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        44277                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data          203                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      4876336                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        4876336                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      4876336                       # number of overall hits
system.cpu05.dcache.overall_hits::total       4876336                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       133129                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       133129                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data        20118                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        20118                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data       153842                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total       153842                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data        34975                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total        34975                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       153247                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       153247                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       153247                       # number of overall misses
system.cpu05.dcache.overall_misses::total       153247                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   3191161684                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   3191161684                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data    722136209                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total    722136209                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data   4071380145                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total   4071380145                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data    288499275                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total    288499275                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data    403166651                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total    403166651                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data   3913297893                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total   3913297893                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data   3913297893                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total   3913297893                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data      2654530                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      2654530                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data      2375053                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      2375053                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data       198119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total       198119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data        35178                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        35178                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      5029583                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      5029583                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      5029583                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      5029583                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.050152                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.050152                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.008471                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.008471                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.776513                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.776513                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.994229                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.994229                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.030469                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.030469                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.030469                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.030469                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 23970.447341                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 23970.447341                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 35895.029774                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 35895.029774                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 26464.685489                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 26464.685489                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  8248.728377                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  8248.728377                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 25535.885812                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 25535.885812                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 25535.885812                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 25535.885812                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          374                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets            14                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     3.500000                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets    26.714286                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks           16                       # number of writebacks
system.cpu05.dcache.writebacks::total              16                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data        60304                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total        60304                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data        10536                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total        10536                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data        26797                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total        26797                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data        70840                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total        70840                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data        70840                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total        70840                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data        72825                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total        72825                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data         9582                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total         9582                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data       127045                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total       127045                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data        34975                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total        34975                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data        82407                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total        82407                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data        82407                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total        82407                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   1351287976                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   1351287976                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data    439661631                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total    439661631                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data   2975195322                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total   2975195322                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data    235246225                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total    235246225                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data    352677349                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total    352677349                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   1790949607                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   1790949607                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   1790949607                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   1790949607                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.027434                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.027434                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.004034                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.004034                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.641256                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.641256                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.994229                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.994229                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.016384                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.016384                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.016384                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.016384                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 18555.276018                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 18555.276018                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 45884.119286                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 45884.119286                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 23418.436948                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23418.436948                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  6726.125089                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  6726.125089                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 21732.979079                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 21732.979079                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 21732.979079                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 21732.979079                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             464                       # number of replacements
system.cpu05.icache.tags.tagsinuse         365.818422                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           5749565                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             833                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         6902.238896                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   365.818422                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.714489                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.714489                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          365                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses        11501789                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses       11501789                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst      5749565                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       5749565                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst      5749565                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        5749565                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst      5749565                       # number of overall hits
system.cpu05.icache.overall_hits::total       5749565                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          913                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          913                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          913                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          913                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          913                       # number of overall misses
system.cpu05.icache.overall_misses::total          913                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     14937479                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     14937479                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     14937479                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     14937479                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     14937479                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     14937479                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst      5750478                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      5750478                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst      5750478                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      5750478                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst      5750478                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      5750478                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000159                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000159                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000159                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000159                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000159                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000159                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 16360.875137                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 16360.875137                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 16360.875137                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 16360.875137                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 16360.875137                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 16360.875137                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           80                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           80                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           80                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          833                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          833                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          833                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          833                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          833                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          833                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     11723522                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     11723522                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     11723522                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     11723522                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     11723522                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     11723522                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000145                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000145                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000145                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000145                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000145                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000145                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 14073.855942                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 14073.855942                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 14073.855942                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 14073.855942                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 14073.855942                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 14073.855942                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups               3414814                       # Number of BP lookups
system.cpu06.branchPred.condPredicted         2731355                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect          254187                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups            2656302                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits               2432306                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           91.567374                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                264011                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect            76743                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                       20143775                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles          3767632                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                     16049692                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                   3414814                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches          2696317                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                    16103479                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                536439                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles         2821                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles          995                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                 3583101                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes               43604                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples         20143147                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.822949                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.237077                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0               13564879     67.34%     67.34% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                 526913      2.62%     69.96% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                2104201     10.45%     80.40% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                3947154     19.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total           20143147                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.169522                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.796757                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                3606207                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles            11635723                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                 4208883                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              421632                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles               267881                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved             179410                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 454                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts             11826845                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 782                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles               267881                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                3966131                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                121793                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles     11278822                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                 4269246                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles              236453                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts             11073316                       # Number of instructions processed by rename
system.cpu06.rename.IQFullEvents                 1208                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.SQFullEvents                   13                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands          12738686                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups            51584715                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups       12374594                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps             9938896                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                2799790                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts           338256                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts       337958                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 1050625                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            3106046                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores           1542540                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads         1201709                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores          26455                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                 10110060                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded            426634                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                 9844436                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            7006                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined       1645363                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined      3267226                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved       111252                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples     20143147                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.488724                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.811262                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0          13968730     69.35%     69.35% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           2946325     14.63%     83.97% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2           2786165     13.83%     97.81% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            441927      2.19%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total      20143147                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             5408580     54.94%     54.94% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult               2047      0.02%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     54.96% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            2982130     30.29%     85.25% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite           1451679     14.75%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total              9844436                       # Type of FU issued
system.cpu06.iq.rate                         0.488709                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         39839025                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes        12183169                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      9536189                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              9844436                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads        1097755                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads       347001                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation         1923                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores       111734                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads         4552                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles               267881                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                 82954                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              170081                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts          10536724                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts          131212                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             3106046                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts            1542540                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts           333284                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                  770                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                  78                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents         1923                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect       194982                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect        66759                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts             261741                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts             9667679                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             2959578                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts          176757                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                          30                       # number of nop insts executed
system.cpu06.iew.exec_refs                    4405075                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                2078958                       # Number of branches executed
system.cpu06.iew.exec_stores                  1445497                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.479934                       # Inst execution rate
system.cpu06.iew.wb_sent                      9559915                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     9536189                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 5141106                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 6013916                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     0.473406                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.854868                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts       1645522                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls        315382                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts          253849                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples     19800576                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.449044                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     0.935086                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0     14412579     72.79%     72.79% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1      3700657     18.69%     91.48% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       311364      1.57%     93.05% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3      1186317      5.99%     99.04% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4        72379      0.37%     99.41% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        32867      0.17%     99.57% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6        51595      0.26%     99.83% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        16970      0.09%     99.92% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        15848      0.08%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total     19800576                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            8747257                       # Number of instructions committed
system.cpu06.commit.committedOps              8891331                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                      4189851                       # Number of memory references committed
system.cpu06.commit.loads                     2759045                       # Number of loads committed
system.cpu06.commit.membars                     68322                       # Number of memory barriers committed
system.cpu06.commit.branches                  1925157                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 7090282                       # Number of committed integer instructions.
system.cpu06.commit.function_calls              25898                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu        4699461     52.85%     52.85% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult          2019      0.02%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.88% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead       2759045     31.03%     83.91% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite      1430806     16.09%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         8891331                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               15848                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   30146796                       # The number of ROB reads
system.cpu06.rob.rob_writes                  21420600                       # The number of ROB writes
system.cpu06.timesIdled                           130                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                           628                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      27469                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   8747257                       # Number of Instructions Simulated
system.cpu06.committedOps                     8891331                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.302868                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.302868                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.434241                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.434241                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads               10502768                       # number of integer regfile reads
system.cpu06.int_regfile_writes               4528176                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                38187393                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                6114890                       # number of cc regfile writes
system.cpu06.misc_regfile_reads               6157887                       # number of misc regfile reads
system.cpu06.misc_regfile_writes               971719                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements            1887                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         324.800752                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           2491619                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs            2228                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs         1118.320916                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   324.800752                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.634376                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.634376                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          341                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          295                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.666016                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         6553353                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        6553353                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data      1386861                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       1386861                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data      1173499                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total      1173499                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data        62278                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        62278                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data          560                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          560                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      2560360                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        2560360                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      2560360                       # number of overall hits
system.cpu06.dcache.overall_hits::total       2560360                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       162792                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       162792                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data        23467                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        23467                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data       244360                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total       244360                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data        53957                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total        53957                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       186259                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       186259                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       186259                       # number of overall misses
system.cpu06.dcache.overall_misses::total       186259                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   4025017848                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   4025017848                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data    844071360                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total    844071360                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data   6270419705                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total   6270419705                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data    317093723                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total    317093723                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data    715543546                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total    715543546                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data   4869089208                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total   4869089208                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data   4869089208                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total   4869089208                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      1549653                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1549653                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data      1196966                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total      1196966                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data       306638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total       306638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data        54517                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        54517                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      2746619                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      2746619                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      2746619                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      2746619                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.105051                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.105051                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.019605                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.019605                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.796901                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.796901                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.989728                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.989728                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.067814                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.067814                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.067814                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.067814                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 24724.911838                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 24724.911838                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 35968.439085                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 35968.439085                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 25660.581540                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 25660.581540                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data  5876.785644                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total  5876.785644                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 26141.497635                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 26141.497635                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 26141.497635                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 26141.497635                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs              11                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             4                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     5.636364                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets    25.500000                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks           23                       # number of writebacks
system.cpu06.dcache.writebacks::total              23                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data        70624                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total        70624                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data        12186                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total        12186                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data        37234                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total        37234                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data        82810                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total        82810                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data        82810                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total        82810                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data        92168                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total        92168                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        11281                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        11281                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data       207126                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total       207126                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data        53957                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total        53957                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data       103449                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total       103449                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data       103449                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total       103449                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   1777491333                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   1777491333                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data    507078748                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total    507078748                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data   4627485136                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total   4627485136                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data    266904777                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total    266904777                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data    605298954                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total    605298954                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   2284570081                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   2284570081                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   2284570081                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   2284570081                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.059477                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.059477                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.009425                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.009425                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.675474                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.675474                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.989728                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.989728                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.037664                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.037664                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.037664                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.037664                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 19285.341257                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 19285.341257                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 44949.804805                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 44949.804805                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 22341.401543                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22341.401543                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data  4946.620031                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total  4946.620031                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 22084.022862                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 22084.022862                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 22084.022862                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 22084.022862                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             539                       # number of replacements
system.cpu06.icache.tags.tagsinuse         366.722947                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           3582112                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             909                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         3940.717272                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   366.722947                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.716256                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.716256                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          366                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         7167111                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        7167111                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst      3582112                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       3582112                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst      3582112                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        3582112                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst      3582112                       # number of overall hits
system.cpu06.icache.overall_hits::total       3582112                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          989                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          989                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          989                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          989                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          989                       # number of overall misses
system.cpu06.icache.overall_misses::total          989                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     15963981                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     15963981                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     15963981                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     15963981                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     15963981                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     15963981                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst      3583101                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      3583101                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst      3583101                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      3583101                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst      3583101                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      3583101                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000276                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000276                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000276                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000276                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000276                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000276                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 16141.537917                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 16141.537917                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 16141.537917                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 16141.537917                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 16141.537917                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 16141.537917                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           80                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           80                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           80                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          909                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          909                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          909                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          909                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          909                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          909                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     12498016                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     12498016                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     12498016                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     12498016                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     12498016                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     12498016                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000254                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000254                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000254                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000254                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000254                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000254                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 13749.192519                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 13749.192519                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 13749.192519                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 13749.192519                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 13749.192519                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 13749.192519                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups               3361793                       # Number of BP lookups
system.cpu07.branchPred.condPredicted         2573449                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect          275446                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups            2497069                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits               2281889                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           91.382697                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                301152                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect            83606                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                       20143574                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles          3377443                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                     15491277                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                   3361793                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches          2583041                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                    16470520                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                582575                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles         2830                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles          685                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                 3176742                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes               49374                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples         20142766                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.799387                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.230464                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0               13769137     68.36%     68.36% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                 550522      2.73%     71.09% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                1917978      9.52%     80.61% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                3905129     19.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total           20142766                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.166892                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.769043                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                3149758                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles            12440319                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                 3813241                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              445678                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles               290940                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved             213550                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 410                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts             10932085                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 828                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles               290940                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                3539031                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                134138                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles     12058173                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                 3868027                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles              249627                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts             10115090                       # Number of instructions processed by rename
system.cpu07.rename.IQFullEvents                 1373                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.SQFullEvents                   68                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands          11936548                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups            46779059                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups       11109496                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps             8893760                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                3042788                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts           360676                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts       360351                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 1126316                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            2589589                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores           1285511                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads          909633                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores          25296                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  9064002                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded            456549                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                 8806832                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            7323                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined       1766352                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined      3382082                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved       120859                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples     20142766                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.437221                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.786897                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0          14599303     72.48%     72.48% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           2774838     13.78%     86.25% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2           2273881     11.29%     97.54% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            494744      2.46%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total      20142766                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             5149497     58.47%     58.47% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult               2257      0.03%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.50% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            2466709     28.01%     86.51% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite           1188369     13.49%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total              8806832                       # Type of FU issued
system.cpu07.iq.rate                         0.437203                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         37763753                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes        11288071                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      8465981                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              8806832                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads         807092                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads       361901                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation         2013                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores       122572                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads         5100                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles               290940                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                 90971                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              182446                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           9520575                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts          159528                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             2589589                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts            1285511                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts           355178                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                  910                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                  89                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents         2013                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect       211358                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect        72433                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts             283791                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts             8609376                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             2443686                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts          197456                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                          24                       # number of nop insts executed
system.cpu07.iew.exec_refs                    3625002                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                1882930                       # Number of branches executed
system.cpu07.iew.exec_stores                  1181316                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.427401                       # Inst execution rate
system.cpu07.iew.wb_sent                      8491635                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     8465981                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 4459145                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 5448307                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     0.420282                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.818446                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts       1766492                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls        335690                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts          275099                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples     19771295                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.392195                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     0.903360                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0     15091573     76.33%     76.33% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1      3221299     16.29%     92.62% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       341949      1.73%     94.35% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       904393      4.57%     98.93% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4        79933      0.40%     99.33% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        35271      0.18%     99.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6        57716      0.29%     99.80% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        19848      0.10%     99.90% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        19313      0.10%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total     19771295                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            7592057                       # Number of instructions committed
system.cpu07.commit.committedOps              7754199                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                      3390627                       # Number of memory references committed
system.cpu07.commit.loads                     2227688                       # Number of loads committed
system.cpu07.commit.membars                     74210                       # Number of memory barriers committed
system.cpu07.commit.branches                  1707178                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 6183055                       # Number of committed integer instructions.
system.cpu07.commit.function_calls              28704                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu        4361347     56.24%     56.24% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult          2225      0.03%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.27% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       2227688     28.73%     85.00% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite      1162939     15.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         7754199                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               19313                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   29074891                       # The number of ROB reads
system.cpu07.rob.rob_writes                  19417501                       # The number of ROB writes
system.cpu07.timesIdled                           141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                           808                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      27670                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   7592057                       # Number of Instructions Simulated
system.cpu07.committedOps                     7754199                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.653243                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.653243                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.376897                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.376897                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                9118971                       # number of integer regfile reads
system.cpu07.int_regfile_writes               4166322                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                33468879                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                5500390                       # number of cc regfile writes
system.cpu07.misc_regfile_reads               5421674                       # number of misc regfile reads
system.cpu07.misc_regfile_writes              1024705                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements            1907                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         317.925312                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1931761                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            2236                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          863.936047                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   317.925312                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.620948                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.620948                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          329                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          288                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.642578                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         5565128                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        5565128                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data      1128935                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       1128935                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data       889484                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       889484                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data        66716                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        66716                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data          295                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          295                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      2018419                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        2018419                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      2018419                       # number of overall hits
system.cpu07.dcache.overall_hits::total       2018419                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       177175                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       177175                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data        26948                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        26948                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data       258351                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total       258351                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data        56069                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total        56069                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       204123                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       204123                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       204123                       # number of overall misses
system.cpu07.dcache.overall_misses::total       204123                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   4395003464                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   4395003464                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data    969958713                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total    969958713                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data   6708981431                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total   6708981431                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data    363025209                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total    363025209                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data    713291068                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total    713291068                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data   5364962177                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total   5364962177                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data   5364962177                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total   5364962177                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      1306110                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1306110                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       916432                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       916432                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data       325067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total       325067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data        56364                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        56364                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      2222542                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      2222542                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      2222542                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      2222542                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.135651                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.135651                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.029405                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.029405                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.794762                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.794762                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.994766                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.994766                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.091842                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.091842                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.091842                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.091842                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 24806.002337                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 24806.002337                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 35993.718012                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 35993.718012                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 25968.474792                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 25968.474792                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  6474.615367                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  6474.615367                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 26282.987106                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 26282.987106                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 26282.987106                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 26282.987106                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          137                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               9                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             5                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     3.333333                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets    27.400000                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks           29                       # number of writebacks
system.cpu07.dcache.writebacks::total              29                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data        75740                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total        75740                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data        14049                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total        14049                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data        41202                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total        41202                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data        89789                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total        89789                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data        89789                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total        89789                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data       101435                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total       101435                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        12899                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        12899                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data       217149                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total       217149                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data        56069                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total        56069                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data       114334                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total       114334                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data       114334                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total       114334                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   1968602743                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   1968602743                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data    580051301                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total    580051301                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data   4921296591                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total   4921296591                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data    306198791                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total    306198791                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data    603607932                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total    603607932                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   2548654044                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   2548654044                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   2548654044                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   2548654044                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.077662                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.077662                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.014075                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.014075                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.668013                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.668013                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.994766                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.994766                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.051443                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.051443                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.051443                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.051443                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 19407.529383                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 19407.529383                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 44968.703078                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 44968.703078                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 22663.224749                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22663.224749                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  5461.106690                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  5461.106690                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 22291.304809                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 22291.304809                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 22291.304809                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 22291.304809                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             551                       # number of replacements
system.cpu07.icache.tags.tagsinuse         369.738416                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           3175740                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             924                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         3436.948052                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   369.738416                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.722145                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.722145                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         6354408                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        6354408                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst      3175740                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       3175740                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst      3175740                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        3175740                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst      3175740                       # number of overall hits
system.cpu07.icache.overall_hits::total       3175740                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1002                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1002                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1002                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1002                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1002                       # number of overall misses
system.cpu07.icache.overall_misses::total         1002                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     16904399                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     16904399                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     16904399                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     16904399                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     16904399                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     16904399                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst      3176742                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      3176742                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst      3176742                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      3176742                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst      3176742                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      3176742                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000315                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000315                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000315                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000315                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000315                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000315                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 16870.657685                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 16870.657685                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 16870.657685                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 16870.657685                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 16870.657685                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 16870.657685                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           78                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           78                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           78                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          924                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          924                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          924                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          924                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          924                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          924                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     13269558                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     13269558                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     13269558                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     13269558                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     13269558                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     13269558                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000291                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000291                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000291                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000291                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000291                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000291                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 14360.993506                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 14360.993506                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 14360.993506                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 14360.993506                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 14360.993506                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 14360.993506                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups               3739965                       # Number of BP lookups
system.cpu08.branchPred.condPredicted         2867176                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect          299207                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups            2699597                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits               2447291                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           90.653938                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                355789                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect            88508                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                       20143354                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles          4073616                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                     17404145                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                   3739965                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches          2803080                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                    15740864                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                646743                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles         2831                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2299                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                 3845976                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes               59289                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples         20142982                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.904217                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.275774                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0               12968898     64.38%     64.38% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                 615088      3.05%     67.44% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                2078456     10.32%     77.76% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                4480540     22.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total           20142982                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.185667                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.864014                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                3719913                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles            11210465                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                 4496397                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              390375                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles               323001                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved             226081                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 466                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts             12505195                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 841                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles               323001                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                4118652                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                158204                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles     10843981                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                 4485602                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles              210711                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts             11620706                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                 1274                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.SQFullEvents                   66                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands          13443356                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups            53607663                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups       12694560                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps            10063475                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                3379881                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts           325328                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts       325145                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 1059200                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            3073185                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores           1488206                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads         1136654                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores          28914                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                 10518880                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded            427848                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                10138143                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued           10387                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined       1975239                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined      3927309                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved       121411                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples     20142982                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.503309                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.834016                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0          13904975     69.03%     69.03% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           2925527     14.52%     83.56% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2           2724824     13.53%     97.08% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            587656      2.92%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total      20142982                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             5812598     57.33%     57.33% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult               2799      0.03%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.36% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            2929683     28.90%     86.26% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite           1393063     13.74%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             10138143                       # Type of FU issued
system.cpu08.iq.rate                         0.503300                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         40429655                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes        12923034                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      9750322                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses             10138143                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads        1018959                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads       413464                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation         1807                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores       129815                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads         6281                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked           43                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles               323001                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                104642                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              173140                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts          10946782                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts          173203                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             3073185                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts            1488206                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts           319191                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                  984                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                  21                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents         1807                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect       228090                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect        80258                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts             308348                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts             9922137                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             2902866                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts          216006                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                          54                       # number of nop insts executed
system.cpu08.iew.exec_refs                    4286788                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                2123131                       # Number of branches executed
system.cpu08.iew.exec_stores                  1383922                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.492576                       # Inst execution rate
system.cpu08.iew.wb_sent                      9787609                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     9750322                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 5217538                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 6365822                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     0.484047                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.819617                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts       1975346                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls        306437                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts          298837                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples     19727111                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.454780                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     0.972272                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0     14484532     73.42%     73.42% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1      3476359     17.62%     91.05% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       381341      1.93%     92.98% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3      1141790      5.79%     98.77% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4        90264      0.46%     99.23% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        40112      0.20%     99.43% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6        66733      0.34%     99.77% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        22776      0.12%     99.88% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        23204      0.12%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total     19727111                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            8770703                       # Number of instructions committed
system.cpu08.commit.committedOps              8971489                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                      4018112                       # Number of memory references committed
system.cpu08.commit.loads                     2659721                       # Number of loads committed
system.cpu08.commit.membars                     76416                       # Number of memory barriers committed
system.cpu08.commit.branches                  1941856                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 7180722                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              34583                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu        4950620     55.18%     55.18% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult          2757      0.03%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.21% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       2659721     29.65%     84.86% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite      1358391     15.14%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         8971489                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               23204                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   30343838                       # The number of ROB reads
system.cpu08.rob.rob_writes                  22315221                       # The number of ROB writes
system.cpu08.timesIdled                           102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                           372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      27890                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   8770703                       # Number of Instructions Simulated
system.cpu08.committedOps                     8971489                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             2.296664                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       2.296664                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.435414                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.435414                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads               10559954                       # number of integer regfile reads
system.cpu08.int_regfile_writes               4754583                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                38614173                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                6192575                       # number of cc regfile writes
system.cpu08.misc_regfile_reads               6069712                       # number of misc regfile reads
system.cpu08.misc_regfile_writes               857812                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements            2730                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         349.950020                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           2417627                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            3090                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs          782.403560                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   349.950020                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.683496                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.683496                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          310                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         6450041                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        6450041                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data      1402357                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1402357                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data      1118246                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total      1118246                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data        66937                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total        66937                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data          263                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          263                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      2520603                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        2520603                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      2520603                       # number of overall hits
system.cpu08.dcache.overall_hits::total       2520603                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       196465                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       196465                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data        33487                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        33487                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data       211571                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total       211571                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data        44412                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total        44412                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       229952                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       229952                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       229952                       # number of overall misses
system.cpu08.dcache.overall_misses::total       229952                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   4686744931                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   4686744931                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data   1196631602                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total   1196631602                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data   5857287810                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total   5857287810                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data    474226664                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total    474226664                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data    411621028                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total    411621028                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data   5883376533                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total   5883376533                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data   5883376533                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total   5883376533                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      1598822                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1598822                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data      1151733                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total      1151733                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data       278508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total       278508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data        44675                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        44675                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      2750555                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      2750555                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      2750555                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      2750555                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.122881                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.122881                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.029075                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.029075                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.759659                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.759659                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.994113                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.994113                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.083602                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.083602                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.083602                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.083602                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 23855.368290                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 23855.368290                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 35734.213337                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 35734.213337                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 27684.738504                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 27684.738504                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 10677.894803                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 10677.894803                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 25585.237497                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 25585.237497                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 25585.237497                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 25585.237497                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          656                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               9                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets            29                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     6.444444                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets    22.620690                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks           25                       # number of writebacks
system.cpu08.dcache.writebacks::total              25                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data        83824                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total        83824                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data        17479                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total        17479                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data        40238                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total        40238                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data       101303                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total       101303                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data       101303                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total       101303                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data       112641                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total       112641                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        16008                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        16008                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data       171333                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total       171333                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data        44412                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total        44412                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data       128649                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total       128649                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data       128649                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total       128649                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   2077515316                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   2077515316                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data    727727154                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total    727727154                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data   4256340000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total   4256340000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data    390482336                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total    390482336                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data    364228472                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total    364228472                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   2805242470                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   2805242470                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   2805242470                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   2805242470                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.070452                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.070452                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.013899                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.013899                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.615182                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.615182                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.994113                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.994113                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.046772                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.046772                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.046772                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.046772                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 18443.686722                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 18443.686722                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 45460.217016                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 45460.217016                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 24842.499694                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24842.499694                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  8792.270918                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  8792.270918                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 21805.396622                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 21805.396622                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 21805.396622                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 21805.396622                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             500                       # number of replacements
system.cpu08.icache.tags.tagsinuse         363.889449                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           3845013                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             869                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         4424.640967                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   363.889449                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.710722                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.710722                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          363                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         7692821                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        7692821                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst      3845013                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       3845013                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst      3845013                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        3845013                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst      3845013                       # number of overall hits
system.cpu08.icache.overall_hits::total       3845013                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          963                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          963                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          963                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          963                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          963                       # number of overall misses
system.cpu08.icache.overall_misses::total          963                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     15215983                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     15215983                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     15215983                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     15215983                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     15215983                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     15215983                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst      3845976                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      3845976                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst      3845976                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      3845976                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst      3845976                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      3845976                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000250                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000250                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000250                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000250                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000250                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000250                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 15800.605400                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 15800.605400                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 15800.605400                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 15800.605400                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 15800.605400                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 15800.605400                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           94                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           94                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           94                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           94                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          869                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          869                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          869                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          869                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          869                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          869                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     11958511                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     11958511                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     11958511                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     11958511                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     11958511                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     11958511                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000226                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000226                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000226                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000226                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 13761.232451                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 13761.232451                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 13761.232451                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 13761.232451                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 13761.232451                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 13761.232451                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups               3325282                       # Number of BP lookups
system.cpu09.branchPred.condPredicted         2511369                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect          295027                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups            2396762                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits               2148415                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           89.638229                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                323681                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect            89484                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                       20143170                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles          3188507                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                     15480231                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                   3325282                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches          2472096                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                    16636262                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                626697                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles         2828                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         1857                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                 2971076                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes               54033                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples         20142803                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.803424                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.236701                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0               13751477     68.27%     68.27% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                 620433      3.08%     71.35% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                1749894      8.69%     80.04% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                4020999     19.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total           20142803                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.165082                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.768510                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                2930657                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles            12747482                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                 3694042                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              454801                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles               312993                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved             214311                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 456                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts             10676781                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 815                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles               312993                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                3341191                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                158597                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles     12338992                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                 3736058                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles              252144                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              9799343                       # Number of instructions processed by rename
system.cpu09.rename.IQFullEvents                 1775                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.SQFullEvents                   60                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands          11718900                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups            45087748                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups       10640904                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps             8404633                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                3314267                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts           366494                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts       366079                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 1155203                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            2346245                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores           1144144                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads          754437                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores          30795                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  8693893                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded            468134                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                 8337457                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            9384                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined       1965779                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined      3957747                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved       124765                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples     20142803                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.413917                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.778803                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0          14905980     74.00%     74.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           2700983     13.41%     87.41% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2           1971046      9.79%     97.20% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            564794      2.80%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total      20142803                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             5092183     61.08%     61.08% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult               2673      0.03%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.11% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            2201021     26.40%     87.51% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite           1041580     12.49%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total              8337457                       # Type of FU issued
system.cpu09.iq.rate                         0.413910                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         36827101                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes        11128996                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      7967775                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              8337457                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads         635722                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads       415091                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation         2044                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores       132637                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads         6273                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked           26                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles               312993                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                110161                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              187059                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           9162075                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts          152789                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             2346245                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts            1144144                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts           360794                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                 1144                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                  21                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents         2044                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect       226571                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect        77258                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts             303829                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts             8129846                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             2174178                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts          207611                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                          48                       # number of nop insts executed
system.cpu09.iew.exec_refs                    3207649                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                1774808                       # Number of branches executed
system.cpu09.iew.exec_stores                  1033471                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.403603                       # Inst execution rate
system.cpu09.iew.wb_sent                      7999007                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     7967775                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 4133362                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 5280246                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     0.395557                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.782797                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts       1965938                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls        343369                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts          294672                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples     19735973                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.364626                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     0.894497                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     15442607     78.25%     78.25% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1      2938132     14.89%     93.13% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       371211      1.88%     95.01% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       748913      3.79%     98.81% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4        85029      0.43%     99.24% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        38537      0.20%     99.43% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6        66126      0.34%     99.77% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        23946      0.12%     99.89% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        21472      0.11%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total     19735973                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            7002717                       # Number of instructions committed
system.cpu09.commit.committedOps              7196248                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                      2942661                       # Number of memory references committed
system.cpu09.commit.loads                     1931154                       # Number of loads committed
system.cpu09.commit.membars                     78034                       # Number of memory barriers committed
system.cpu09.commit.branches                  1596140                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 5750214                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              33388                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu        4250939     59.07%     59.07% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult          2648      0.04%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.11% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead       1931154     26.84%     85.94% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite      1011507     14.06%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         7196248                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               21472                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   28646873                       # The number of ROB reads
system.cpu09.rob.rob_writes                  18736307                       # The number of ROB writes
system.cpu09.timesIdled                           101                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                           367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      28074                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   7002717                       # Number of Instructions Simulated
system.cpu09.committedOps                     7196248                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.876479                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.876479                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.347647                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.347647                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                8449699                       # number of integer regfile reads
system.cpu09.int_regfile_writes               4049631                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                31178394                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                5203946                       # number of cc regfile writes
system.cpu09.misc_regfile_reads               5018433                       # number of misc regfile reads
system.cpu09.misc_regfile_writes              1028205                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements            2877                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         346.675708                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1663535                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            3237                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          513.912573                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   346.675708                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.677101                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.677101                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          300                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         5065717                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        5065717                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data      1012379                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       1012379                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data       731685                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       731685                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data        69792                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total        69792                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data          317                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          317                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      1744064                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1744064                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      1744064                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1744064                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       190952                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       190952                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data        31953                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        31953                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data       257515                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total       257515                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data        57298                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total        57298                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       222905                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       222905                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       222905                       # number of overall misses
system.cpu09.dcache.overall_misses::total       222905                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   4697362351                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   4697362351                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data   1138517353                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total   1138517353                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data   6770904136                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total   6770904136                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data    426925648                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total    426925648                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data    687790107                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total    687790107                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data   5835879704                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total   5835879704                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data   5835879704                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total   5835879704                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data      1203331                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      1203331                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data       763638                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       763638                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data       327307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total       327307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data        57615                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        57615                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      1966969                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1966969                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      1966969                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1966969                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.158686                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.158686                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.041843                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.041843                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.786769                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.786769                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.994498                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.994498                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.113324                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.113324                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.113324                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.113324                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 24599.702286                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 24599.702286                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 35631.000313                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 35631.000313                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 26293.241699                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 26293.241699                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  7450.969458                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  7450.969458                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 26181.017492                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 26181.017492                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 26181.017492                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 26181.017492                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs           86                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          130                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             7                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     6.615385                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets    18.571429                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks           29                       # number of writebacks
system.cpu09.dcache.writebacks::total              29                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data        81358                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total        81358                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data        16560                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total        16560                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data        42065                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total        42065                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data        97918                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total        97918                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data        97918                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total        97918                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data       109594                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total       109594                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        15393                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        15393                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data       215450                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total       215450                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data        57298                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total        57298                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data       124987                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total       124987                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data       124987                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total       124987                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   2084505760                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   2084505760                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data    687152922                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total    687152922                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data   4962264139                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total   4962264139                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data    360742352                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total    360742352                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data    584135393                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total    584135393                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   2771658682                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   2771658682                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   2771658682                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   2771658682                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.091076                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.091076                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.020157                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.020157                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.658251                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.658251                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.994498                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.994498                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.063543                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.063543                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.063543                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.063543                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 19020.254393                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 19020.254393                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 44640.610797                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 44640.610797                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 23032.091618                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23032.091618                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  6295.897797                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  6295.897797                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 22175.575716                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 22175.575716                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 22175.575716                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 22175.575716                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             463                       # number of replacements
system.cpu09.icache.tags.tagsinuse         357.941480                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           2970168                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             824                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         3604.572816                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   357.941480                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.699104                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.699104                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          361                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          357                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         5942977                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        5942977                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst      2970168                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       2970168                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst      2970168                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        2970168                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst      2970168                       # number of overall hits
system.cpu09.icache.overall_hits::total       2970168                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          908                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          908                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          908                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          908                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          908                       # number of overall misses
system.cpu09.icache.overall_misses::total          908                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     14374492                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     14374492                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     14374492                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     14374492                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     14374492                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     14374492                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst      2971076                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      2971076                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst      2971076                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      2971076                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst      2971076                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      2971076                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000306                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000306                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000306                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000306                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000306                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000306                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 15830.938326                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 15830.938326                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 15830.938326                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 15830.938326                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 15830.938326                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 15830.938326                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           83                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           83                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           83                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           83                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           83                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           83                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          825                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          825                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          825                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          825                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          825                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          825                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     11293007                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     11293007                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     11293007                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     11293007                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     11293007                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     11293007                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000278                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000278                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000278                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000278                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000278                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000278                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 13688.493333                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 13688.493333                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 13688.493333                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 13688.493333                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 13688.493333                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 13688.493333                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups               3204474                       # Number of BP lookups
system.cpu10.branchPred.condPredicted         2300510                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect          309245                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups            2190669                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits               1953956                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           89.194488                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                364944                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect            95245                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                       20142976                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles          2725366                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                     14645993                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                   3204474                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches          2318900                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                    17086190                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                653363                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.TlbCycles                        9                       # Number of cycles fetch has spent waiting for tlb
system.cpu10.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles         2826                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         1567                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                 2497957                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes               55226                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu10.fetch.rateDist::samples         20142641                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.766463                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.224522                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0               14075808     69.88%     69.88% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                 622036      3.09%     72.97% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                1517829      7.54%     80.50% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                3926968     19.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total           20142641                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.159086                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.727102                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                2428451                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles            13637098                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                 3259228                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              488749                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles               326289                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved             241837                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 529                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              9718738                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 903                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles               326289                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                2862873                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                163368                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles     13204729                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                 3311269                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles              271287                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              8802715                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                 1658                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                   23                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands          10914549                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups            40172625                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        9383198                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps             7402916                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                3511633                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts           390190                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts       389830                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 1228823                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            1825000                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores            888124                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads          452448                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          31247                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  7640746                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded            497709                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                 7296244                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            9508                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined       2074483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined      4035626                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved       131371                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples     20142641                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.362229                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.748734                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0          15543237     77.17%     77.17% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           2525060     12.54%     89.70% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2           1451848      7.21%     96.91% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            622496      3.09%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total      20142641                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             4834493     66.26%     66.26% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult               2992      0.04%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.30% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            1679424     23.02%     89.32% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite            779335     10.68%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total              7296244                       # Type of FU issued
system.cpu10.iq.rate                         0.362223                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         34744637                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes        10214268                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      6904334                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              7296244                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads         334001                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads       430529                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation         2352                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores       144190                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads         7270                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked           22                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles               326289                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                112798                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              198553                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           8138492                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts          164027                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             1825000                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts             888124                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts           384542                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                  838                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                  29                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents         2352                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect       238063                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect        80330                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts             318393                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts             7069574                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             1651089                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts          226670                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                          37                       # number of nop insts executed
system.cpu10.iew.exec_refs                    2421882                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                1574476                       # Number of branches executed
system.cpu10.iew.exec_stores                   770793                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.350970                       # Inst execution rate
system.cpu10.iew.wb_sent                      6935158                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     6904334                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 3460906                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 4758058                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     0.342766                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.727378                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts       2074630                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls        366338                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts          308853                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples     19714979                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.307582                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     0.854450                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     16106502     81.70%     81.70% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1      2494927     12.65%     94.35% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       399574      2.03%     96.38% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       455433      2.31%     98.69% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4        91648      0.46%     99.15% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        40496      0.21%     99.36% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6        74174      0.38%     99.74% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        28318      0.14%     99.88% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        23907      0.12%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total     19714979                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            5845835                       # Number of instructions committed
system.cpu10.commit.committedOps              6063972                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                      2138405                       # Number of memory references committed
system.cpu10.commit.loads                     1394471                       # Number of loads committed
system.cpu10.commit.membars                     82741                       # Number of memory barriers committed
system.cpu10.commit.branches                  1375233                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 4852106                       # Number of committed integer instructions.
system.cpu10.commit.function_calls              37344                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu        3922611     64.69%     64.69% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult          2956      0.05%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.74% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead       1394471     23.00%     87.73% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite       743934     12.27%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         6063972                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               23907                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   27612353                       # The number of ROB reads
system.cpu10.rob.rob_writes                  16710433                       # The number of ROB writes
system.cpu10.timesIdled                           104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                           335                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      28268                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   5845835                       # Number of Instructions Simulated
system.cpu10.committedOps                     6063972                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             3.445697                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       3.445697                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.290217                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.290217                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                7090920                       # number of integer regfile reads
system.cpu10.int_regfile_writes               3697579                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                26468256                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                4622168                       # number of cc regfile writes
system.cpu10.misc_regfile_reads               4288452                       # number of misc regfile reads
system.cpu10.misc_regfile_writes              1107411                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements            2535                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         386.047348                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1128922                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            2936                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          384.510218                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   386.047348                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.753999                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.753999                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          349                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         4080091                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        4080091                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data       759483                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        759483                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data       441960                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       441960                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data        74483                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total        74483                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data          586                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          586                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      1201443                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1201443                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      1201443                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1201443                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       196442                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       196442                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data        34851                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        34851                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data       276521                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total       276521                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data        62083                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        62083                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       231293                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       231293                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       231293                       # number of overall misses
system.cpu10.dcache.overall_misses::total       231293                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   4872015277                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   4872015277                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data   1232299123                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total   1232299123                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data   7234766882                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total   7234766882                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data    451469718                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total    451469718                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data    761502628                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total    761502628                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data   6104314400                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total   6104314400                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data   6104314400                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total   6104314400                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data       955925                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       955925                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       476811                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       476811                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data       351004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total       351004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data        62669                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total        62669                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      1432736                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1432736                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      1432736                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1432736                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.205499                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.205499                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.073092                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.073092                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.787800                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.787800                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.990649                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.990649                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.161434                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.161434                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.161434                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.161434                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 24801.291358                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 24801.291358                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 35359.075005                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 35359.075005                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 26163.535073                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 26163.535073                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  7272.034502                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  7272.034502                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 26392.127734                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 26392.127734                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 26392.127734                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 26392.127734                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs           90                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets           58                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs              18                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             4                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    14.500000                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks           31                       # number of writebacks
system.cpu10.dcache.writebacks::total              31                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data        83300                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total        83300                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data        17904                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total        17904                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data        44154                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total        44154                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data       101204                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       101204                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data       101204                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       101204                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data       113142                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       113142                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        16947                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        16947                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data       232367                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total       232367                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data        62083                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total        62083                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data       130089                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       130089                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data       130089                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       130089                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   2177648004                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   2177648004                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data    732667238                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total    732667238                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data   5304330766                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total   5304330766                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data    385784782                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    385784782                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data    643310372                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total    643310372                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   2910315242                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   2910315242                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   2910315242                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   2910315242                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.118359                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.118359                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.035542                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.035542                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.662007                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.662007                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.990649                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.990649                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.090798                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.090798                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.090798                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.090798                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 19247.034735                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 19247.034735                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 43232.857615                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 43232.857615                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 22827.384121                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22827.384121                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  6214.016430                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  6214.016430                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 22371.724296                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 22371.724296                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 22371.724296                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 22371.724296                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             501                       # number of replacements
system.cpu10.icache.tags.tagsinuse         370.662115                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           2496991                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             875                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         2853.704000                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   370.662115                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.723949                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.723949                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         4996789                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        4996789                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst      2496991                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       2496991                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst      2496991                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        2496991                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst      2496991                       # number of overall hits
system.cpu10.icache.overall_hits::total       2496991                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          966                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          966                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          966                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          966                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          966                       # number of overall misses
system.cpu10.icache.overall_misses::total          966                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     15058489                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     15058489                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     15058489                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     15058489                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     15058489                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     15058489                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst      2497957                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      2497957                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst      2497957                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      2497957                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst      2497957                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      2497957                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000387                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000387                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000387                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000387                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000387                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000387                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 15588.497930                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 15588.497930                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 15588.497930                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 15588.497930                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 15588.497930                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 15588.497930                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           91                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           91                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           91                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           91                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          875                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          875                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          875                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          875                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          875                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          875                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     11692510                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     11692510                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     11692510                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     11692510                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     11692510                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     11692510                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000350                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000350                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000350                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000350                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000350                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000350                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 13362.868571                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 13362.868571                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 13362.868571                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 13362.868571                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 13362.868571                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 13362.868571                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups               3378525                       # Number of BP lookups
system.cpu11.branchPred.condPredicted         2529047                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect          294565                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups            2428498                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits               2178459                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           89.703965                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                331916                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect            91770                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                       20142763                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles          3196999                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                     15629160                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                   3378525                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches          2510375                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                    16627967                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                625455                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles         2824                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         1844                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                 2981927                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes               55371                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples         20142362                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.813147                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.241751                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0               13688353     67.96%     67.96% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                 603634      3.00%     70.95% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                1776061      8.82%     79.77% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                4074314     20.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total           20142362                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.167729                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.775919                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                2922077                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles            12689509                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                 3766419                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              449193                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles               312340                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved             230713                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 536                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts             10879572                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 907                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles               312340                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                3334263                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                148027                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles     12295158                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                 3801835                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles              247915                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              9998519                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                 1155                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                   12                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands          11976795                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups            45942564                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups       10837084                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps             8710328                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                3266467                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts           362636                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts       362391                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 1143174                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            2360564                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores           1145867                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads          737973                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores          29523                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  8885033                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded            464915                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                 8547793                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            8330                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined       1934615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined      3853861                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved       123948                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples     20142362                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.424369                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.793565                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0          14843723     73.69%     73.69% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           2682423     13.32%     87.01% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2           1983278      9.85%     96.86% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            632938      3.14%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total      20142362                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             5281840     61.79%     61.79% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult               3171      0.04%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.83% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            2217548     25.94%     87.77% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite           1045234     12.23%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total              8547793                       # Type of FU issued
system.cpu11.iq.rate                         0.424361                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         37246278                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes        11285841                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      8181063                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              8547793                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads         620167                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads       407765                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation         2131                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores       130923                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads         6889                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked           20                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles               312340                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                 99452                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              185138                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           9349989                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts          160105                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             2360564                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts            1145867                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts           357148                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                  744                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                  25                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents         2131                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect       226353                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect        76598                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts             302951                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts             8342023                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             2191576                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts          205770                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                          41                       # number of nop insts executed
system.cpu11.iew.exec_refs                    3229132                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                1813308                       # Number of branches executed
system.cpu11.iew.exec_stores                  1037556                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.414145                       # Inst execution rate
system.cpu11.iew.wb_sent                      8214266                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     8181063                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 4268135                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 5586918                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     0.406154                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.763952                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts       1934780                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls        340967                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts          294178                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples     19737823                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.375692                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     0.921509                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     15378116     77.91%     77.91% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1      2962299     15.01%     92.92% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       389659      1.97%     94.89% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       742068      3.76%     98.65% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4        91393      0.46%     99.12% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        44742      0.23%     99.34% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6        73788      0.37%     99.72% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        30562      0.15%     99.87% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        25196      0.13%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total     19737823                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            7184215                       # Number of instructions committed
system.cpu11.commit.committedOps              7415333                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                      2967743                       # Number of memory references committed
system.cpu11.commit.loads                     1952799                       # Number of loads committed
system.cpu11.commit.membars                     78794                       # Number of memory barriers committed
system.cpu11.commit.branches                  1629019                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 5948444                       # Number of committed integer instructions.
system.cpu11.commit.function_calls              38512                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu        4444457     59.94%     59.94% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult          3133      0.04%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.98% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead       1952799     26.33%     86.31% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite      1014944     13.69%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         7415333                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               25196                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   28835461                       # The number of ROB reads
system.cpu11.rob.rob_writes                  19109728                       # The number of ROB writes
system.cpu11.timesIdled                           112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                           401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      28481                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   7184215                       # Number of Instructions Simulated
system.cpu11.committedOps                     7415333                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.803753                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.803753                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.356665                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.356665                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                8654386                       # number of integer regfile reads
system.cpu11.int_regfile_writes               4188709                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                31861480                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                5343744                       # number of cc regfile writes
system.cpu11.misc_regfile_reads               5048464                       # number of misc regfile reads
system.cpu11.misc_regfile_writes              1011059                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements            2739                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         383.781876                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1882974                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            3132                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs          601.204981                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   383.781876                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.749574                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.749574                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          338                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         5133027                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        5133027                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data      1047379                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       1047379                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data       734809                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       734809                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data        71066                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        71066                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data         1087                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         1087                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      1782188                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1782188                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      1782188                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1782188                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       189714                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       189714                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data        35225                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        35225                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data       252238                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total       252238                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data        57085                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        57085                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       224939                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       224939                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       224939                       # number of overall misses
system.cpu11.dcache.overall_misses::total       224939                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   4707190736                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   4707190736                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data   1241528475                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total   1241528475                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data   6666822466                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total   6666822466                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data    453469137                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total    453469137                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data    670824653                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total    670824653                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data   5948719211                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total   5948719211                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data   5948719211                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total   5948719211                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data      1237093                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      1237093                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       770034                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       770034                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data       323304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total       323304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data        58172                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        58172                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      2007127                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      2007127                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      2007127                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      2007127                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.153355                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.153355                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.045745                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.045745                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.780188                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.780188                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.981314                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.981314                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.112070                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.112070                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.112070                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.112070                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 24812.036729                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 24812.036729                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 35245.662881                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 35245.662881                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 26430.682395                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 26430.682395                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data  7943.752947                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  7943.752947                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 26445.921832                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 26445.921832                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 26445.921832                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 26445.921832                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs           47                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             6                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     3.615385                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    19.833333                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks           42                       # number of writebacks
system.cpu11.dcache.writebacks::total              42                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data        80628                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total        80628                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data        18138                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total        18138                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data        41484                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total        41484                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data        98766                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total        98766                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data        98766                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total        98766                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data       109086                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       109086                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        17087                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        17087                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data       210754                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total       210754                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data        57085                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total        57085                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data       126173                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       126173                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data       126173                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       126173                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   2097341051                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   2097341051                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data    730535978                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total    730535978                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data   4875801943                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total   4875801943                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data    385149363                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    385149363                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data    570157347                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total    570157347                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   2827877029                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   2827877029                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   2827877029                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   2827877029                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.088179                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.088179                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.022190                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.022190                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.651876                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.651876                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.981314                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.981314                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.062862                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.062862                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.062862                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.062862                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 19226.491493                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 19226.491493                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 42753.905191                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 42753.905191                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 23135.038685                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23135.038685                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  6746.945134                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  6746.945134                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 22412.695497                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 22412.695497                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 22412.695497                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 22412.695497                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             503                       # number of replacements
system.cpu11.icache.tags.tagsinuse         368.436855                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           2980982                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             876                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         3402.947489                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   368.436855                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.719603                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.719603                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         5964730                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        5964730                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst      2980982                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       2980982                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst      2980982                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        2980982                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst      2980982                       # number of overall hits
system.cpu11.icache.overall_hits::total       2980982                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          945                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          945                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          945                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          945                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          945                       # number of overall misses
system.cpu11.icache.overall_misses::total          945                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     14922985                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     14922985                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     14922985                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     14922985                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     14922985                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     14922985                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst      2981927                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      2981927                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst      2981927                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      2981927                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst      2981927                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      2981927                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000317                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000317                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000317                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000317                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000317                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000317                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 15791.518519                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 15791.518519                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 15791.518519                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 15791.518519                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 15791.518519                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 15791.518519                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           69                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           69                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           69                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          876                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          876                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          876                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          876                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          876                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          876                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     11861014                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     11861014                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     11861014                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     11861014                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     11861014                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     11861014                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000294                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000294                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000294                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000294                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000294                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000294                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 13539.970320                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 13539.970320                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 13539.970320                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 13539.970320                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 13539.970320                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 13539.970320                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups               3319096                       # Number of BP lookups
system.cpu12.branchPred.condPredicted         2476475                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect          297887                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups            2357155                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits               2116193                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           89.777422                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                339743                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect            92726                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                       20142570                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles          3112806                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                     15377567                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                   3319096                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches          2455936                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                    16708519                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                631023                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles         2829                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2531                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                 2895160                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes               56561                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples         20142197                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.803259                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.238449                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0               13762229     68.33%     68.33% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                 636131      3.16%     71.48% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                1688237      8.38%     79.87% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                4055600     20.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total           20142197                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.164780                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.763436                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                2824985                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles            12858317                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                 3683408                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              457530                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles               315128                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved             222463                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 523                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts             10691808                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 891                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles               315128                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                3238469                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                157331                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles     12450132                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                 3725636                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles              252672                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              9809841                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                  17                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                 1514                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.SQFullEvents                   62                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands          11837719                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups            45033035                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups       10616207                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps             8487438                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                3350281                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts           366534                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts       366174                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 1153672                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            2261762                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores           1095867                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads          678759                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          28539                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  8694600                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded            469353                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                 8327946                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            9876                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined       1993308                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined      4022207                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved       124154                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples     20142197                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.413458                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.787554                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0          14972098     74.33%     74.33% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           2658564     13.20%     87.53% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2           1865223      9.26%     96.79% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            646312      3.21%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total      20142197                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             5216175     62.63%     62.63% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult               3247      0.04%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.67% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            2114724     25.39%     88.07% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite            993800     11.93%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total              8327946                       # Type of FU issued
system.cpu12.iq.rate                         0.413450                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         36807965                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes        11158452                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      7957181                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              8327946                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads         558750                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads       420232                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation         2075                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores       135173                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads         7343                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles               315128                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                107539                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              187287                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           9164013                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts          148931                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             2261762                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts            1095867                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts           360917                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                  913                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                  37                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents         2075                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect       228869                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect        77447                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts             306316                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts             8118911                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             2087311                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts          209035                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                          60                       # number of nop insts executed
system.cpu12.iew.exec_refs                    3072225                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                1762040                       # Number of branches executed
system.cpu12.iew.exec_stores                   984914                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.403072                       # Inst execution rate
system.cpu12.iew.wb_sent                      7990351                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     7957181                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 4129683                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 5477916                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     0.395043                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.753878                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts       1993496                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls        345199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts          297504                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples     19730276                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.363434                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     0.913034                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     15516131     78.64%     78.64% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1      2868922     14.54%     93.18% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       394376      2.00%     95.18% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       681715      3.46%     98.64% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4        92546      0.47%     99.10% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        43765      0.22%     99.33% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6        76415      0.39%     99.71% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        30921      0.16%     99.87% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        25485      0.13%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total     19730276                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            6935071                       # Number of instructions committed
system.cpu12.commit.committedOps              7170645                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                      2802224                       # Number of memory references committed
system.cpu12.commit.loads                     1841530                       # Number of loads committed
system.cpu12.commit.membars                     79372                       # Number of memory barriers committed
system.cpu12.commit.branches                  1581716                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 5754030                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              39646                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu        4365221     60.88%     60.88% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult          3200      0.04%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.92% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead       1841530     25.68%     86.60% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite       960694     13.40%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         7170645                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               25485                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   28648166                       # The number of ROB reads
system.cpu12.rob.rob_writes                  18745301                       # The number of ROB writes
system.cpu12.timesIdled                           106                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                           373                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      28674                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   6935071                       # Number of Instructions Simulated
system.cpu12.committedOps                     7170645                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.904450                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.904450                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.344299                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.344299                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                8380915                       # number of integer regfile reads
system.cpu12.int_regfile_writes               4123701                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                30886812                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                5221319                       # number of cc regfile writes
system.cpu12.misc_regfile_reads               4893348                       # number of misc regfile reads
system.cpu12.misc_regfile_writes              1030622                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements            3390                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         380.371988                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1799466                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            3784                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs          475.545983                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   380.371988                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.742914                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.742914                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         4938724                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        4938724                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data       997509                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        997509                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data       675079                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       675079                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data        71577                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        71577                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data          993                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          993                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      1672588                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1672588                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      1672588                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1672588                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       191102                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       191102                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data        36517                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        36517                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data       256055                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total       256055                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data        59226                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        59226                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       227619                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       227619                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       227619                       # number of overall misses
system.cpu12.dcache.overall_misses::total       227619                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   4744439630                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   4744439630                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data   1301825218                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total   1301825218                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data   6720878196                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total   6720878196                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data    467790222                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total    467790222                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data    702132084                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total    702132084                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data   6046264848                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total   6046264848                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data   6046264848                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total   6046264848                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      1188611                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      1188611                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       711596                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       711596                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data       327632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total       327632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data        60219                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        60219                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      1900207                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1900207                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      1900207                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1900207                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.160778                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.160778                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.051317                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.051317                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.781532                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.781532                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.983510                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.983510                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.119786                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.119786                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.119786                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.119786                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 24826.739804                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 24826.739804                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 35649.840294                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 35649.840294                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 26247.791279                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 26247.791279                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  7898.392969                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  7898.392969                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 26563.093801                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 26563.093801                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 26563.093801                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 26563.093801                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs           95                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets           53                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               7                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    13.571429                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    26.500000                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          190                       # number of writebacks
system.cpu12.dcache.writebacks::total             190                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data        80984                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total        80984                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data        18723                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total        18723                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data        41787                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total        41787                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data        99707                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total        99707                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data        99707                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total        99707                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data       110118                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       110118                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        17794                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        17794                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data       214268                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total       214268                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data        59226                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total        59226                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data       127912                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       127912                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data       127912                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       127912                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   2099575886                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   2099575886                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data    777826308                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total    777826308                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data   4902867054                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total   4902867054                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data    399564778                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    399564778                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data    595120916                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total    595120916                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   2877402194                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   2877402194                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   2877402194                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   2877402194                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.092644                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.092644                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.025006                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.025006                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.653990                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.653990                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.983510                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.983510                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.067315                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.067315                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.067315                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.067315                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 19066.600247                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 19066.600247                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 43712.841857                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 43712.841857                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 22881.937826                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22881.937826                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  6746.442069                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  6746.442069                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 22495.170070                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 22495.170070                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 22495.170070                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 22495.170070                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             494                       # number of replacements
system.cpu12.icache.tags.tagsinuse         367.532915                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           2894204                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             865                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         3345.900578                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   367.532915                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.717838                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.717838                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          367                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         5791185                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        5791185                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst      2894204                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       2894204                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst      2894204                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        2894204                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst      2894204                       # number of overall hits
system.cpu12.icache.overall_hits::total       2894204                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          956                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          956                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          956                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          956                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          956                       # number of overall misses
system.cpu12.icache.overall_misses::total          956                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     15040997                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     15040997                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     15040997                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     15040997                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     15040997                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     15040997                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst      2895160                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      2895160                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst      2895160                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      2895160                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst      2895160                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      2895160                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000330                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000330                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000330                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000330                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000330                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000330                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 15733.260460                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 15733.260460                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 15733.260460                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 15733.260460                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 15733.260460                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 15733.260460                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           91                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           91                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           91                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           91                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          865                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          865                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          865                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          865                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          865                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          865                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     11739503                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     11739503                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     11739503                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     11739503                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     11739503                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     11739503                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000299                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000299                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000299                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000299                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000299                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000299                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 13571.679769                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 13571.679769                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 13571.679769                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 13571.679769                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 13571.679769                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 13571.679769                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups               3159939                       # Number of BP lookups
system.cpu13.branchPred.condPredicted         2288234                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect          310443                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups            2165399                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits               1919684                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           88.652669                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                351018                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect            96094                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                       20142340                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles          2628604                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                     14450856                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                   3159939                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches          2270702                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                    17181956                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                654537                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles         2812                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles          930                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                 2404484                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes               57133                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples         20141571                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.756651                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.218084                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0               14128077     70.14%     70.14% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                 648176      3.22%     73.36% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                1503990      7.47%     80.83% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                3861328     19.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total           20141571                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.156880                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.717437                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                2345927                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles            13809105                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                 3163147                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              493649                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles               326931                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved             226395                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 430                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              9473488                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 827                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles               326931                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                2780988                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                151327                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles     13385718                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                 3220156                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles              273639                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              8552018                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                 1317                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                   60                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands          10647748                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups            39028179                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        9102242                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps             7186380                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                3461368                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts           395175                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts       394826                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 1244128                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            1751787                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores            848725                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads          424545                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          17641                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  7388232                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded            504267                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                 7039953                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            8358                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined       2037428                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined      4040041                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved       134223                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples     20141571                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.349524                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.736185                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0          15666112     77.78%     77.78% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           2514852     12.49%     90.27% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2           1356720      6.74%     97.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            603887      3.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total      20141571                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             4697964     66.73%     66.73% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult               2920      0.04%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.77% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            1598706     22.71%     89.48% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite            740363     10.52%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total              7039953                       # Type of FU issued
system.cpu13.iq.rate                         0.349510                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         34229835                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         9931292                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      6663151                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              7039953                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads         298821                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads       432011                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation         2378                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores       140248                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads         6222                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles               326931                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                101953                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              200670                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           7892520                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts          154312                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             1751787                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts             848725                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts           389591                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                  526                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                  26                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents         2378                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect       238141                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect        81345                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts             319486                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts             6825496                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             1571090                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts          214457                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                          21                       # number of nop insts executed
system.cpu13.iew.exec_refs                    2304238                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                1528407                       # Number of branches executed
system.cpu13.iew.exec_stores                   733148                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.338863                       # Inst execution rate
system.cpu13.iew.wb_sent                      6693908                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     6663151                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 3314584                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 4553969                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     0.330803                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.727845                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts       2037573                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls        370044                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts          310106                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples     19718074                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.296939                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     0.839996                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     16217402     82.25%     82.25% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1      2431531     12.33%     94.58% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       394748      2.00%     96.58% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       420436      2.13%     98.71% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4        91745      0.47%     99.18% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        40372      0.20%     99.38% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6        72235      0.37%     99.75% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        26354      0.13%     99.88% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        23251      0.12%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total     19718074                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            5643682                       # Number of instructions committed
system.cpu13.commit.committedOps              5855071                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                      2028253                       # Number of memory references committed
system.cpu13.commit.loads                     1319776                       # Number of loads committed
system.cpu13.commit.membars                     83652                       # Number of memory barriers committed
system.cpu13.commit.branches                  1338071                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 4678739                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              36150                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu        3823933     65.31%     65.31% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult          2885      0.05%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.36% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead       1319776     22.54%     87.90% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite       708477     12.10%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         5855071                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               23251                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   27378076                       # The number of ROB reads
system.cpu13.rob.rob_writes                  16214532                       # The number of ROB writes
system.cpu13.timesIdled                           123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                           769                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      28904                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   5643682                       # Number of Instructions Simulated
system.cpu13.committedOps                     5855071                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             3.569007                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       3.569007                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.280190                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.280190                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                6808445                       # number of integer regfile reads
system.cpu13.int_regfile_writes               3586605                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                25512550                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                4478904                       # number of cc regfile writes
system.cpu13.misc_regfile_reads               4182195                       # number of misc regfile reads
system.cpu13.misc_regfile_writes              1121036                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements            2243                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         342.904411                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs            990355                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            2597                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs          381.345784                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   342.904411                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.669735                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.669735                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          309                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         3918671                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        3918671                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data       709869                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        709869                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data       404278                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       404278                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data        75425                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        75425                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          730                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          730                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      1114147                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1114147                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      1114147                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1114147                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       196777                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       196777                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data        33701                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        33701                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data       281396                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total       281396                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data        61550                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        61550                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       230478                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       230478                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       230478                       # number of overall misses
system.cpu13.dcache.overall_misses::total       230478                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   4926572741                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   4926572741                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data   1193459922                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total   1193459922                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data   7408479969                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total   7408479969                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data    432329185                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total    432329185                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data    768485148                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total    768485148                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data   6120032663                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total   6120032663                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data   6120032663                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total   6120032663                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data       906646                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       906646                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data       437979                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       437979                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data       356821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       356821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data        62280                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        62280                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      1344625                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1344625                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      1344625                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1344625                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.217038                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.217038                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.076947                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.076947                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.788620                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.788620                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.988279                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.988279                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.171407                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.171407                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.171407                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.171407                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 25036.324067                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 25036.324067                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 35413.190172                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 35413.190172                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 26327.595165                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 26327.595165                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data  7024.032250                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  7024.032250                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 26553.652249                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 26553.652249                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 26553.652249                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 26553.652249                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          166                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             7                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    23.714286                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks           30                       # number of writebacks
system.cpu13.dcache.writebacks::total              30                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data        83812                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total        83812                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data        17391                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total        17391                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data        45354                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total        45354                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data       101203                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       101203                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data       101203                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       101203                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data       112965                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       112965                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        16310                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        16310                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data       236042                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total       236042                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data        61550                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total        61550                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data       129275                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       129275                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data       129275                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       129275                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   2209860569                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   2209860569                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data    713632153                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total    713632153                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data   5421904169                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total   5421904169                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data    369453815                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    369453815                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data    648929352                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total    648929352                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   2923492722                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   2923492722                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   2923492722                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   2923492722                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.124597                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.124597                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.037239                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.037239                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.661514                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.661514                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.988279                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.988279                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.096142                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.096142                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.096142                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.096142                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 19562.347355                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 19562.347355                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 43754.270570                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 43754.270570                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 22970.082312                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22970.082312                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  6002.499025                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  6002.499025                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 22614.525020                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 22614.525020                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 22614.525020                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 22614.525020                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             430                       # number of replacements
system.cpu13.icache.tags.tagsinuse         353.736711                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           2403625                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             788                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         3050.285533                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   353.736711                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.690892                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.690892                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          353                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         4809756                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        4809756                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst      2403625                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       2403625                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst      2403625                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        2403625                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst      2403625                       # number of overall hits
system.cpu13.icache.overall_hits::total       2403625                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          859                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          859                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          859                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          859                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          859                       # number of overall misses
system.cpu13.icache.overall_misses::total          859                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     14017948                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     14017948                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     14017948                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     14017948                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     14017948                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     14017948                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst      2404484                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      2404484                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst      2404484                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      2404484                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst      2404484                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      2404484                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000357                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000357                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000357                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000357                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000357                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000357                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 16318.915017                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 16318.915017                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 16318.915017                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 16318.915017                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 16318.915017                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 16318.915017                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           71                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           71                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           71                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          788                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          788                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          788                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          788                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          788                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          788                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     11057043                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     11057043                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     11057043                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     11057043                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     11057043                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     11057043                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000328                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000328                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000328                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000328                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 14031.780457                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 14031.780457                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 14031.780457                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 14031.780457                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 14031.780457                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 14031.780457                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups               3790673                       # Number of BP lookups
system.cpu14.branchPred.condPredicted         3021467                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect          259179                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups            2933740                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits               2739327                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           93.373203                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                303802                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect            76256                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                       20142165                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles          4588124                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                     17670936                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                   3790673                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches          3043129                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                    15272151                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                555407                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles         2825                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles          722                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                 4393961                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes               49048                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples         20141526                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.910796                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.271056                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0               12894999     64.02%     64.02% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                 501883      2.49%     66.51% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                2390991     11.87%     78.38% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                4353653     21.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total           20141526                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.188196                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.877311                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                4298947                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles            10255499                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                 4948687                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              358196                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles               277372                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved             207854                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 458                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts             13525145                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 783                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles               277372                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                4649367                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                131131                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles      9929691                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                 4954703                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles              196437                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts             12762244                       # Number of instructions processed by rename
system.cpu14.rename.IQFullEvents                 1025                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.SQFullEvents                    9                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands          14375629                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups            59430809                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups       14266718                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps            11477917                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                2897712                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts           297263                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts       297067                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                  950923                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            3741283                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores           1839246                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads         1517701                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          28195                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                 11800184                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded            384622                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                11512422                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            7891                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined       1689629                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined      3255432                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved       107027                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples     20141526                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.571576                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.857855                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0          13075473     64.92%     64.92% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           3118447     15.48%     80.40% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2           3448843     17.12%     97.52% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            498763      2.48%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total      20141526                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             6127585     53.23%     53.23% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult               2294      0.02%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     53.25% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            3627395     31.51%     84.75% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite           1755148     15.25%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             11512422                       # Type of FU issued
system.cpu14.iq.rate                         0.571558                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         43174261                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes        13875411                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses     11175094                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses             11512422                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads        1423505                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads       346609                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation         1651                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores       111954                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads         5113                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked           27                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles               277372                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                 88726                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              155276                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts          12184829                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts          158767                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             3741283                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts            1839246                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts           291746                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                  969                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                  43                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents         1651                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect       197894                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect        68926                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts             266820                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts            11319623                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             3604266                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts          192799                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                          23                       # number of nop insts executed
system.cpu14.iew.exec_refs                    5352025                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                2396256                       # Number of branches executed
system.cpu14.iew.exec_stores                  1747759                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.561986                       # Inst execution rate
system.cpu14.iew.wb_sent                     11204270                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                    11175094                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 6142878                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 7109839                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     0.554811                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.863997                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts       1689739                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls        277595                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts          258848                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples     19784469                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.530476                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.002365                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     13561951     68.55%     68.55% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1      4166585     21.06%     89.61% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       326780      1.65%     91.26% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3      1519826      7.68%     98.94% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4        78906      0.40%     99.34% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        36964      0.19%     99.53% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6        56906      0.29%     99.82% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        18734      0.09%     99.91% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        17817      0.09%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total     19784469                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts           10329391                       # Number of instructions committed
system.cpu14.commit.committedOps             10495177                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                      5121966                       # Number of memory references committed
system.cpu14.commit.loads                     3394674                       # Number of loads committed
system.cpu14.commit.membars                     66309                       # Number of memory barriers committed
system.cpu14.commit.branches                  2229560                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 8393529                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              28545                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu        5370946     51.18%     51.18% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult          2265      0.02%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     51.20% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead       3394674     32.35%     83.54% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite      1727292     16.46%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total        10495177                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               17817                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   31717802                       # The number of ROB reads
system.cpu14.rob.rob_writes                  24731270                       # The number of ROB writes
system.cpu14.timesIdled                           121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                           639                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      29079                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                  10329391                       # Number of Instructions Simulated
system.cpu14.committedOps                    10495177                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.949986                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.949986                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.512824                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.512824                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads               12431601                       # number of integer regfile reads
system.cpu14.int_regfile_writes               5200366                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                44938303                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                7034431                       # number of cc regfile writes
system.cpu14.misc_regfile_reads               7078579                       # number of misc regfile reads
system.cpu14.misc_regfile_writes               802444                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements            1704                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         322.178055                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           3162491                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            2035                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs         1554.049631                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   322.178055                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.629254                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.629254                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          331                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          291                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.646484                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         7783478                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        7783478                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data      1746687                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       1746687                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data      1506267                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      1506267                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data        59255                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        59255                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data          381                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          381                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      3252954                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        3252954                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      3252954                       # number of overall hits
system.cpu14.dcache.overall_hits::total       3252954                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       169402                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       169402                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data        27498                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        27498                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data       199958                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total       199958                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data        41660                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        41660                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       196900                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       196900                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       196900                       # number of overall misses
system.cpu14.dcache.overall_misses::total       196900                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   4131809953                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   4131809953                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data    996741186                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total    996741186                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data   5468229832                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total   5468229832                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data    377433207                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total    377433207                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data    452664138                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total    452664138                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data   5128551139                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total   5128551139                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data   5128551139                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total   5128551139                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      1916089                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1916089                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data      1533765                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      1533765                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data       259213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total       259213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data        42041                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        42041                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      3449854                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      3449854                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      3449854                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      3449854                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.088410                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.088410                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.017928                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.017928                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.771404                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.771404                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.990937                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.990937                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.057075                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.057075                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.057075                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.057075                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 24390.561817                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 24390.561817                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 36247.770238                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 36247.770238                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 27346.892007                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 27346.892007                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data  9059.846543                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  9059.846543                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 26046.476074                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 26046.476074                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 26046.476074                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 26046.476074                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          450                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets            15                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets           30                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks           20                       # number of writebacks
system.cpu14.dcache.writebacks::total              20                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data        74360                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total        74360                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data        14219                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total        14219                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data        35480                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total        35480                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data        88579                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total        88579                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data        88579                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total        88579                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data        95042                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total        95042                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        13279                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        13279                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data       164478                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total       164478                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data        41660                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total        41660                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data       108321                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       108321                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data       108321                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       108321                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   1789854283                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   1789854283                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data    618190861                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total    618190861                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data   4000184330                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total   4000184330                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data    311977793                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    311977793                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data    394809362                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total    394809362                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   2408045144                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   2408045144                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   2408045144                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   2408045144                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.049602                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.049602                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.008658                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.008658                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.634528                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.634528                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.990937                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.990937                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.031399                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.031399                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.031399                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.031399                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 18832.245565                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 18832.245565                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 46554.022216                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 46554.022216                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 24320.482557                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24320.482557                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  7488.665218                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  7488.665218                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 22230.639894                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 22230.639894                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 22230.639894                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 22230.639894                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             412                       # number of replacements
system.cpu14.icache.tags.tagsinuse         356.638987                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           4393124                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             772                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         5690.575130                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   356.638987                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.696561                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.696561                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          355                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         8788695                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        8788695                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst      4393124                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       4393124                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst      4393124                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        4393124                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst      4393124                       # number of overall hits
system.cpu14.icache.overall_hits::total       4393124                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          837                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          837                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          837                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          837                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          837                       # number of overall misses
system.cpu14.icache.overall_misses::total          837                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     13826959                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     13826959                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     13826959                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     13826959                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     13826959                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     13826959                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst      4393961                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      4393961                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst      4393961                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      4393961                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst      4393961                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      4393961                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000190                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000190                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000190                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000190                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000190                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000190                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 16519.664277                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 16519.664277                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 16519.664277                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 16519.664277                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 16519.664277                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 16519.664277                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           64                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           64                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           64                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           64                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           64                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          773                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          773                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          773                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     10873534                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     10873534                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     10873534                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     10873534                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     10873534                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     10873534                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000176                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000176                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000176                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000176                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 14066.667529                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 14066.667529                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 14066.667529                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 14066.667529                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 14066.667529                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 14066.667529                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups               3508356                       # Number of BP lookups
system.cpu15.branchPred.condPredicted         2857715                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect          236150                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups            2759665                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits               2581751                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           93.553058                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                251891                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect            71342                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                       20141981                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles          4140869                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                     16472525                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                   3508356                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches          2833642                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                    15748109                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                498077                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles         2781                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles          679                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                 3968881                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes               40131                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples         20141477                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.842376                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.242528                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0               13408881     66.57%     66.57% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                 475200      2.36%     68.93% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                2280695     11.32%     80.26% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                3976701     19.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total           20141477                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.174181                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.817821                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                3974093                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles            10991514                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                 4527253                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              397121                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles               248715                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved             175322                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 408                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts             12555515                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 772                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles               248715                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                4311583                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                112597                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles     10657234                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                 4585829                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles              222738                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts             11853095                       # Number of instructions processed by rename
system.cpu15.rename.IQFullEvents                  952                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                   14                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                    9                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands          13424231                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups            55425393                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups       13367004                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps            10820128                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                2604103                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts           317631                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts       317523                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                  984311                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            3506179                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores           1746535                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads         1422392                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          22474                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                 10944791                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded            399960                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                10727968                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            5615                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined       1510470                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined      2918238                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved       103890                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples     20141477                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.532631                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.831415                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0          13456714     66.81%     66.81% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           3052799     15.16%     81.97% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2           3220723     15.99%     97.96% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            411241      2.04%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total      20141477                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             5665174     52.81%     52.81% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult               1855      0.02%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     52.82% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            3398197     31.68%     84.50% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite           1662742     15.50%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             10727968                       # Type of FU issued
system.cpu15.iq.rate                         0.532617                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         41603028                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes        12856323                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses     10435773                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses             10727968                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads        1332313                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads       315200                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation         1859                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores       103014                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads         4045                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles               248715                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                 76494                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              159446                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts          11344774                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts          132496                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             3506179                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts            1746535                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts           313058                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                  754                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                  34                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents         1859                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect       181088                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect        62201                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts             243289                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts            10558241                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             3377177                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts          169727                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                          23                       # number of nop insts executed
system.cpu15.iew.exec_refs                    5034073                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                2250902                       # Number of branches executed
system.cpu15.iew.exec_stores                  1656896                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.524191                       # Inst execution rate
system.cpu15.iew.wb_sent                     10457314                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                    10435773                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 5719055                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 6523873                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     0.518111                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.876635                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts       1510594                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls        296070                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts          235827                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples     19824130                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.496076                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     0.962671                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     13869474     69.96%     69.96% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1      4076925     20.57%     90.53% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       288130      1.45%     91.98% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3      1410929      7.12%     99.10% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4        67519      0.34%     99.44% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        32460      0.16%     99.60% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6        49235      0.25%     99.85% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        15141      0.08%     99.93% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        14317      0.07%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total     19824130                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            9701367                       # Number of instructions committed
system.cpu15.commit.committedOps              9834281                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                      4834500                       # Number of memory references committed
system.cpu15.commit.loads                     3190979                       # Number of loads committed
system.cpu15.commit.membars                     63399                       # Number of memory barriers committed
system.cpu15.commit.branches                  2102704                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 7845585                       # Number of committed integer instructions.
system.cpu15.commit.function_calls              23500                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu        4997947     50.82%     50.82% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult          1834      0.02%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.84% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead       3190979     32.45%     83.29% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite      1643521     16.71%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         9834281                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               14317                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   30994866                       # The number of ROB reads
system.cpu15.rob.rob_writes                  23010886                       # The number of ROB writes
system.cpu15.timesIdled                           110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                           504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      29263                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   9701367                       # Number of Instructions Simulated
system.cpu15.committedOps                     9834281                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.076200                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.076200                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.481649                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.481649                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads               11646684                       # number of integer regfile reads
system.cpu15.int_regfile_writes               4835103                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                42097764                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                6644456                       # number of cc regfile writes
system.cpu15.misc_regfile_reads               6738420                       # number of misc regfile reads
system.cpu15.misc_regfile_writes               917703                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             534                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         281.025442                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           2912335                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             825                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs         3530.103030                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   281.025442                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.548878                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.548878                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          291                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.568359                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         7347899                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        7347899                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data      1599035                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       1599035                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data      1401003                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      1401003                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data        56802                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total        56802                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data          383                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          383                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      3000038                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        3000038                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      3000038                       # number of overall hits
system.cpu15.dcache.overall_hits::total       3000038                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       153095                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       153095                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data        21931                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        21931                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data       231648                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total       231648                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data        50769                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        50769                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       175026                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       175026                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       175026                       # number of overall misses
system.cpu15.dcache.overall_misses::total       175026                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   3836558816                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   3836558816                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data    784405097                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total    784405097                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data   5958597678                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total   5958597678                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data    286228211                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total    286228211                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data    683763114                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total    683763114                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data   4620963913                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total   4620963913                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data   4620963913                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total   4620963913                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      1752130                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1752130                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data      1422934                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      1422934                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data       288450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       288450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data        51152                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        51152                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      3175064                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      3175064                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      3175064                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      3175064                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.087377                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.087377                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.015413                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.015413                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.803079                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.803079                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.992513                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.992513                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.055125                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.055125                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.055125                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.055125                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 25059.987694                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 25059.987694                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 35766.955314                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 35766.955314                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 25722.638132                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 25722.638132                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  5637.854025                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  5637.854025                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 26401.585553                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 26401.585553                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 26401.585553                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 26401.585553                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          142                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             5                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     9.500000                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    28.400000                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks           21                       # number of writebacks
system.cpu15.dcache.writebacks::total              21                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data        67627                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total        67627                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data        11446                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total        11446                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data        35339                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total        35339                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data        79073                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total        79073                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data        79073                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total        79073                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data        85468                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total        85468                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        10485                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        10485                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data       196309                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total       196309                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data        50769                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total        50769                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data        95953                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total        95953                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data        95953                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total        95953                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   1671888361                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   1671888361                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data    474096696                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total    474096696                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data   4399712102                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total   4399712102                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data    240573289                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    240573289                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data    578366886                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total    578366886                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   2145985057                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   2145985057                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   2145985057                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   2145985057                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.048779                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.048779                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.007369                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.007369                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.680565                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.680565                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.992513                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.992513                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.030221                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.030221                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.030221                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.030221                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 19561.571126                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 19561.571126                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 45216.661516                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 45216.661516                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 22412.177241                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22412.177241                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  4738.586322                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  4738.586322                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 22364.960522                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 22364.960522                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 22364.960522                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 22364.960522                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             433                       # number of replacements
system.cpu15.icache.tags.tagsinuse         355.880062                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           3968006                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             793                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         5003.790668                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   355.880062                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.695078                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.695078                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         7938555                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        7938555                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst      3968006                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       3968006                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst      3968006                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        3968006                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst      3968006                       # number of overall hits
system.cpu15.icache.overall_hits::total       3968006                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          875                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          875                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          875                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          875                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          875                       # number of overall misses
system.cpu15.icache.overall_misses::total          875                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     13559494                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     13559494                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     13559494                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     13559494                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     13559494                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     13559494                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst      3968881                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      3968881                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst      3968881                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      3968881                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst      3968881                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      3968881                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000220                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000220                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000220                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000220                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000220                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000220                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 15496.564571                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 15496.564571                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 15496.564571                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 15496.564571                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 15496.564571                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 15496.564571                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           82                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           82                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           82                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          793                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          793                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          793                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          793                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          793                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          793                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     10647005                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     10647005                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     10647005                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     10647005                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     10647005                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     10647005                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 13426.235813                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 13426.235813                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 13426.235813                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 13426.235813                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 13426.235813                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 13426.235813                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.branchPred.lookups               4073371                       # Number of BP lookups
system.cpu16.branchPred.condPredicted         3702558                       # Number of conditional branches predicted
system.cpu16.branchPred.condIncorrect          138727                       # Number of conditional branches incorrect
system.cpu16.branchPred.BTBLookups            3617979                       # Number of BTB lookups
system.cpu16.branchPred.BTBHits               3533594                       # Number of BTB hits
system.cpu16.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu16.branchPred.BTBHitPct           97.667621                       # BTB Hit Percentage
system.cpu16.branchPred.usedRAS                148730                       # Number of times the RAS was used to get a target.
system.cpu16.branchPred.RASInCorrect            40939                       # Number of incorrect RAS predictions.
system.cpu16.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.numCycles                       20138883                       # number of cpu cycles simulated
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.fetch.icacheStallCycles          6462452                       # Number of cycles fetch is stalled on an Icache miss
system.cpu16.fetch.Insts                     19738939                       # Number of instructions fetch has processed
system.cpu16.fetch.Branches                   4073371                       # Number of branches that fetch encountered
system.cpu16.fetch.predictedBranches          3682324                       # Number of branches that fetch has predicted taken
system.cpu16.fetch.Cycles                    13525965                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu16.fetch.SquashCycles                296025                       # Number of cycles fetch has spent squashing
system.cpu16.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu16.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu16.fetch.PendingTrapStallCycles         2124                       # Number of stall cycles due to pending traps
system.cpu16.fetch.CacheLines                 6354132                       # Number of cache lines fetched
system.cpu16.fetch.IcacheSquashes               22322                       # Number of outstanding Icache misses that were squashed
system.cpu16.fetch.rateDist::samples         20138564                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::mean            0.995713                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::stdev           1.277608                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::0               12133609     60.25%     60.25% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::1                 303340      1.51%     61.76% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::2                3355961     16.66%     78.42% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::3                4345654     21.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::total           20138564                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.branchRate                0.202264                       # Number of branch fetches per cycle
system.cpu16.fetch.rate                      0.980141                       # Number of inst fetches per cycle
system.cpu16.decode.IdleCycles                6375044                       # Number of cycles decode is idle
system.cpu16.decode.BlockedCycles             6700288                       # Number of cycles decode is blocked
system.cpu16.decode.RunCycles                 6670723                       # Number of cycles decode is running
system.cpu16.decode.UnblockCycles              244808                       # Number of cycles decode is unblocking
system.cpu16.decode.SquashCycles               147691                       # Number of cycles decode is squashing
system.cpu16.decode.BranchResolved              96329                       # Number of times decode resolved a branch
system.cpu16.decode.BranchMispred                 424                       # Number of times decode detected a branch misprediction
system.cpu16.decode.DecodedInsts             17421067                       # Number of instructions handled by decode
system.cpu16.decode.SquashedInsts                 719                       # Number of squashed instructions handled by decode
system.cpu16.rename.SquashCycles               147691                       # Number of cycles rename is squashing
system.cpu16.rename.IdleCycles                6571700                       # Number of cycles rename is idle
system.cpu16.rename.BlockCycles                 70058                       # Number of cycles rename is blocking
system.cpu16.rename.serializeStallCycles      6492351                       # count of cycles rename stalled for serializing inst
system.cpu16.rename.RunCycles                 6718028                       # Number of cycles rename is running
system.cpu16.rename.UnblockCycles              138726                       # Number of cycles rename is unblocking
system.cpu16.rename.RenamedInsts             17015634                       # Number of instructions processed by rename
system.cpu16.rename.ROBFullEvents                   1                       # Number of times rename has blocked due to ROB full
system.cpu16.rename.IQFullEvents                  558                       # Number of times rename has blocked due to IQ full
system.cpu16.rename.SQFullEvents                   30                       # Number of times rename has blocked due to SQ full
system.cpu16.rename.RenamedOperands          17941092                       # Number of destination operands rename has renamed
system.cpu16.rename.RenameLookups            80820412                       # Number of register rename lookups that rename has made
system.cpu16.rename.int_rename_lookups       19913780                       # Number of integer rename lookups
system.cpu16.rename.CommittedMaps            16384425                       # Number of HB maps that are committed
system.cpu16.rename.UndoneMaps                1556667                       # Number of HB maps that are undone due to squashing
system.cpu16.rename.serializingInsts           196607                       # count of serializing insts renamed
system.cpu16.rename.tempSerializingInsts       196542                       # count of temporary serializing insts renamed
system.cpu16.rename.skidInsts                  595368                       # count of insts added to the skid buffer
system.cpu16.memDep0.insertedLoads            6087668                       # Number of loads inserted to the mem dependence unit.
system.cpu16.memDep0.insertedStores           3052060                       # Number of stores inserted to the mem dependence unit.
system.cpu16.memDep0.conflictingLoads         2854595                       # Number of conflicting loads.
system.cpu16.memDep0.conflictingStores        1882453                       # Number of conflicting stores.
system.cpu16.iq.iqInstsAdded                 16476747                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu16.iq.iqNonSpecInstsAdded            243497                       # Number of non-speculative instructions added to the IQ
system.cpu16.iq.iqInstsIssued                16318700                       # Number of instructions issued
system.cpu16.iq.iqSquashedInstsIssued           24926                       # Number of squashed instructions issued
system.cpu16.iq.iqSquashedInstsExamined        902311                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu16.iq.iqSquashedOperandsExamined      1826969                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu16.iq.iqSquashedNonSpecRemoved        60961                       # Number of squashed non-spec instructions that were removed
system.cpu16.iq.issued_per_cycle::samples     20138564                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::mean       0.810321                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::stdev      0.713254                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::0           7316613     36.33%     36.33% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::1           9403356     46.69%     83.02% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::2           3340441     16.59%     99.61% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::3             78154      0.39%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::total      20138564                       # Number of insts issued each cycle
system.cpu16.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntAlu                144011      4.62%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntMult                    1      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntDiv                     0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatAdd                   0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCmp                   0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCvt                   0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMult                  0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatDiv                   0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatSqrt                  0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAdd                    0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAddAcc                 0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAlu                    0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCmp                    0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCvt                    0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMisc                   0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMult                   0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMultAcc                0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShift                  0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShiftAcc               0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSqrt                   0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAdd               0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAlu               0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCmp               0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCvt               0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatDiv               0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMisc              0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMult              0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatSqrt              0      0.00%      4.62% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemRead              2916705     93.49%     98.10% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemWrite               59212      1.90%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IntAlu             7312073     44.81%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::IntMult                935      0.01%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::IntDiv                   0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatAdd                 0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCmp                 0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCvt                 0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMult                0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatDiv                 0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatSqrt                0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAdd                  0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAddAcc               0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAlu                  0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCmp                  0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCvt                  0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMisc                 0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMult                 0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMultAcc              0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShift                0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSqrt                 0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMult            0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.81% # Type of FU issued
system.cpu16.iq.FU_type_0::MemRead            6009251     36.82%     81.64% # Type of FU issued
system.cpu16.iq.FU_type_0::MemWrite           2996441     18.36%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::total             16318700                       # Type of FU issued
system.cpu16.iq.rate                         0.810308                       # Inst issue rate
system.cpu16.iq.fu_busy_cnt                   3119929                       # FU busy when requested
system.cpu16.iq.fu_busy_rate                 0.191187                       # FU busy rate (busy events/executed inst)
system.cpu16.iq.int_inst_queue_reads         55920819                       # Number of integer instruction queue reads
system.cpu16.iq.int_inst_queue_writes        17622974                       # Number of integer instruction queue writes
system.cpu16.iq.int_inst_queue_wakeup_accesses     16153937                       # Number of integer instruction queue wakeup accesses
system.cpu16.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu16.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu16.iq.int_alu_accesses             19438629                       # Number of integer alu accesses
system.cpu16.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu16.iew.lsq.thread0.forwLoads        2799260                       # Number of loads that had data forwarded from stores
system.cpu16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu16.iew.lsq.thread0.squashedLoads       188300                       # Number of loads squashed
system.cpu16.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu16.iew.lsq.thread0.memOrderViolation          422                       # Number of memory ordering violations
system.cpu16.iew.lsq.thread0.squashedStores        66245                       # Number of stores squashed
system.cpu16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu16.iew.lsq.thread0.rescheduledLoads         1491                       # Number of loads that were rescheduled
system.cpu16.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu16.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu16.iew.iewSquashCycles               147691                       # Number of cycles IEW is squashing
system.cpu16.iew.iewBlockCycles                 48967                       # Number of cycles IEW is blocking
system.cpu16.iew.iewUnblockCycles               96983                       # Number of cycles IEW is unblocking
system.cpu16.iew.iewDispatchedInsts          16720293                       # Number of instructions dispatched to IQ
system.cpu16.iew.iewDispSquashedInsts           76930                       # Number of squashed instructions skipped by dispatch
system.cpu16.iew.iewDispLoadInsts             6087668                       # Number of dispatched load instructions
system.cpu16.iew.iewDispStoreInsts            3052060                       # Number of dispatched store instructions
system.cpu16.iew.iewDispNonSpecInsts           193036                       # Number of dispatched non-speculative instructions
system.cpu16.iew.iewIQFullEvents                  872                       # Number of times the IQ has become full, causing a stall
system.cpu16.iew.iewLSQFullEvents                   5                       # Number of times the LSQ has become full, causing a stall
system.cpu16.iew.memOrderViolationEvents          422                       # Number of memory order violations
system.cpu16.iew.predictedTakenIncorrect       105867                       # Number of branches that were predicted taken incorrectly
system.cpu16.iew.predictedNotTakenIncorrect        38110                       # Number of branches that were predicted not taken incorrectly
system.cpu16.iew.branchMispredicts             143977                       # Number of branch mispredicts detected at execute
system.cpu16.iew.iewExecutedInsts            16212162                       # Number of executed instructions
system.cpu16.iew.iewExecLoadInsts             5993395                       # Number of load instructions executed
system.cpu16.iew.iewExecSquashedInsts          106538                       # Number of squashed instructions skipped in execute
system.cpu16.iew.exec_swp                           0                       # number of swp insts executed
system.cpu16.iew.exec_nop                          49                       # number of nop insts executed
system.cpu16.iew.exec_refs                    8987133                       # number of memory reference insts executed
system.cpu16.iew.exec_branches                3328096                       # Number of branches executed
system.cpu16.iew.exec_stores                  2993738                       # Number of stores executed
system.cpu16.iew.exec_rate                   0.805018                       # Inst execution rate
system.cpu16.iew.wb_sent                     16167850                       # cumulative count of insts sent to commit
system.cpu16.iew.wb_count                    16153937                       # cumulative count of insts written-back
system.cpu16.iew.wb_producers                 9361184                       # num instructions producing a value
system.cpu16.iew.wb_consumers                 9766399                       # num instructions consuming a value
system.cpu16.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu16.iew.wb_rate                     0.802127                       # insts written-back per cycle
system.cpu16.iew.wb_fanout                   0.958509                       # average fanout of values written-back
system.cpu16.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu16.commit.commitSquashedInsts        902407                       # The number of squashed insts skipped by commit
system.cpu16.commit.commitNonSpecStalls        182536                       # The number of times commit has been forced to stall to communicate backwards
system.cpu16.commit.branchMispredicts          138406                       # The number of times a branch was mispredicted
system.cpu16.commit.committed_per_cycle::samples     19953064                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::mean     0.792757                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::stdev     1.016176                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::0      9443996     47.33%     47.33% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::1      7365951     36.92%     84.25% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::2      2058483     10.32%     94.56% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::3        60464      0.30%     94.87% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::4       998179      5.00%     99.87% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::5         8945      0.04%     99.91% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::6         8425      0.04%     99.96% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::7         3335      0.02%     99.97% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::8         5286      0.03%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::total     19953064                       # Number of insts commited each cycle
system.cpu16.commit.committedInsts           15749559                       # Number of instructions committed
system.cpu16.commit.committedOps             15817933                       # Number of ops (including micro ops) committed
system.cpu16.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu16.commit.refs                      8885183                       # Number of memory references committed
system.cpu16.commit.loads                     5899368                       # Number of loads committed
system.cpu16.commit.membars                     36651                       # Number of memory barriers committed
system.cpu16.commit.branches                  3245362                       # Number of branches committed
system.cpu16.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu16.commit.int_insts                12635747                       # Number of committed integer instructions.
system.cpu16.commit.function_calls              12382                       # Number of function calls committed.
system.cpu16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IntAlu        6931840     43.82%     43.82% # Class of committed instruction
system.cpu16.commit.op_class_0::IntMult           910      0.01%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::IntDiv              0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatAdd            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCmp            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCvt            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMult            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatDiv            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatSqrt            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAdd             0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAddAcc            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAlu             0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCmp             0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCvt             0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMisc            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMult            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMultAcc            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShift            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShiftAcc            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSqrt            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAdd            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAlu            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCmp            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCvt            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatDiv            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMisc            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMult            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatSqrt            0      0.00%     43.83% # Class of committed instruction
system.cpu16.commit.op_class_0::MemRead       5899368     37.30%     81.12% # Class of committed instruction
system.cpu16.commit.op_class_0::MemWrite      2985815     18.88%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::total        15817933                       # Class of committed instruction
system.cpu16.commit.bw_lim_events                5286                       # number cycles where commit BW limit reached
system.cpu16.rob.rob_reads                   36552366                       # The number of ROB reads
system.cpu16.rob.rob_writes                  33629727                       # The number of ROB writes
system.cpu16.timesIdled                            95                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu16.idleCycles                           319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu16.quiesceCycles                      29482                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu16.committedInsts                  15749559                       # Number of Instructions Simulated
system.cpu16.committedOps                    15817933                       # Number of Ops (including micro ops) Simulated
system.cpu16.cpi                             1.278695                       # CPI: Cycles Per Instruction
system.cpu16.cpi_total                       1.278695                       # CPI: Total CPI of All Threads
system.cpu16.ipc                             0.782047                       # IPC: Instructions Per Cycle
system.cpu16.ipc_total                       0.782047                       # IPC: Total IPC of All Threads
system.cpu16.int_regfile_reads               18870078                       # number of integer regfile reads
system.cpu16.int_regfile_writes               6844465                       # number of integer regfile writes
system.cpu16.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu16.cc_regfile_reads                66857474                       # number of cc regfile reads
system.cpu16.cc_regfile_writes                9918572                       # number of cc regfile writes
system.cpu16.misc_regfile_reads              10479478                       # number of misc regfile reads
system.cpu16.misc_regfile_writes               570137                       # number of misc regfile writes
system.cpu16.dcache.tags.replacements             105                       # number of replacements
system.cpu16.dcache.tags.tagsinuse         241.859510                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs           5718166                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs             358                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs        15972.530726                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::cpu16.data   241.859510                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::cpu16.data     0.472382                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.472382                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.494141                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses        12355669                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses       12355669                       # Number of data accesses
system.cpu16.dcache.ReadReq_hits::cpu16.data      2925163                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total       2925163                       # number of ReadReq hits
system.cpu16.dcache.WriteReq_hits::cpu16.data      2837298                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total      2837298                       # number of WriteReq hits
system.cpu16.dcache.LoadLockedReq_hits::cpu16.data        31726                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total        31726                       # number of LoadLockedReq hits
system.cpu16.dcache.StoreCondReq_hits::cpu16.data          194                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu16.dcache.demand_hits::cpu16.data      5762461                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total        5762461                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::cpu16.data      5762461                       # number of overall hits
system.cpu16.dcache.overall_hits::total       5762461                       # number of overall hits
system.cpu16.dcache.ReadReq_misses::cpu16.data        92976                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total        92976                       # number of ReadReq misses
system.cpu16.dcache.WriteReq_misses::cpu16.data        11282                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total        11282                       # number of WriteReq misses
system.cpu16.dcache.LoadLockedReq_misses::cpu16.data       143155                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total       143155                       # number of LoadLockedReq misses
system.cpu16.dcache.StoreCondReq_misses::cpu16.data        35803                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total        35803                       # number of StoreCondReq misses
system.cpu16.dcache.demand_misses::cpu16.data       104258                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total       104258                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::cpu16.data       104258                       # number of overall misses
system.cpu16.dcache.overall_misses::total       104258                       # number of overall misses
system.cpu16.dcache.ReadReq_miss_latency::cpu16.data   2228141024                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total   2228141024                       # number of ReadReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::cpu16.data    396266044                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total    396266044                       # number of WriteReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::cpu16.data   3511224066                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total   3511224066                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::cpu16.data    159872313                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total    159872313                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::cpu16.data    518581237                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total    518581237                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.demand_miss_latency::cpu16.data   2624407068                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total   2624407068                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::cpu16.data   2624407068                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total   2624407068                       # number of overall miss cycles
system.cpu16.dcache.ReadReq_accesses::cpu16.data      3018139                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total      3018139                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::cpu16.data      2848580                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total      2848580                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::cpu16.data       174881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total       174881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::cpu16.data        35997                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total        35997                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.demand_accesses::cpu16.data      5866719                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total      5866719                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::cpu16.data      5866719                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total      5866719                       # number of overall (read+write) accesses
system.cpu16.dcache.ReadReq_miss_rate::cpu16.data     0.030806                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.030806                       # miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_miss_rate::cpu16.data     0.003961                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.003961                       # miss rate for WriteReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::cpu16.data     0.818585                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.818585                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::cpu16.data     0.994611                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.994611                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_miss_rate::cpu16.data     0.017771                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.017771                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::cpu16.data     0.017771                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.017771                       # miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::cpu16.data 23964.690071                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 23964.690071                       # average ReadReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::cpu16.data 35123.740826                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 35123.740826                       # average WriteReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::cpu16.data 24527.428773                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 24527.428773                       # average LoadLockedReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::cpu16.data  4465.332877                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total  4465.332877                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::cpu16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.demand_avg_miss_latency::cpu16.data 25172.236836                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 25172.236836                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::cpu16.data 25172.236836                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 25172.236836                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs           47                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets           54                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs    15.666667                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets           18                       # average number of cycles each access was blocked
system.cpu16.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu16.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu16.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu16.dcache.writebacks::total               8                       # number of writebacks
system.cpu16.dcache.ReadReq_mshr_hits::cpu16.data        44205                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total        44205                       # number of ReadReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::cpu16.data         5738                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total         5738                       # number of WriteReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::cpu16.data        18076                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::total        18076                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.demand_mshr_hits::cpu16.data        49943                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total        49943                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::cpu16.data        49943                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total        49943                       # number of overall MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::cpu16.data        48771                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total        48771                       # number of ReadReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::cpu16.data         5544                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total         5544                       # number of WriteReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::cpu16.data       125079                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total       125079                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::cpu16.data        35803                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total        35803                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.demand_mshr_misses::cpu16.data        54315                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total        54315                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::cpu16.data        54315                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total        54315                       # number of overall MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::cpu16.data    883608861                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total    883608861                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::cpu16.data    249002935                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total    249002935                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::cpu16.data   2687735636                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total   2687735636                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::cpu16.data    129292687                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total    129292687                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::cpu16.data    442313763                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total    442313763                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::cpu16.data   1132611796                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total   1132611796                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::cpu16.data   1132611796                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total   1132611796                       # number of overall MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::cpu16.data     0.016159                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.016159                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::cpu16.data     0.001946                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.001946                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::cpu16.data     0.715223                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.715223                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::cpu16.data     0.994611                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.994611                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_mshr_miss_rate::cpu16.data     0.009258                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.009258                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::cpu16.data     0.009258                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.009258                       # mshr miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::cpu16.data 18117.505505                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 18117.505505                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::cpu16.data 44913.949315                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 44913.949315                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu16.data 21488.304480                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21488.304480                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::cpu16.data  3611.224953                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total  3611.224953                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::cpu16.data 20852.652048                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 20852.652048                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::cpu16.data 20852.652048                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 20852.652048                       # average overall mshr miss latency
system.cpu16.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.icache.tags.replacements             488                       # number of replacements
system.cpu16.icache.tags.tagsinuse         376.166227                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs           6353174                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs             869                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs         7310.902186                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::cpu16.inst   376.166227                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::cpu16.inst     0.734700                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.734700                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses        12709133                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses       12709133                       # Number of data accesses
system.cpu16.icache.ReadReq_hits::cpu16.inst      6353174                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total       6353174                       # number of ReadReq hits
system.cpu16.icache.demand_hits::cpu16.inst      6353174                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total        6353174                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::cpu16.inst      6353174                       # number of overall hits
system.cpu16.icache.overall_hits::total       6353174                       # number of overall hits
system.cpu16.icache.ReadReq_misses::cpu16.inst          958                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total          958                       # number of ReadReq misses
system.cpu16.icache.demand_misses::cpu16.inst          958                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total          958                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::cpu16.inst          958                       # number of overall misses
system.cpu16.icache.overall_misses::total          958                       # number of overall misses
system.cpu16.icache.ReadReq_miss_latency::cpu16.inst     15266493                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total     15266493                       # number of ReadReq miss cycles
system.cpu16.icache.demand_miss_latency::cpu16.inst     15266493                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total     15266493                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::cpu16.inst     15266493                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total     15266493                       # number of overall miss cycles
system.cpu16.icache.ReadReq_accesses::cpu16.inst      6354132                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total      6354132                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.demand_accesses::cpu16.inst      6354132                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total      6354132                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::cpu16.inst      6354132                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total      6354132                       # number of overall (read+write) accesses
system.cpu16.icache.ReadReq_miss_rate::cpu16.inst     0.000151                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000151                       # miss rate for ReadReq accesses
system.cpu16.icache.demand_miss_rate::cpu16.inst     0.000151                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000151                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::cpu16.inst     0.000151                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000151                       # miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_miss_latency::cpu16.inst 15935.796451                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 15935.796451                       # average ReadReq miss latency
system.cpu16.icache.demand_avg_miss_latency::cpu16.inst 15935.796451                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 15935.796451                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::cpu16.inst 15935.796451                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 15935.796451                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.fast_writes                     0                       # number of fast writes performed
system.cpu16.icache.cache_copies                    0                       # number of cache copies performed
system.cpu16.icache.ReadReq_mshr_hits::cpu16.inst           89                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu16.icache.demand_mshr_hits::cpu16.inst           89                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::cpu16.inst           89                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::cpu16.inst          869                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total          869                       # number of ReadReq MSHR misses
system.cpu16.icache.demand_mshr_misses::cpu16.inst          869                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total          869                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::cpu16.inst          869                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total          869                       # number of overall MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::cpu16.inst     11957007                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total     11957007                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::cpu16.inst     11957007                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total     11957007                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::cpu16.inst     11957007                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total     11957007                       # number of overall MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::cpu16.inst     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.demand_mshr_miss_rate::cpu16.inst     0.000137                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.000137                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::cpu16.inst     0.000137                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.000137                       # mshr miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::cpu16.inst 13759.501726                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 13759.501726                       # average ReadReq mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::cpu16.inst 13759.501726                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 13759.501726                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::cpu16.inst 13759.501726                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 13759.501726                       # average overall mshr miss latency
system.cpu16.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                      2683                       # number of replacements
system.l2.tags.tagsinuse                  1281.893787                       # Cycle average of tags in use
system.l2.tags.total_refs                       24432                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4033                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.058021                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      228.807536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      322.801800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       76.021257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       69.757873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data       18.887562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst       27.946281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data       15.015613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst       67.616159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data       19.899640                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       52.335938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       17.339558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst       21.925155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data       17.195792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst       11.859830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data       15.932585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst       18.931495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data       18.240931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst       17.817334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data       18.255974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst       15.835692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data       16.312946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst       11.979946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data       14.439713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst       14.616504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data       14.566812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst       15.750782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data       18.133355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        9.930434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data       12.851499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        8.915901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data       12.791643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst       11.656773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data       14.098653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu16.inst       19.639425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu16.data       13.785398                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.003491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.004926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.001160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.001064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.001032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu16.inst       0.000300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu16.data       0.000210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.019560                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1350                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1262                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.020599                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    220370                       # Number of tag accesses
system.l2.tags.data_accesses                   220370                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                 32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data                 34                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst                743                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data                147                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst                710                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data                211                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst                706                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data                178                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst                688                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data                721                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst                806                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data                360                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst                887                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data                716                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst                888                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data                801                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst                848                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data               1086                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst                806                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data               1037                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst                862                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data               1347                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst                859                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data               1150                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst                849                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data               1563                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst                764                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data                828                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst                747                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data                817                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst                781                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data                335                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.inst                848                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.data                115                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   24270                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              583                       # number of Writeback hits
system.l2.Writeback_hits::total                   583                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu01.data                3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               29                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    35                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                  32                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                  34                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 743                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 150                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 710                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 211                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 706                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 178                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 688                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 721                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 806                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 360                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 887                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 717                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 888                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 802                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 848                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                1086                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 806                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                1037                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 862                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                1347                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 859                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                1150                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 849                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                1592                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 764                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 829                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 747                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 817                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 781                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 335                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.inst                 848                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.data                 115                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24305                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                 32                       # number of overall hits
system.l2.overall_hits::cpu00.data                 34                       # number of overall hits
system.l2.overall_hits::cpu01.inst                743                       # number of overall hits
system.l2.overall_hits::cpu01.data                150                       # number of overall hits
system.l2.overall_hits::cpu02.inst                710                       # number of overall hits
system.l2.overall_hits::cpu02.data                211                       # number of overall hits
system.l2.overall_hits::cpu03.inst                706                       # number of overall hits
system.l2.overall_hits::cpu03.data                178                       # number of overall hits
system.l2.overall_hits::cpu04.inst                688                       # number of overall hits
system.l2.overall_hits::cpu04.data                721                       # number of overall hits
system.l2.overall_hits::cpu05.inst                806                       # number of overall hits
system.l2.overall_hits::cpu05.data                360                       # number of overall hits
system.l2.overall_hits::cpu06.inst                887                       # number of overall hits
system.l2.overall_hits::cpu06.data                717                       # number of overall hits
system.l2.overall_hits::cpu07.inst                888                       # number of overall hits
system.l2.overall_hits::cpu07.data                802                       # number of overall hits
system.l2.overall_hits::cpu08.inst                848                       # number of overall hits
system.l2.overall_hits::cpu08.data               1086                       # number of overall hits
system.l2.overall_hits::cpu09.inst                806                       # number of overall hits
system.l2.overall_hits::cpu09.data               1037                       # number of overall hits
system.l2.overall_hits::cpu10.inst                862                       # number of overall hits
system.l2.overall_hits::cpu10.data               1347                       # number of overall hits
system.l2.overall_hits::cpu11.inst                859                       # number of overall hits
system.l2.overall_hits::cpu11.data               1150                       # number of overall hits
system.l2.overall_hits::cpu12.inst                849                       # number of overall hits
system.l2.overall_hits::cpu12.data               1592                       # number of overall hits
system.l2.overall_hits::cpu13.inst                764                       # number of overall hits
system.l2.overall_hits::cpu13.data                829                       # number of overall hits
system.l2.overall_hits::cpu14.inst                747                       # number of overall hits
system.l2.overall_hits::cpu14.data                817                       # number of overall hits
system.l2.overall_hits::cpu15.inst                781                       # number of overall hits
system.l2.overall_hits::cpu15.data                335                       # number of overall hits
system.l2.overall_hits::cpu16.inst                848                       # number of overall hits
system.l2.overall_hits::cpu16.data                115                       # number of overall hits
system.l2.overall_hits::total                   24305                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              355                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              100                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst              109                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data               24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               99                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data               46                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst              120                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data               49                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               95                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.data              273                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst               27                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.data              121                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst               22                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.data              236                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst               36                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data              319                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst               21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.data              363                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst               18                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.data              463                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst               13                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.data              303                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst               17                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.data              106                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst               16                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.data              250                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst               24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.data               96                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst               25                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.data              147                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst               12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.data               81                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.inst               21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.data               16                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4023                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data          2976                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data          4208                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data          4447                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data          6377                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data          6297                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data          7375                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data          8454                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data         10482                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data         10031                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data         10790                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data         10770                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data         11379                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data         10521                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data          8889                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data          6914                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu16.data          3500                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             123412                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data         1504                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data         2042                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data         2206                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data         3114                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data         3024                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data         3728                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data         4299                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data         5157                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data         5090                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data         5591                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data         5505                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data         5787                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data         5357                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data         4163                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data         3347                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu16.data         1621                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            61535                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data            213                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             66                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             61                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             60                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             67                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             58                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             61                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             69                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             92                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             81                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             61                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             66                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             48                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu16.data             36                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1204                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data               313                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               109                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                99                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data               107                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst               120                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data               109                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                95                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data               340                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                27                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data               177                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               286                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                36                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data               377                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data               422                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data               524                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                13                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data               372                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                17                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data               198                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                16                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data               331                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data               157                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data               213                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data               129                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.inst                21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.data                52                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5227                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              355                       # number of overall misses
system.l2.overall_misses::cpu00.data              313                       # number of overall misses
system.l2.overall_misses::cpu01.inst              109                       # number of overall misses
system.l2.overall_misses::cpu01.data               90                       # number of overall misses
system.l2.overall_misses::cpu02.inst               99                       # number of overall misses
system.l2.overall_misses::cpu02.data              107                       # number of overall misses
system.l2.overall_misses::cpu03.inst              120                       # number of overall misses
system.l2.overall_misses::cpu03.data              109                       # number of overall misses
system.l2.overall_misses::cpu04.inst               95                       # number of overall misses
system.l2.overall_misses::cpu04.data              340                       # number of overall misses
system.l2.overall_misses::cpu05.inst               27                       # number of overall misses
system.l2.overall_misses::cpu05.data              177                       # number of overall misses
system.l2.overall_misses::cpu06.inst               22                       # number of overall misses
system.l2.overall_misses::cpu06.data              286                       # number of overall misses
system.l2.overall_misses::cpu07.inst               36                       # number of overall misses
system.l2.overall_misses::cpu07.data              377                       # number of overall misses
system.l2.overall_misses::cpu08.inst               21                       # number of overall misses
system.l2.overall_misses::cpu08.data              422                       # number of overall misses
system.l2.overall_misses::cpu09.inst               18                       # number of overall misses
system.l2.overall_misses::cpu09.data              524                       # number of overall misses
system.l2.overall_misses::cpu10.inst               13                       # number of overall misses
system.l2.overall_misses::cpu10.data              372                       # number of overall misses
system.l2.overall_misses::cpu11.inst               17                       # number of overall misses
system.l2.overall_misses::cpu11.data              198                       # number of overall misses
system.l2.overall_misses::cpu12.inst               16                       # number of overall misses
system.l2.overall_misses::cpu12.data              331                       # number of overall misses
system.l2.overall_misses::cpu13.inst               24                       # number of overall misses
system.l2.overall_misses::cpu13.data              157                       # number of overall misses
system.l2.overall_misses::cpu14.inst               25                       # number of overall misses
system.l2.overall_misses::cpu14.data              213                       # number of overall misses
system.l2.overall_misses::cpu15.inst               12                       # number of overall misses
system.l2.overall_misses::cpu15.data              129                       # number of overall misses
system.l2.overall_misses::cpu16.inst               21                       # number of overall misses
system.l2.overall_misses::cpu16.data               52                       # number of overall misses
system.l2.overall_misses::total                  5227                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     18971000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data      5402500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      5638500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data      1419000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      4980000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data      2502000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      6099500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data      2616000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      4772000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.data     14472000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst      1395500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.data      6441000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst      1147500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.data     12521500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst      1850000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data     16920000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst      1085000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.data     19253000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst       951000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.data     24539000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst       688500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.data     16084500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst       894500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.data      5656000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       847000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.data     13265000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst      1218000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.data      5090000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst      1241500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.data      7811000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst       642500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.data      4328000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.inst      1074500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.data       854000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       212671000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        58000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data       111500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        59500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        64500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data       110000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        57500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        65000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       756500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu05.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu14.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       159000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data     11365000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data      3781498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data      3508498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data      3416000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data      3772500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      3129499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data      2775999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data      3231499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data      3368499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data      3444498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data      3876498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      5044998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      4515499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data      3456498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      3641500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data      2623000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu16.data      2113499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      67064982                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     18971000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data     16767500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      5638500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data      5200498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      4980000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data      6010498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      6099500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data      6032000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      4772000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     18244500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      1395500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data      9570499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      1147500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     15297499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      1850000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     20151499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      1085000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     22621499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst       951000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     27983498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst       688500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     19960998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst       894500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     10700998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       847000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     17780499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      1218000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data      8546498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      1241500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     11452500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst       642500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data      6951000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.inst      1074500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.data      2967499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        279735982                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     18971000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data     16767500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      5638500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data      5200498                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      4980000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data      6010498                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      6099500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data      6032000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      4772000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     18244500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      1395500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data      9570499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      1147500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     15297499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      1850000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     20151499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      1085000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     22621499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst       951000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     27983498                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst       688500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     19960998                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst       894500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     10700998                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       847000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     17780499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      1218000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data      8546498                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      1241500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     11452500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst       642500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data      6951000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.inst      1074500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.data      2967499                       # number of overall miss cycles
system.l2.overall_miss_latency::total       279735982                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            387                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data            134                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst            852                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data            171                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst            809                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data            257                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst            826                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data            227                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst            783                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data            994                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst            833                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data            481                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst            909                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data            952                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst            924                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data           1120                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst            869                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data           1449                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst            824                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data           1500                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst            875                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data           1650                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst            876                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data           1256                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst            865                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data           1813                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst            788                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data            924                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst            772                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data            964                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst            793                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data            416                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.inst            869                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.data            131                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               28293                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          583                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               583                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data         2976                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data         4209                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data         4448                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data         6377                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data         6297                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data         7375                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data         8455                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data        10483                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data        10031                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data        10790                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data        10770                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data        11379                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data        10521                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data         8889                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data         6915                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu16.data         3500                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           123418                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data         1505                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data         2042                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data         2208                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data         3114                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data         3024                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data         3728                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data         4299                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data         5157                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data         5090                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data         5592                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data         5505                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data         5787                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data         5357                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data         4163                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data         3347                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu16.data         1621                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          61539                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data          213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data           69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data           61                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data           60                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data           67                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data           56                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data           51                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data           59                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data           59                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data           61                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data           69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data           92                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data           66                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu16.data           36                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1239                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             387                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data             347                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             852                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             240                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             809                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             318                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             826                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             287                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             783                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data            1061                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             833                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             537                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             909                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data            1003                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             924                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data            1179                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             869                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data            1508                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             824                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data            1561                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             875                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data            1719                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             876                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data            1348                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             865                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data            1923                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             788                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             986                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             772                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data            1030                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             793                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             464                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.inst             869                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.data             167                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                29532                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            387                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data            347                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            852                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            240                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            809                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            318                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            826                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            287                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            783                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data           1061                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            833                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            537                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            909                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data           1003                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            924                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data           1179                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            869                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data           1508                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            824                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data           1561                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            875                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data           1719                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            876                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data           1348                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            865                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data           1923                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            788                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            986                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            772                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data           1030                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            793                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            464                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.inst            869                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.data            167                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               29532                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.917313                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.746269                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.127934                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.140351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.122373                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.178988                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.145278                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.215859                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.121328                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.data      0.274648                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.032413                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.data      0.251559                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.024202                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.data      0.247899                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.038961                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.284821                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.024166                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.data      0.250518                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.021845                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.data      0.308667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.014857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.data      0.183636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.019406                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.data      0.084395                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.018497                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.data      0.137893                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.030457                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.data      0.103896                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.032383                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.data      0.152490                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.015132                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.data      0.194712                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.inst      0.024166                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.data      0.122137                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.142191                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.999762                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.999775                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.999882                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.999905                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.999855                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu16.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999951                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.999336                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.999094                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.999821                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu16.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999935                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.956522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.980392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.983051                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.736364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.983871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu16.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971751                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.917313                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.902017                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.127934                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.375000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.122373                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.336478                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.145278                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.379791                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.121328                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.320452                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.032413                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.329609                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.024202                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.285145                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.038961                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.319763                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.024166                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.279841                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.021845                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.335682                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.014857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.216405                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.019406                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.146884                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.018497                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.172127                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.030457                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.159229                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.032383                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.206796                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.015132                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.278017                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.inst       0.024166                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.data       0.311377                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.176994                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.917313                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.902017                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.127934                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.122373                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.336478                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.145278                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.379791                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.121328                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.320452                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.032413                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.329609                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.024202                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.285145                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.038961                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.319763                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.024166                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.279841                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.021845                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.335682                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.014857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.216405                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.019406                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.146884                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.018497                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.172127                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.030457                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.159229                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.032383                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.206796                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.015132                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.278017                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.inst      0.024166                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.data      0.311377                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.176994                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 53439.436620                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data        54025                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst 51729.357798                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data        59125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 50303.030303                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data 54391.304348                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 50829.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data 53387.755102                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst 50231.578947                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.data 53010.989011                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst 51685.185185                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.data 53231.404959                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst 52159.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.data 53057.203390                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst 51388.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data 53040.752351                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst 51666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.data 53038.567493                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst 52833.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.data        53000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst 52961.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.data 53084.158416                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst 52617.647059                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.data 53358.490566                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst 52937.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.data        53060                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst        50750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.data 53020.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst        49660                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.data 53136.054422                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst 53541.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.data 53432.098765                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.inst 51166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.data        53375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52863.783246                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data    19.489247                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data    26.497148                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data    13.379807                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data    10.114474                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data    17.468636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data            8                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data     6.529758                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data     5.338904                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data     5.712277                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data     5.037544                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data     5.962425                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     6.129874                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu05.data    17.526455                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data    10.277293                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu14.data    12.731203                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     2.583895                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 53356.807512                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 57295.424242                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 57516.360656                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 56933.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 56305.970149                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 55883.910714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 55519.980000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 55715.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 57093.203390                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 56467.180328                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 56181.130435                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 54836.934783                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 55746.901235                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 56663.901639                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 55174.242424                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 54645.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu16.data 58708.305556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 55701.812292                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 53439.436620                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 53570.287540                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 51729.357798                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 57783.311111                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 50303.030303                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 56172.878505                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 50829.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 55339.449541                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 50231.578947                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 53660.294118                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 51685.185185                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 54070.615819                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 52159.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 53487.758741                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 51388.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 53452.251989                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 51666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 53605.447867                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 52833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 53403.622137                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 52961.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 53658.596774                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 52617.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 54045.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 52937.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 53717.519637                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst        50750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 54436.292994                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst        49660                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 53767.605634                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 53541.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 53883.720930                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.inst 51166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.data 57067.288462                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53517.501817                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 53439.436620                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 53570.287540                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 51729.357798                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 57783.311111                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 50303.030303                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 56172.878505                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 50829.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 55339.449541                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 50231.578947                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 53660.294118                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 51685.185185                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 54070.615819                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 52159.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 53487.758741                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 51388.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 53452.251989                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 51666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 53605.447867                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 52833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 53403.622137                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 52961.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 53658.596774                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 52617.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 54045.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 52937.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 53717.519637                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst        50750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 54436.292994                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst        49660                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 53767.605634                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 53541.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 53883.720930                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.inst 51166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.data 57067.288462                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53517.501817                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                254                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets               50                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        29                       # number of cycles access was blocked
system.l2.blocked::no_targets                       1                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.758621                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets           50                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                   69                       # number of writebacks
system.l2.writebacks::total                        69                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu00.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data             6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst            39                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            71                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            52                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst            42                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.data             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.inst            17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst            14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst            16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu16.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                302                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu16.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 302                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu16.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                302                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          353                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data           94                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           70                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.data           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.data           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.inst           68                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.data           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst           53                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.data          270                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.inst           22                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.data          120                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.data          234                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.data          317                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.inst           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.data          363                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.data          463                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.data          303                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.data          106                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.data          250                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.data           95                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.inst            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.data          145                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.data           81                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu16.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu16.data           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3721                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data         2976                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data         4208                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data         4447                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data         6377                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data         6297                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data         7375                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data         8454                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data        10482                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data        10031                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data        10790                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data        10770                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data        11379                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data        10521                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data         8889                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data         6914                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu16.data         3500                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        123412                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data         1504                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data         2042                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data         2206                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data         3114                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data         3024                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data         3728                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data         4299                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data         5157                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data         5090                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data         5591                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data         5505                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data         5787                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data         5357                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data         4163                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data         3347                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu16.data         1621                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        61535                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data          213                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           66                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           61                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           60                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           67                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           58                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           61                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           69                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           92                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           81                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           61                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           66                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu16.data           36                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1204                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data          307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           68                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data          105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data          337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data          176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data          284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data          375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data          422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data          524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data          372                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data          198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data          331                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data          156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data          211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data          129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.data           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4925                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data          307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data          105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data          337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data          176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data          284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data          375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data          422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data          524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data          372                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data          198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data          331                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data          156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data          211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data          129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.data           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4925                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     14485000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      3966500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst      2916500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.data      1084500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst      1155500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.data      1807500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.inst      2774000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.data      1849500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst      2154500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.data     10968500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.inst       943500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.data      4905500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.inst       486000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.data      9557000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.inst       804500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.data     12902000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.inst       733500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.data     14741000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.inst       648000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.data     18782500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.inst       496500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.data     12314500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.inst       619000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.data      4338000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.inst       648000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.data     10149500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.inst       428500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.data      3855000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.inst       364500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.data      5915500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst       493500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.data      3323500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu16.inst       811000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu16.data       656500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    152079000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        85500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data    121858649                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data    172259486                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data    182090296                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data    260658817                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data    257632084                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data    301299809                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data    345396775                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data    428623291                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data    409860179                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data    440404299                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data    439589377                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data    464475238                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data    429599053                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data    363457256                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data    282609135                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu16.data    143291186                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   5043190430                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data     60940946                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data     82757896                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data     89394416                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data    126180872                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data    122538370                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data    151095810                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data    174245246                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data    208988758                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data    206300194                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data    226566750                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data    223117674                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data    234527718                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data    217123694                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data    168726762                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data    135672284                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu16.data     65699916                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   2493877306                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data      8716000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data      2969998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data      2762998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      2682500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      2950000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      2435999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data      2156999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      2515999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data      2641499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      2692498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      3023998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      3907998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      3513499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data      2701498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      2824000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      2031000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu16.data      1669499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     52195982                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     14485000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data     12682500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst      2916500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data      4054498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      1155500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data      4570498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      2774000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data      4532000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      2154500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     13918500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       943500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data      7341499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst       486000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     11713999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       804500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     15417999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       733500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     17382499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       648000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     21474998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       496500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     15338498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst       619000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data      8245998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       648000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     13662999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       428500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data      6556498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       364500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data      8739500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst       493500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data      5354500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.inst       811000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.data      2325999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    204274982                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     14485000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data     12682500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst      2916500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data      4054498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      1155500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data      4570498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      2774000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data      4532000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      2154500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     13918500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       943500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data      7341499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst       486000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     11713999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       804500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     15417999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       733500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     17382499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       648000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     21474998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       496500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     15338498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst       619000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data      8245998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       648000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     13662999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       428500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data      6556498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       364500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data      8739500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst       493500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data      5354500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.inst       811000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.data      2325999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    204274982                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.912145                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.701493                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.082160                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.data     0.134503                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.034611                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.data     0.167315                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.inst     0.082324                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.data     0.198238                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.067688                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.data     0.271630                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.inst     0.026411                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.data     0.249480                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.inst     0.013201                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.data     0.245798                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.inst     0.020563                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.data     0.283036                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.inst     0.020713                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.data     0.250518                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.inst     0.019417                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.data     0.308667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.inst     0.013714                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.data     0.183636                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.inst     0.017123                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.data     0.084395                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.inst     0.018497                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.data     0.137893                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.inst     0.012690                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.data     0.102814                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.inst     0.011658                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.data     0.150415                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.015132                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.data     0.194712                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu16.inst     0.023015                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu16.data     0.122137                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.131517                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.999762                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.999775                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.999882                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.999905                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.999855                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu16.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999951                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.999336                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.999094                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.999821                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu16.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999935                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.956522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.980392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.983051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.736364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.983871                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu16.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971751                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.912145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.884726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.082160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.370833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.034611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.327044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.082324                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.365854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.067688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.317625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.026411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.327747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.013201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.283151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.020563                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.318066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.020713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.279841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.019417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.335682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.013714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.216405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.017123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.146884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.018497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.172127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.012690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.158215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.011658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.204854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.015132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.278017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.inst     0.023015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.data     0.311377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.166768                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.912145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.884726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.082160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.370833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.034611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.327044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.082324                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.365854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.067688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.317625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.026411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.327747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.013201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.283151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.020563                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.318066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.020713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.279841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.019417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.335682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.013714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.216405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.017123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.146884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.018497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.172127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.012690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.158215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.011658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.204854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.015132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.278017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.inst     0.023015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.data     0.311377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.166768                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 41033.994334                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 42196.808511                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst 41664.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.data 47152.173913                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst 41267.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.data 42034.883721                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.inst 40794.117647                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.data        41100                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst 40650.943396                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.data 40624.074074                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.inst 42886.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.data 40879.166667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.data 40841.880342                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.inst 42342.105263                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.data 40700.315457                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.inst        40750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.data 40608.815427                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.data 40566.954644                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.inst        41375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.data 40641.914191                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.inst 41266.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.data 40924.528302                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.data        40598                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.inst        42850                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.data 40578.947368                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.data 40796.551724                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst        41125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.data 41030.864198                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu16.inst        40550                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu16.data 41031.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40870.464929                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        42750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 40947.126680                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 40936.189639                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 40946.772206                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 40874.834091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 40913.464189                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 40854.211390                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 40856.017861                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 40891.365293                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 40859.353903                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 40815.968397                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 40816.098143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 40818.634151                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 40832.530463                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 40888.430195                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 40874.911050                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu16.data 40940.338857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40864.668185                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 40519.246011                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 40527.862880                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 40523.307344                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data 40520.511240                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data 40521.947751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 40529.991953                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 40531.576181                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 40525.258484                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data 40530.489980                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data 40523.475228                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 40530.004360                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 40526.649041                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 40530.837036                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data 40530.089359                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 40535.489692                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu16.data 40530.484886                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40527.785910                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 40920.187793                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 44999.969697                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 45295.049180                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 44708.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 44029.850746                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 43499.982143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 43139.980000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 43379.293103                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 44771.169492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 44139.311475                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 43826.057971                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 42478.239130                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 43376.530864                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 44286.852459                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 42787.878788                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 42312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu16.data 46374.972222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 43352.144518                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 41033.994334                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 41311.074919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 41664.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 45556.157303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 41267.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 43947.096154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 40794.117647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 43161.904762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 40650.943396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 41301.186944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 42886.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 41713.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 41246.475352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 42342.105263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 41114.664000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst        40750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 41190.755924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 40982.820611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst        41375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 41232.521505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 41266.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 41646.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 41277.942598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst        42850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 42028.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 41419.431280                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst        41125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 41507.751938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.inst        40550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.data 44730.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41477.153706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 41033.994334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 41311.074919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 41664.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 45556.157303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 41267.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 43947.096154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 40794.117647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 43161.904762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 40650.943396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 41301.186944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 42886.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 41713.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 41246.475352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 42342.105263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 41114.664000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst        40750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 41190.755924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 40982.820611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst        41375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 41232.521505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 41266.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 41646.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 41277.942598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst        42850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 42028.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 41419.431280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst        41125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 41507.751938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.inst        40550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.data 44730.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41477.153706                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                3721                       # Transaction distribution
system.membus.trans_dist::ReadResp               3721                       # Transaction distribution
system.membus.trans_dist::Writeback                69                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           232975                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         298496                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          184952                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          475                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7534                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1199                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port       733142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 733142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       319296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  319296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           353329                       # Total snoops (count)
system.membus.snoop_fanout::samples            543868                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  543868    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              543868                       # Request fanout histogram
system.membus.reqLayer0.occupancy           262285437                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          280541754                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            4283659                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4269228                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate        14431                       # Transaction distribution
system.tol2bus.trans_dist::Writeback              583                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          232976                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        298500                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         531476                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq       462816                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp       462816                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19287                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19287                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side          750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       195231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         1618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       217086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         1652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       202793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         1566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       376291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       258610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         1818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       381038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         1848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       406577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         1738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       368278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1649                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       420390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         1750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       448425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         1752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       417470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       426630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         1576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       449557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         1545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       334301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       358135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.icache.mem_side::system.l2.cpu_side         1738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.dcache.mem_side::system.l2.cpu_side       223038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5512310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        24768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side        24000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        54528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        16384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        51776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        21696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        52864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        19584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        50112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        70144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        53312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        35392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        58176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        65664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        59136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        77312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        55616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        98112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        52736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side       101760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        56000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side       112000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        56064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        88960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        55360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side       135232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        50432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        65024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        49408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        67200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        50752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        31040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.icache.mem_side::system.l2.cpu_side        55616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.dcache.mem_side::system.l2.cpu_side        11200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1927360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5082749                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          5297850                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  33                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33               5297850    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             33                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             33                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5297850                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2677759910                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            581498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            554994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1298912                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         316184003                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1248858                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         345561657                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1266900                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        317370271                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.6                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1195424                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        609935873                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            3.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1253478                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        400496997                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            2.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1371984                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        609006552                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            3.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1396942                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        645484642                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            3.2                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          1306989                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy        556019722                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            2.8                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy          1241493                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy        654945934                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            3.2                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy          1314490                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy        700211838                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            3.5                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy          1315986                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy        644757818                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            3.2                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy          1299497                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy        657078558                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            3.3                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy          1190957                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy        706775942                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            3.5                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy          1167966                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy        514907371                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            2.6                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy          1191995                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy        574978166                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            2.9                       # Layer utilization (%)
system.tol2bus.respLayer64.occupancy          1304993                       # Layer occupancy (ticks)
system.tol2bus.respLayer64.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer65.occupancy        360872118                       # Layer occupancy (ticks)
system.tol2bus.respLayer65.utilization            1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
