{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479637674086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479637674086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 18:27:53 2016 " "Processing started: Sun Nov 20 18:27:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479637674086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479637674086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BUZZER_INTERFACE -c BUZZER_INTERFACE " "Command: quartus_map --read_settings_files=on --write_settings_files=off BUZZER_INTERFACE -c BUZZER_INTERFACE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479637674086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479637674304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/buzzer_interface_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/buzzer_interface_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUZZER_INTERFACE_DEMO " "Found entity 1: BUZZER_INTERFACE_DEMO" {  } { { "SRC/BUZZER_INTERFACE_DEMO.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/SRC/BUZZER_INTERFACE_DEMO.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479637674351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479637674351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/buzzer_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file src/buzzer_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUZZER_INTERFACE " "Found entity 1: BUZZER_INTERFACE" {  } { { "SRC/BUZZER_INTERFACE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/SRC/BUZZER_INTERFACE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479637674351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479637674351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/buzzer_fun_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/buzzer_fun_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUZZER_FUN_MODULE " "Found entity 1: BUZZER_FUN_MODULE" {  } { { "SRC/BUZZER_FUN_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/SRC/BUZZER_FUN_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479637674351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479637674351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/buzzer_ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/buzzer_ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUZZER_CTL_MODULE " "Found entity 1: BUZZER_CTL_MODULE" {  } { { "SRC/BUZZER_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/SRC/BUZZER_CTL_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479637674351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479637674351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer_fifo_module.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer_fifo_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUZZER_FIFO_MODULE " "Found entity 1: BUZZER_FIFO_MODULE" {  } { { "BUZZER_FIFO_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/BUZZER_FIFO_MODULE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479637674351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479637674351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BUZZER_INTERFACE_DEMO " "Elaborating entity \"BUZZER_INTERFACE_DEMO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479637674429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUZZER_INTERFACE BUZZER_INTERFACE:U1 " "Elaborating entity \"BUZZER_INTERFACE\" for hierarchy \"BUZZER_INTERFACE:U1\"" {  } { { "SRC/BUZZER_INTERFACE_DEMO.v" "U1" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/SRC/BUZZER_INTERFACE_DEMO.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479637674429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUZZER_FIFO_MODULE BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1 " "Elaborating entity \"BUZZER_FIFO_MODULE\" for hierarchy \"BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1\"" {  } { { "SRC/BUZZER_INTERFACE.v" "U1" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/SRC/BUZZER_INTERFACE.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479637674445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1\|scfifo:scfifo_component\"" {  } { { "BUZZER_FIFO_MODULE.v" "scfifo_component" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/BUZZER_FIFO_MODULE.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479637674523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1\|scfifo:scfifo_component\"" {  } { { "BUZZER_FIFO_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/BUZZER_FIFO_MODULE.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479637674523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1\|scfifo:scfifo_component " "Instantiated megafunction \"BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479637674523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479637674523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479637674523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479637674523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479637674523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479637674523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479637674523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479637674523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479637674523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479637674523 ""}  } { { "BUZZER_FIFO_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/BUZZER_FIFO_MODULE.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479637674523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jk31 " "Found entity 1: scfifo_jk31" {  } { { "db/scfifo_jk31.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/scfifo_jk31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479637674585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479637674585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jk31 BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_jk31:auto_generated " "Elaborating entity \"scfifo_jk31\" for hierarchy \"BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479637674585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_qq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_qq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_qq31 " "Found entity 1: a_dpfifo_qq31" {  } { { "db/a_dpfifo_qq31.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/a_dpfifo_qq31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479637674585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479637674585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_qq31 BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo " "Elaborating entity \"a_dpfifo_qq31\" for hierarchy \"BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\"" {  } { { "db/scfifo_jk31.tdf" "dpfifo" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/scfifo_jk31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479637674585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66f " "Found entity 1: a_fefifo_66f" {  } { { "db/a_fefifo_66f.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/a_fefifo_66f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479637674585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479637674585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66f BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|a_fefifo_66f:fifo_state " "Elaborating entity \"a_fefifo_66f\" for hierarchy \"BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|a_fefifo_66f:fifo_state\"" {  } { { "db/a_dpfifo_qq31.tdf" "fifo_state" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/a_dpfifo_qq31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479637674601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479637674647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479637674647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw " "Elaborating entity \"cntr_bo7\" for hierarchy \"BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw\"" {  } { { "db/a_fefifo_66f.tdf" "count_usedw" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/a_fefifo_66f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479637674647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_0711.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_0711.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_0711 " "Found entity 1: dpram_0711" {  } { { "db/dpram_0711.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/dpram_0711.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479637674694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479637674694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_0711 BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|dpram_0711:FIFOram " "Elaborating entity \"dpram_0711\" for hierarchy \"BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|dpram_0711:FIFOram\"" {  } { { "db/a_dpfifo_qq31.tdf" "FIFOram" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/a_dpfifo_qq31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479637674694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0k1 " "Found entity 1: altsyncram_i0k1" {  } { { "db/altsyncram_i0k1.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/altsyncram_i0k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479637674757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479637674757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0k1 BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|dpram_0711:FIFOram\|altsyncram_i0k1:altsyncram1 " "Elaborating entity \"altsyncram_i0k1\" for hierarchy \"BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|dpram_0711:FIFOram\|altsyncram_i0k1:altsyncram1\"" {  } { { "db/dpram_0711.tdf" "altsyncram1" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/dpram_0711.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479637674757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479637674819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479637674819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|cntr_vnb:rd_ptr_count " "Elaborating entity \"cntr_vnb\" for hierarchy \"BUZZER_INTERFACE:U1\|BUZZER_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|cntr_vnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_qq31.tdf" "rd_ptr_count" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/a_dpfifo_qq31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479637674819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUZZER_CTL_MODULE BUZZER_INTERFACE:U1\|BUZZER_CTL_MODULE:U3 " "Elaborating entity \"BUZZER_CTL_MODULE\" for hierarchy \"BUZZER_INTERFACE:U1\|BUZZER_CTL_MODULE:U3\"" {  } { { "SRC/BUZZER_INTERFACE.v" "U3" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/SRC/BUZZER_INTERFACE.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479637674819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 BUZZER_CTL_MODULE.v(96) " "Verilog HDL assignment warning at BUZZER_CTL_MODULE.v(96): truncated value with size 2 to match size of target (1)" {  } { { "SRC/BUZZER_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/SRC/BUZZER_CTL_MODULE.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479637674819 "|BUZZER_INTERFACE_DEMO|BUZZER_INTERFACE:U1|BUZZER_CTL_MODULE:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUZZER_FUN_MODULE BUZZER_INTERFACE:U1\|BUZZER_FUN_MODULE:U2 " "Elaborating entity \"BUZZER_FUN_MODULE\" for hierarchy \"BUZZER_INTERFACE:U1\|BUZZER_FUN_MODULE:U2\"" {  } { { "SRC/BUZZER_INTERFACE.v" "U2" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/SRC/BUZZER_INTERFACE.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479637674819 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "BUZZER_FUN_MODULE.v(139) " "Verilog HDL Case Statement warning at BUZZER_FUN_MODULE.v(139): case item expression covers a value already covered by a previous case item" {  } { { "SRC/BUZZER_FUN_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/SRC/BUZZER_FUN_MODULE.v" 139 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1 1479637674819 "|BUZZER_INTERFACE_DEMO|BUZZER_INTERFACE:U1|BUZZER_FUN_MODULE:comb_3"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BUZZER_INTERFACE:U1\|Function_Start_Sig\[1\] " "Net \"BUZZER_INTERFACE:U1\|Function_Start_Sig\[1\]\" is missing source, defaulting to GND" {  } { { "SRC/BUZZER_INTERFACE.v" "Function_Start_Sig\[1\]" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/SRC/BUZZER_INTERFACE.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1479637674850 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1479637674850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8u14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8u14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8u14 " "Found entity 1: altsyncram_8u14" {  } { { "db/altsyncram_8u14.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/altsyncram_8u14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479637675849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479637675849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479637675942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479637675942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479637676020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479637676020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479637676098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479637676098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479637676161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479637676161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479637676223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479637676223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479637676301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479637676301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479637676379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479637676379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/BUZZER_INTERFACE/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479637676426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479637676426 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1479637676488 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1479637677502 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1479637677783 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1479637677954 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 27 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 27 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1479637678313 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1479637678344 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1479637678344 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "749 " "Implemented 749 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1479637678469 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1479637678469 ""} { "Info" "ICUT_CUT_TM_LCELLS" "720 " "Implemented 720 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1479637678469 ""} { "Info" "ICUT_CUT_TM_RAMS" "21 " "Implemented 21 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1479637678469 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1479637678469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479637678500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 18:27:58 2016 " "Processing ended: Sun Nov 20 18:27:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479637678500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479637678500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479637678500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479637678500 ""}
