{"hands_on_practices": [{"introduction": "Before we can analyze the AC performance of an amplifier, we must first characterize the transistor at its DC operating point, or \"Q-point\". This exercise provides foundational practice in calculating the essential small-signal parameters—transconductance ($g_m$) and output resistance ($r_o$)—from the transistor's DC bias current and its physical process parameters. Mastering this step is crucial, as these parameters form the building blocks for all subsequent small-signal analysis. [@problem_id:1333847]", "problem": "An electronics engineer is designing a simple common-source amplifier for a low-power sensor interface. The core of the amplifier uses a P-channel Metal-Oxide-Semiconductor (PMOS) transistor. For the small-signal analysis, which is crucial for determining the amplifier's gain, the engineer needs to find the transistor's transconductance and output resistance at its specific Direct Current (DC) operating point.\n\nThe PMOS transistor is biased in the saturation region with a constant drain current $I_D = 200 \\text{ } \\mu\\text{A}$. The fabrication process parameters for this transistor are given as:\n- Process transconductance parameter: $k'_p = 100 \\text{ } \\mu\\text{A/V}^2$\n- Transistor aspect ratio: $W/L = 10$\n- Threshold voltage: $V_{tp} = -0.70 \\text{ V}$\n- Channel-length modulation parameter: $\\lambda = 0.045 \\text{ V}^{-1}$\n\nAssuming the square-law model for the transistor in saturation is valid, calculate the small-signal transconductance, $g_m$, and the small-signal output resistance, $r_o$.\n\nPresent your results for $g_m$ in units of milli-Siemens (mS) and for $r_o$ in units of kilo-Ohms (k$\\Omega$). Provide your two numerical answers in the order ($g_m, r_o$) and round each value to three significant figures.", "solution": "For a PMOS in saturation, using the square-law model, the drain current can be written (magnitude) as\n$$\nI_{D}=\\frac{1}{2}k'_{p}\\frac{W}{L}\\left(V_{SG}-|V_{tp}|\\right)^{2}(1+\\lambda V_{SD}).\n$$\nDefine the overdrive voltage $V_{OV}=V_{SG}-|V_{tp}|$ and the transconductance parameter $\\beta=k'_{p}\\frac{W}{L}$. Neglecting channel-length modulation for the $g_{m}$ calculation (since $V_{SD}$ is not specified), the core square-law reduces to\n$$\nI_{D}=\\frac{1}{2}\\beta V_{OV}^{2}.\n$$\nThe small-signal transconductance at the operating point is\n$$\ng_{m}=\\frac{\\partial I_{D}}{\\partial V_{SG}}=\\beta V_{OV}=\\sqrt{2\\beta I_{D}}.\n$$\nThe small-signal output resistance due to channel-length modulation is obtained from\n$$\ng_{o}=\\frac{\\partial I_{D}}{\\partial V_{SD}}=\\lambda I_{D}\\quad\\Rightarrow\\quad r_{o}=\\frac{1}{g_{o}}=\\frac{1}{\\lambda I_{D}}.\n$$\nNow compute the numerical values. First, compute $\\beta$:\n$$\n\\beta=k'_{p}\\frac{W}{L}=\\left(100\\times 10^{-6}\\,\\frac{\\text{A}}{\\text{V}^{2}}\\right)\\times 10=1.00\\times 10^{-3}\\,\\frac{\\text{A}}{\\text{V}^{2}}.\n$$\nWith $I_{D}=200\\times 10^{-6}\\,\\text{A}=2.00\\times 10^{-4}\\,\\text{A}$,\n$$\ng_{m}=\\sqrt{2\\beta I_{D}}=\\sqrt{2\\left(1.00\\times 10^{-3}\\right)\\left(2.00\\times 10^{-4}\\right)}=\\sqrt{4.00\\times 10^{-7}}=6.3246\\times 10^{-4}\\,\\text{S}=0.632\\,\\text{mS}\\ \\text{(to three significant figures)}.\n$$\nFor the output resistance,\n$$\nr_{o}=\\frac{1}{\\lambda I_{D}}=\\frac{1}{\\left(0.045\\right)\\left(2.00\\times 10^{-4}\\right)}=\\frac{1}{9.00\\times 10^{-6}}=1.1111\\times 10^{5}\\,\\Omega=111\\,\\text{k}\\Omega\\ \\text{(to three significant figures)}.\n$$\nThus, in the requested units and order $(g_{m},r_{o})$, the results are $0.632\\,\\text{mS}$ and $111\\,\\text{k}\\Omega$.", "answer": "$$\\boxed{\\begin{pmatrix} 0.632 & 111 \\end{pmatrix}}$$", "id": "1333847"}, {"introduction": "Once we know how to determine $g_m$ and $r_o$, we can explore their physical significance. This practice guides you to calculate the intrinsic voltage gain, $A_{v0} = g_m r_o$, which represents the theoretical maximum voltage amplification achievable from a single transistor. Understanding this fundamental limit provides a powerful benchmark for evaluating amplifier designs and appreciating the inherent capabilities of a device, independent of the surrounding circuit. [@problem_id:1333833]", "problem": "An analog circuit designer is evaluating a particular NPN Bipolar Junction Transistor (BJT) for use in a low-power, high-gain amplifier stage. From the manufacturer's datasheet and initial measurements, the transistor is found to have an Early Voltage of $V_A = 40.0 \\text{ V}$. For the intended application, the transistor will be biased in the forward-active region with a collector current of $I_C = 150 \\text{ } \\mu\\text{A}$. The circuit operates at a temperature where the thermal voltage can be taken as $V_T = 25.85 \\text{ mV}$.\n\nThe theoretical upper limit of the voltage gain for a single-transistor amplifier is called the intrinsic voltage gain, which is defined as the product of the transistor's transconductance and its small-signal output resistance.\n\nCalculate the numerical value of this intrinsic voltage gain for the given operating conditions. Your final answer should be a dimensionless value, rounded to three significant figures.", "solution": "The problem asks for the intrinsic voltage gain, let's denote it as $A_{v0}$, of a BJT under specific biasing conditions. The intrinsic gain is defined as the product of the transistor's transconductance ($g_m$) and its small-signal output resistance ($r_o$).\n\n$$A_{v0} = g_m r_o$$\n\nFirst, we determine the expression for the transconductance, $g_m$. For a BJT operating in the forward-active region, the transconductance is directly proportional to the collector current $I_C$ and inversely proportional to the thermal voltage $V_T$.\n\n$$g_m = \\frac{I_C}{V_T}$$\n\nNext, we find the expression for the small-signal output resistance, $r_o$. This resistance arises from the Early effect, which causes the collector current to have a slight dependence on the collector-emitter voltage. The output resistance is given by the ratio of the Early Voltage $V_A$ to the collector current $I_C$.\n\n$$r_o = \\frac{V_A}{I_C}$$\n\nNow, we can substitute these two expressions back into the equation for the intrinsic voltage gain $A_{v0}$.\n\n$$A_{v0} = g_m r_o = \\left( \\frac{I_C}{V_T} \\right) \\left( \\frac{V_A}{I_C} \\right)$$\n\nAs we can see from the combined expression, the collector current $I_C$ cancels out. This reveals a key characteristic of the intrinsic gain: it is independent of the DC bias current, depending only on the Early voltage and the thermal voltage.\n\n$$A_{v0} = \\frac{V_A}{V_T}$$\n\nNow we can substitute the numerical values provided in the problem statement to find the value of $A_{v0}$. The given values are:\n$V_A = 40.0 \\text{ V}$\n$V_T = 25.85 \\text{ mV} = 25.85 \\times 10^{-3} \\text{ V}$\n\n$$A_{v0} = \\frac{40.0 \\text{ V}}{25.85 \\times 10^{-3} \\text{ V}} \\approx 1547.38878...$$\n\nThe problem requires the answer to be rounded to three significant figures. The first three significant figures are 1, 5, and 4. The fourth digit is 7, which is 5 or greater, so we round up the third significant figure (4) to 5.\n\n$$A_{v0} \\approx 1550$$\n\nTo express this unambiguously with three significant figures, we write it in scientific notation.\n\n$$A_{v0} = 1.55 \\times 10^3$$", "answer": "$$\\boxed{1.55 \\times 10^3}$$", "id": "1333833"}, {"introduction": "In engineering, simplified models are invaluable, but their limitations must be understood. A common simplification in amplifier analysis is to assume the output resistance $r_o$ is infinite, which makes gain calculations much simpler. This exercise delves into the practical consequences of this approximation, asking you to determine the condition under which this simplification holds within a specific error margin. This practice moves beyond rote calculation, building critical engineering judgment about the trade-offs between model accuracy and complexity. [@problem_id:1333855]", "problem": "A common design challenge in analog electronics is to understand the trade-offs between simplified models and physical reality. Consider a common-source amplifier built with an n-channel Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET). The transistor is biased in its saturation region with a DC drain current $I_D$, and a load resistor $R_D$ is connected between the drain and the positive supply voltage. The transistor's small-signal behavior is characterized by its transconductance, $g_m$. A non-ideal effect known as channel-length modulation is modeled by a finite output resistance $r_o$.\n\nA common approximation in introductory analysis is to assume $r_o$ is infinitely large, which simplifies the calculation of the voltage gain, $A_v = v_{out}/v_{in}$. Let $A_{v, \\text{approx}}$ be the voltage gain calculated under this assumption, and let $A_{v, \\text{exact}}$ be the more accurate gain calculated by including the finite $r_o$.\n\nThe percentage error in the magnitude of the voltage gain introduced by this approximation is defined as:\n$$ \\text{Error} = \\left| \\frac{A_{v, \\text{approx}} - A_{v, \\text{exact}}}{A_{v, \\text{exact}}} \\right| \\times 100\\% $$\n\nTo ensure the amplifier design is robust, the error must not exceed 5%. The Early voltage, $V_A$, which is a parameter of the MOSFET, is related to the output resistance $r_o$ and the DC drain current $I_D$. The requirement that the error not exceed 5% imposes a lower bound on the Early voltage relative to the DC voltage drop across the load resistor. This condition can be written as $V_A \\geq k \\cdot (I_D R_D)$.\n\nDetermine the minimum required numerical value for the dimensionless factor $k$.", "solution": "Model the common-source stage using the small-signal hybrid-$\\pi$ model with finite output resistance. With source at AC ground and the drain connected to AC ground through $R_D$, the small-signal output resistance $r_o$ appears from drain to ground, and the controlled current source $g_m v_{gs}$ injects current at the drain. With the gate driven and source at AC ground, $v_{gs}=v_{in}$.\n\nThe exact small-signal voltage gain including channel-length modulation is the drain current source into the parallel load at the drain:\n$$\nA_{v,\\text{exact}}=-g_m\\left(R_D\\parallel r_o\\right)=-g_m\\frac{R_D r_o}{R_D+r_o}.\n$$\nThe approximate gain when $r_o\\to\\infty$ is\n$$\nA_{v,\\text{approx}}=-g_m R_D.\n$$\nThe magnitude error fraction is\n$$\n\\frac{|A_{v,\\text{approx}}|-|A_{v,\\text{exact}}|}{|A_{v,\\text{exact}}|}=\\frac{g_m R_D-g_m\\frac{R_D r_o}{R_D+r_o}}{g_m\\frac{R_D r_o}{R_D+r_o}}=\\frac{\\frac{R_D^2}{R_D+r_o}}{\\frac{R_D r_o}{R_D+r_o}}=\\frac{R_D}{r_o}.\n$$\nTo limit the error to at most $0.05$,\n$$\n\\frac{R_D}{r_o}\\leq 0.05\\quad\\Longrightarrow\\quad r_o\\geq 20\\,R_D.\n$$\nRelate $r_o$ to the Early voltage using the saturation-region dependence $I_D(V_{DS})\\approx I_{D0}\\left(1+\\frac{V_{DS}}{V_A}\\right)$, which gives the small-signal output resistance\n$$\nr_o=\\frac{V_A}{I_D}.\n$$\nThus,\n$$\n\\frac{R_D}{V_A/I_D}\\leq 0.05\\;\\Longrightarrow\\;\\frac{I_D R_D}{V_A}\\leq 0.05\\;\\Longrightarrow\\;V_A\\geq \\frac{I_D R_D}{0.05}=20\\,I_D R_D.\n$$\nComparing to $V_A\\geq k\\cdot (I_D R_D)$ gives the minimum dimensionless factor\n$$\nk=20.\n$$", "answer": "$$\\boxed{20}$$", "id": "1333855"}]}