sys = {
  lineSize = 64;
  frequency = 3100;

  cores = {
    beefy = {
      type = "OOO";
      cores = 1;
      icache = "l1i";
      dcache = "l1d";
    };
  };

  caches = {
    l1d = {
      caches = 1;
      size = 32768;
      array = {
        type = "SetAssoc";
        ways = 8;
      };
      latency = 4;
      # This is added for NVOvleray call back (level is needed)
      #level = 1; 
    };

    l1i = {
      caches = 1;
      size = 32768;
      array = {
        type = "SetAssoc";
        ways = 8;
      };
      latency = 4;
      # -1 means ignore trace from this cache
      #level = -1;
    };

    l2 = {
      caches = 1;
      size = 262144;
      array = {
        type = "SetAssoc";
        ways = 8;
      };
      latency = 8;
      children = "l1i|l1d";
      #level = 2;
    };

    l3 = {
      caches = 1;
      banks = 64;
      size = 33554432;
      latency = 30;

      array = {
        type = "SetAssoc";
        hash = "H3";
        ways = 16;
      };
      children = "l2";
      #level = 3;
    };
  };

  mem = {
    type = "DDR";
    controllers = 4;
    tech = "DDR3-1333-CL10";
  };
};
 
sim = {
  pinOptions = "-injection child";
  parallelism = 1;
  deadlockDetection = false;	
  gmMBytes = 1024;
  phaseLength = 10000; 
  #attachDebugger = True;
  #appdebug = True;
  schedQuantum = 200; // switch threads infrequently
  main_conf = "/home/ziqiw/data_disk_2/zsim-2DOC/tests/2DOC/gcc_s/conf_s.txt"
};

process0 = { 
  command = "/home/ziqiw/data_disk_2/SPEC2017/benchspec/CPU/502.gcc_r/build/build_base_mytest-m64.0000/cpugcc_r /home/ziqiw/data_disk_2/SPEC2017/benchspec/CPU/502.gcc_r/data/refspeed/input/gcc-pp.c -O5 -finline-limit=24000 -fgcse -fgcse-las -fgcse-lm -fgcse-sm -o gcc-pp.opts-O5_-finline-limit_24000_-fgcse_-fgcse-las_-fgcse-lm_-fgcse-sm.s";
};

