###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Thu Jan 30 23:28:36 2020
#  Design:            benes
#  Command:           optDesign -postRoute
###############################################################
Path 1: MET Setup Check with Pin out_output_reg[111]/CP 
Endpoint:   out_output_reg[111]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.097
- Setup                         0.032
+ Phase Shift                  10.000
= Required Time                10.065
- Arrival Time                  1.149
= Slack Time                    8.916
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.916 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.957 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.010 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.328 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.515 | 
     | u_01_crossbar/U18                     | S ^ -> ZN ^  | MUX2ND0 | 0.091 |   0.690 |    9.606 | 
     | u_10_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.739 |    9.655 | 
     | u_10_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   0.795 |    9.711 | 
     | u_21_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.062 |   0.857 |    9.773 | 
     | u_21_crossbar/U18                     | I0 v -> ZN ^ | MUX2ND0 | 0.060 |   0.918 |    9.834 | 
     | u_30_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.961 |    9.877 | 
     | u_30_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   1.023 |    9.939 | 
     | u_41_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.057 |   1.080 |    9.996 | 
     | u_41_crossbar/U18                     | I0 v -> ZN ^ | MUX2ND0 | 0.069 |   1.149 |   10.065 | 
     | out_output_reg[111]                   | D ^          | DFQD2   | 0.000 |   1.149 |   10.065 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.916 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.875 | 
     | clk__L2_I4          | I ^ -> Z ^ | CKBD16 | 0.053 |   0.094 |   -8.822 | 
     | out_output_reg[111] | CP ^       | DFQD2  | 0.003 |   0.097 |   -8.819 | 
     +------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin out_output_reg[87]/CP 
Endpoint:   out_output_reg[87]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.097
- Setup                         0.033
+ Phase Shift                  10.000
= Required Time                10.064
- Arrival Time                  1.147
= Slack Time                    8.917
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.917 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.958 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.011 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.329 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.516 | 
     | u_01_crossbar/U27                     | S ^ -> ZN ^  | MUX2ND0 | 0.098 |   0.697 |    9.614 | 
     | u_12_crossbar/U29                     | I ^ -> ZN v  | CKND0   | 0.054 |   0.751 |    9.668 | 
     | u_12_crossbar/U27                     | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.809 |    9.726 | 
     | u_23_crossbar/U28                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.851 |    9.768 | 
     | u_23_crossbar/U3                      | I0 v -> ZN ^ | MUX2ND0 | 0.054 |   0.905 |    9.822 | 
     | u_32_crossbar/U29                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.952 |    9.869 | 
     | u_32_crossbar/U27                     | I0 v -> ZN ^ | MUX2ND0 | 0.071 |   1.023 |    9.940 | 
     | u_41_crossbar/U29                     | I ^ -> ZN v  | CKND0   | 0.051 |   1.074 |    9.991 | 
     | u_41_crossbar/U27                     | I0 v -> ZN ^ | MUX2ND0 | 0.072 |   1.147 |   10.064 | 
     | out_output_reg[87]                    | D ^          | DFQD2   | 0.000 |   1.147 |   10.064 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.917 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.876 | 
     | clk__L2_I1         | I ^ -> Z ^ | CKBD16 | 0.054 |   0.095 |   -8.822 | 
     | out_output_reg[87] | CP ^       | DFQD2  | 0.002 |   0.097 |   -8.820 | 
     +-----------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin out_output_reg[28]/CP 
Endpoint:   out_output_reg[28]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.097
- Setup                         0.032
+ Phase Shift                  10.000
= Required Time                10.065
- Arrival Time                  1.148
= Slack Time                    8.917
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.917 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.958 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.011 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.330 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.516 | 
     | u_01_crossbar/U2                      | S ^ -> ZN ^  | MUX2ND0 | 0.088 |   0.686 |    9.604 | 
     | u_10_crossbar/U26                     | I ^ -> ZN v  | CKND0   | 0.050 |   0.736 |    9.654 | 
     | u_10_crossbar/U24                     | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   0.798 |    9.715 | 
     | u_21_crossbar/U25                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.844 |    9.761 | 
     | u_21_crossbar/U24                     | I1 v -> ZN ^ | MUX2ND0 | 0.046 |   0.890 |    9.807 | 
     | u_31_crossbar/U26                     | I ^ -> ZN v  | CKND0   | 0.048 |   0.938 |    9.855 | 
     | u_31_crossbar/U24                     | I0 v -> ZN ^ | MUX2ND0 | 0.072 |   1.010 |    9.927 | 
     | u_43_crossbar/U25                     | I ^ -> ZN v  | CKND0   | 0.068 |   1.077 |    9.995 | 
     | u_43_crossbar/U2                      | I0 v -> ZN ^ | MUX2ND0 | 0.070 |   1.148 |   10.065 | 
     | out_output_reg[28]                    | D ^          | DFQD2   | 0.000 |   1.148 |   10.065 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.917 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.876 | 
     | clk__L2_I5         | I ^ -> Z ^ | CKBD16 | 0.054 |   0.095 |   -8.823 | 
     | out_output_reg[28] | CP ^       | DFQD2  | 0.002 |   0.097 |   -8.820 | 
     +-----------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin out_output_reg[156]/CP 
Endpoint:   out_output_reg[156]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.096
- Setup                         0.032
+ Phase Shift                  10.000
= Required Time                10.064
- Arrival Time                  1.144
= Slack Time                    8.920
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.920 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.961 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.014 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.332 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.518 | 
     | u_01_crossbar/U13                     | S ^ -> ZN ^  | MUX2ND0 | 0.091 |   0.689 |    9.609 | 
     | u_10_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.056 |   0.745 |    9.665 | 
     | u_10_crossbar/U13                     | I1 v -> ZN ^ | MUX2ND0 | 0.054 |   0.798 |    9.718 | 
     | u_20_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.061 |   0.859 |    9.779 | 
     | u_20_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.924 |    9.844 | 
     | u_30_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.048 |   0.972 |    9.892 | 
     | u_30_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   1.034 |    9.954 | 
     | u_40_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.046 |   1.079 |    9.999 | 
     | u_40_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   1.144 |   10.064 | 
     | out_output_reg[156]                   | D ^          | DFQD2   | 0.000 |   1.144 |   10.064 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.920 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.879 | 
     | clk__L2_I5          | I ^ -> Z ^ | CKBD16 | 0.054 |   0.095 |   -8.825 | 
     | out_output_reg[156] | CP ^       | DFQD2  | 0.002 |   0.096 |   -8.823 | 
     +------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin out_output_reg[36]/CP 
Endpoint:   out_output_reg[36]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.095
- Setup                         0.033
+ Phase Shift                  10.000
= Required Time                10.062
- Arrival Time                  1.141
= Slack Time                    8.921
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.921 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.962 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.015 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.333 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.519 | 
     | u_01_crossbar/U13                     | S ^ -> ZN ^  | MUX2ND0 | 0.091 |   0.689 |    9.610 | 
     | u_10_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.056 |   0.745 |    9.665 | 
     | u_10_crossbar/U57                     | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   0.808 |    9.729 | 
     | u_21_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.058 |   0.866 |    9.787 | 
     | u_21_crossbar/U57                     | I1 v -> ZN ^ | MUX2ND0 | 0.047 |   0.913 |    9.834 | 
     | u_31_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.957 |    9.878 | 
     | u_31_crossbar/U57                     | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   1.020 |    9.941 | 
     | u_43_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.050 |   1.070 |    9.991 | 
     | u_43_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.071 |   1.141 |   10.062 | 
     | out_output_reg[36]                    | D ^          | DFQD2   | 0.000 |   1.141 |   10.062 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.921 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.880 | 
     | clk__L2_I5         | I ^ -> Z ^ | CKBD16 | 0.054 |   0.095 |   -8.826 | 
     | out_output_reg[36] | CP ^       | DFQD2  | 0.000 |   0.095 |   -8.826 | 
     +-----------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin out_output_reg[105]/CP 
Endpoint:   out_output_reg[105]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.095
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.064
- Arrival Time                  1.142
= Slack Time                    8.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.921 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.962 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.016 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.334 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.520 | 
     | u_01_crossbar/U5                      | S ^ -> ZN ^  | MUX2ND0 | 0.096 |   0.695 |    9.616 | 
     | u_10_crossbar/U35                     | I ^ -> ZN v  | CKND0   | 0.052 |   0.746 |    9.668 | 
     | u_10_crossbar/U33                     | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   0.803 |    9.724 | 
     | u_21_crossbar/U34                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.849 |    9.770 | 
     | u_21_crossbar/U5                      | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.914 |    9.835 | 
     | u_30_crossbar/U35                     | I ^ -> ZN v  | CKND0   | 0.048 |   0.962 |    9.883 | 
     | u_30_crossbar/U33                     | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   1.018 |    9.940 | 
     | u_41_crossbar/U34                     | I ^ -> ZN v  | CKND0   | 0.059 |   1.078 |    9.999 | 
     | u_41_crossbar/U5                      | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   1.142 |   10.064 | 
     | out_output_reg[105]                   | D ^          | DFQD2   | 0.000 |   1.142 |   10.064 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.922 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.880 | 
     | clk__L2_I2          | I ^ -> Z ^ | CKBD20 | 0.050 |   0.091 |   -8.831 | 
     | out_output_reg[105] | CP ^       | DFQD2  | 0.005 |   0.095 |   -8.826 | 
     +------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin out_output_reg[140]/CP 
Endpoint:   out_output_reg[140]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.098
- Setup                         0.034
+ Phase Shift                  10.000
= Required Time                10.064
- Arrival Time                  1.142
= Slack Time                    8.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.922 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.963 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.016 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.334 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.520 | 
     | u_01_crossbar/U20                     | S ^ -> ZN ^  | MUX2ND0 | 0.091 |   0.690 |    9.611 | 
     | u_10_crossbar/U80                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.736 |    9.657 | 
     | u_10_crossbar/U20                     | I1 v -> ZN ^ | MUX2ND0 | 0.054 |   0.789 |    9.711 | 
     | u_20_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.050 |   0.839 |    9.761 | 
     | u_20_crossbar/U20                     | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.904 |    9.826 | 
     | u_30_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.951 |    9.873 | 
     | u_30_crossbar/U20                     | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   1.007 |    9.929 | 
     | u_40_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.060 |   1.067 |    9.989 | 
     | u_40_crossbar/U20                     | I0 v -> ZN ^ | MUX2ND0 | 0.076 |   1.142 |   10.064 | 
     | out_output_reg[140]                   | D ^          | DFQD2   | 0.000 |   1.142 |   10.064 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.922 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.881 | 
     | clk__L2_I4          | I ^ -> Z ^ | CKBD16 | 0.053 |   0.095 |   -8.827 | 
     | out_output_reg[140] | CP ^       | DFQD2  | 0.003 |   0.098 |   -8.824 | 
     +------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin out_output_reg[85]/CP 
Endpoint:   out_output_reg[85]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.095
- Setup                         0.033
+ Phase Shift                  10.000
= Required Time                10.063
- Arrival Time                  1.141
= Slack Time                    8.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.922 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.963 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.016 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.334 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.520 | 
     | u_01_crossbar/U33                     | S ^ -> ZN ^  | MUX2ND0 | 0.093 |   0.691 |    9.613 | 
     | u_12_crossbar/U35                     | I ^ -> ZN v  | CKND0   | 0.050 |   0.742 |    9.663 | 
     | u_12_crossbar/U33                     | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   0.797 |    9.719 | 
     | u_23_crossbar/U34                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.842 |    9.764 | 
     | u_23_crossbar/U5                      | I0 v -> ZN ^ | MUX2ND0 | 0.064 |   0.906 |    9.828 | 
     | u_32_crossbar/U35                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.955 |    9.877 | 
     | u_32_crossbar/U33                     | I0 v -> ZN ^ | MUX2ND0 | 0.067 |   1.023 |    9.944 | 
     | u_41_crossbar/U35                     | I ^ -> ZN v  | CKND0   | 0.052 |   1.075 |    9.996 | 
     | u_41_crossbar/U33                     | I0 v -> ZN ^ | MUX2ND0 | 0.066 |   1.141 |   10.063 | 
     | out_output_reg[85]                    | D ^          | DFQD2   | 0.000 |   1.141 |   10.063 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.922 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.881 | 
     | clk__L2_I2         | I ^ -> Z ^ | CKBD20 | 0.050 |   0.091 |   -8.831 | 
     | out_output_reg[85] | CP ^       | DFQD2  | 0.005 |   0.095 |   -8.826 | 
     +-----------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin out_output_reg[93]/CP 
Endpoint:   out_output_reg[93]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.097
- Setup                         0.033
+ Phase Shift                  10.000
= Required Time                10.064
- Arrival Time                  1.140
= Slack Time                    8.924
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.924 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.965 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.018 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.336 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.522 | 
     | u_01_crossbar/U66                     | S ^ -> ZN ^  | MUX2ND0 | 0.092 |   0.691 |    9.614 | 
     | u_12_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.050 |   0.740 |    9.664 | 
     | u_12_crossbar/U66                     | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.805 |    9.729 | 
     | u_23_crossbar/U67                     | I ^ -> ZN v  | CKND0   | 0.051 |   0.856 |    9.780 | 
     | u_23_crossbar/U16                     | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.913 |    9.837 | 
     | u_32_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.056 |   0.970 |    9.893 | 
     | u_32_crossbar/U66                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   1.032 |    9.955 | 
     | u_41_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.043 |   1.074 |    9.998 | 
     | u_41_crossbar/U66                     | I0 v -> ZN ^ | MUX2ND0 | 0.066 |   1.140 |   10.064 | 
     | out_output_reg[93]                    | D ^          | DFQD2   | 0.000 |   1.140 |   10.064 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.924 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.883 | 
     | clk__L2_I3         | I ^ -> Z ^ | CKBD16 | 0.053 |   0.094 |   -8.829 | 
     | out_output_reg[93] | CP ^       | DFQD2  | 0.002 |   0.097 |   -8.827 | 
     +-----------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin out_output_reg[8]/CP 
Endpoint:   out_output_reg[8]/D       (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.097
- Setup                         0.033
+ Phase Shift                  10.000
= Required Time                10.064
- Arrival Time                  1.139
= Slack Time                    8.924
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.924 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.965 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.018 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.337 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.523 | 
     | u_01_crossbar/U2                      | S ^ -> ZN ^  | MUX2ND0 | 0.088 |   0.686 |    9.611 | 
     | u_10_crossbar/U26                     | I ^ -> ZN v  | CKND0   | 0.050 |   0.736 |    9.661 | 
     | u_10_crossbar/U24                     | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   0.798 |    9.722 | 
     | u_21_crossbar/U25                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.844 |    9.768 | 
     | u_21_crossbar/U24                     | I1 v -> ZN ^ | MUX2ND0 | 0.046 |   0.890 |    9.814 | 
     | u_31_crossbar/U26                     | I ^ -> ZN v  | CKND0   | 0.048 |   0.938 |    9.862 | 
     | u_31_crossbar/U24                     | I0 v -> ZN ^ | MUX2ND0 | 0.072 |   1.010 |    9.934 | 
     | u_43_crossbar/U25                     | I ^ -> ZN v  | CKND0   | 0.068 |   1.077 |   10.002 | 
     | u_43_crossbar/U24                     | I1 v -> ZN ^ | MUX2ND0 | 0.062 |   1.139 |   10.064 | 
     | out_output_reg[8]                     | D ^          | DFQD2   | 0.000 |   1.139 |   10.064 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                   |            |        |       |  Time   |   Time   | 
     |-------------------+------------+--------+-------+---------+----------| 
     |                   | clk ^      |        |       |   0.000 |   -8.924 | 
     | clk__L1_I0        | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.883 | 
     | clk__L2_I5        | I ^ -> Z ^ | CKBD16 | 0.054 |   0.095 |   -8.830 | 
     | out_output_reg[8] | CP ^       | DFQD2  | 0.002 |   0.097 |   -8.827 | 
     +----------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin out_output_reg[103]/CP 
Endpoint:   out_output_reg[103]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.094
- Setup                         0.033
+ Phase Shift                  10.000
= Required Time                10.061
- Arrival Time                  1.135
= Slack Time                    8.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.926 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.967 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.020 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.339 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.525 | 
     | u_01_crossbar/U7                      | S ^ -> ZN ^  | MUX2ND0 | 0.092 |   0.691 |    9.617 | 
     | u_10_crossbar/U41                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.740 |    9.666 | 
     | u_10_crossbar/U39                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.798 |    9.725 | 
     | u_21_crossbar/U40                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.845 |    9.771 | 
     | u_21_crossbar/U7                      | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.902 |    9.828 | 
     | u_30_crossbar/U41                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.949 |    9.875 | 
     | u_30_crossbar/U39                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   1.006 |    9.932 | 
     | u_41_crossbar/U40                     | I ^ -> ZN v  | CKND0   | 0.060 |   1.066 |    9.992 | 
     | u_41_crossbar/U7                      | I0 v -> ZN ^ | MUX2ND0 | 0.069 |   1.135 |   10.061 | 
     | out_output_reg[103]                   | D ^          | DFQD2   | 0.000 |   1.135 |   10.061 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.926 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.885 | 
     | clk__L2_I2          | I ^ -> Z ^ | CKBD20 | 0.050 |   0.091 |   -8.836 | 
     | out_output_reg[103] | CP ^       | DFQD2  | 0.004 |   0.094 |   -8.832 | 
     +------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin out_output_reg[151]/CP 
Endpoint:   out_output_reg[151]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.097
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.066
- Arrival Time                  1.139
= Slack Time                    8.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.927 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.968 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.021 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.339 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.526 | 
     | u_01_crossbar/U18                     | S ^ -> ZN ^  | MUX2ND0 | 0.091 |   0.690 |    9.617 | 
     | u_10_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.739 |    9.666 | 
     | u_10_crossbar/U18                     | I1 v -> ZN ^ | MUX2ND0 | 0.050 |   0.789 |    9.716 | 
     | u_20_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.065 |   0.854 |    9.781 | 
     | u_20_crossbar/U18                     | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   0.915 |    9.842 | 
     | u_30_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.961 |    9.887 | 
     | u_30_crossbar/U18                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   1.018 |    9.945 | 
     | u_40_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.056 |   1.074 |   10.001 | 
     | u_40_crossbar/U18                     | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   1.139 |   10.066 | 
     | out_output_reg[151]                   | D ^          | DFQD2   | 0.000 |   1.139 |   10.066 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.927 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.886 | 
     | clk__L2_I4          | I ^ -> Z ^ | CKBD16 | 0.053 |   0.095 |   -8.832 | 
     | out_output_reg[151] | CP ^       | DFQD2  | 0.003 |   0.097 |   -8.830 | 
     +------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin out_output_reg[91]/CP 
Endpoint:   out_output_reg[91]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.097
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.066
- Arrival Time                  1.137
= Slack Time                    8.929
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.929 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.970 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.023 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.341 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.527 | 
     | u_01_crossbar/U72                     | S ^ -> ZN ^  | MUX2ND0 | 0.093 |   0.691 |    9.620 | 
     | u_12_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.054 |   0.745 |    9.674 | 
     | u_12_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.803 |    9.731 | 
     | u_23_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.060 |   0.863 |    9.792 | 
     | u_23_crossbar/U18                     | I0 v -> ZN ^ | MUX2ND0 | 0.060 |   0.923 |    9.851 | 
     | u_32_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.968 |    9.897 | 
     | u_32_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   1.029 |    9.958 | 
     | u_41_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.046 |   1.075 |   10.004 | 
     | u_41_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   1.137 |   10.066 | 
     | out_output_reg[91]                    | D ^          | DFQD2   | 0.000 |   1.137 |   10.066 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.929 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.888 | 
     | clk__L2_I4         | I ^ -> Z ^ | CKBD16 | 0.053 |   0.095 |   -8.834 | 
     | out_output_reg[91] | CP ^       | DFQD2  | 0.003 |   0.097 |   -8.832 | 
     +-----------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin out_output_reg[11]/CP 
Endpoint:   out_output_reg[11]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.099
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.068
- Arrival Time                  1.138
= Slack Time                    8.930
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.930 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.971 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.024 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.342 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.529 | 
     | u_01_crossbar/U72                     | S ^ -> ZN ^  | MUX2ND0 | 0.093 |   0.691 |    9.621 | 
     | u_12_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.054 |   0.745 |    9.675 | 
     | u_12_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.803 |    9.733 | 
     | u_23_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.060 |   0.863 |    9.793 | 
     | u_23_crossbar/U72                     | I1 v -> ZN ^ | MUX2ND0 | 0.052 |   0.915 |    9.845 | 
     | u_33_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.052 |   0.967 |    9.897 | 
     | u_33_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   1.031 |    9.961 | 
     | u_43_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.046 |   1.077 |   10.007 | 
     | u_43_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   1.138 |   10.068 | 
     | out_output_reg[11]                    | D ^          | DFQD2   | 0.000 |   1.138 |   10.068 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.930 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.889 | 
     | clk__L2_I7         | I ^ -> Z ^ | CKBD16 | 0.054 |   0.095 |   -8.835 | 
     | out_output_reg[11] | CP ^       | DFQD2  | 0.004 |   0.099 |   -8.831 | 
     +-----------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin out_output_reg[100]/CP 
Endpoint:   out_output_reg[100]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.098
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.067
- Arrival Time                  1.137
= Slack Time                    8.930
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.930 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.971 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.024 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.343 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.529 | 
     | u_01_crossbar/U20                     | S ^ -> ZN ^  | MUX2ND0 | 0.091 |   0.690 |    9.620 | 
     | u_10_crossbar/U80                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.736 |    9.666 | 
     | u_10_crossbar/U78                     | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.792 |    9.723 | 
     | u_21_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.839 |    9.769 | 
     | u_21_crossbar/U20                     | I0 v -> ZN ^ | MUX2ND0 | 0.059 |   0.898 |    9.828 | 
     | u_30_crossbar/U80                     | I ^ -> ZN v  | CKND0   | 0.048 |   0.946 |    9.877 | 
     | u_30_crossbar/U78                     | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   1.009 |    9.939 | 
     | u_41_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.062 |   1.071 |   10.001 | 
     | u_41_crossbar/U20                     | I0 v -> ZN ^ | MUX2ND0 | 0.066 |   1.137 |   10.067 | 
     | out_output_reg[100]                   | D ^          | DFQD2   | 0.000 |   1.137 |   10.067 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.930 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.889 | 
     | clk__L2_I4          | I ^ -> Z ^ | CKBD16 | 0.053 |   0.095 |   -8.836 | 
     | out_output_reg[100] | CP ^       | DFQD2  | 0.003 |   0.098 |   -8.833 | 
     +------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin out_output_reg[159]/CP 
Endpoint:   out_output_reg[159]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.098
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.067
- Arrival Time                  1.136
= Slack Time                    8.931
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.931 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.972 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.025 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.343 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.529 | 
     | u_01_crossbar/U10                     | S ^ -> ZN ^  | MUX2ND0 | 0.092 |   0.691 |    9.621 | 
     | u_10_crossbar/U50                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.740 |    9.670 | 
     | u_10_crossbar/U10                     | I1 v -> ZN ^ | MUX2ND0 | 0.047 |   0.786 |    9.717 | 
     | u_20_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.061 |   0.847 |    9.778 | 
     | u_20_crossbar/U10                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.906 |    9.836 | 
     | u_30_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.948 |    9.879 | 
     | u_30_crossbar/U10                     | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   1.009 |    9.940 | 
     | u_40_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.061 |   1.070 |   10.001 | 
     | u_40_crossbar/U10                     | I0 v -> ZN ^ | MUX2ND0 | 0.066 |   1.136 |   10.067 | 
     | out_output_reg[159]                   | D ^          | DFQD2   | 0.000 |   1.136 |   10.067 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.931 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.890 | 
     | clk__L2_I4          | I ^ -> Z ^ | CKBD16 | 0.053 |   0.094 |   -8.836 | 
     | out_output_reg[159] | CP ^       | DFQD2  | 0.003 |   0.098 |   -8.833 | 
     +------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin out_output_reg[133]/CP 
Endpoint:   out_output_reg[133]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.097
- Setup                         0.033
+ Phase Shift                  10.000
= Required Time                10.064
- Arrival Time                  1.132
= Slack Time                    8.931
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.931 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.972 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.026 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.344 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.530 | 
     | u_01_crossbar/U66                     | S ^ -> ZN ^  | MUX2ND0 | 0.092 |   0.691 |    9.622 | 
     | u_12_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.050 |   0.740 |    9.672 | 
     | u_12_crossbar/U66                     | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.805 |    9.736 | 
     | u_23_crossbar/U67                     | I ^ -> ZN v  | CKND0   | 0.051 |   0.856 |    9.787 | 
     | u_23_crossbar/U16                     | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.913 |    9.845 | 
     | u_32_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.056 |   0.970 |    9.901 | 
     | u_32_crossbar/U16                     | I1 v -> ZN ^ | MUX2ND0 | 0.051 |   1.020 |    9.952 | 
     | u_40_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.045 |   1.066 |    9.997 | 
     | u_40_crossbar/U66                     | I0 v -> ZN ^ | MUX2ND0 | 0.067 |   1.132 |   10.064 | 
     | out_output_reg[133]                   | D ^          | DFQD2   | 0.000 |   1.132 |   10.064 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.931 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.890 | 
     | clk__L2_I3          | I ^ -> Z ^ | CKBD16 | 0.053 |   0.094 |   -8.837 | 
     | out_output_reg[133] | CP ^       | DFQD2  | 0.002 |   0.097 |   -8.835 | 
     +------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin out_output_reg[119]/CP 
Endpoint:   out_output_reg[119]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.098
- Setup                         0.030
+ Phase Shift                  10.000
= Required Time                10.067
- Arrival Time                  1.135
= Slack Time                    8.933
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.933 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.974 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.027 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.345 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.531 | 
     | u_01_crossbar/U10                     | S ^ -> ZN ^  | MUX2ND0 | 0.092 |   0.691 |    9.623 | 
     | u_10_crossbar/U50                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.740 |    9.672 | 
     | u_10_crossbar/U48                     | I0 v -> ZN ^ | MUX2ND0 | 0.053 |   0.793 |    9.726 | 
     | u_21_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.055 |   0.849 |    9.781 | 
     | u_21_crossbar/U10                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.911 |    9.844 | 
     | u_30_crossbar/U50                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.958 |    9.891 | 
     | u_30_crossbar/U48                     | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   1.014 |    9.946 | 
     | u_41_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.057 |   1.071 |   10.003 | 
     | u_41_crossbar/U10                     | I0 v -> ZN ^ | MUX2ND0 | 0.064 |   1.135 |   10.067 | 
     | out_output_reg[119]                   | D ^          | DFQD2   | 0.000 |   1.135 |   10.067 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.933 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.892 | 
     | clk__L2_I4          | I ^ -> Z ^ | CKBD16 | 0.053 |   0.094 |   -8.838 | 
     | out_output_reg[119] | CP ^       | DFQD2  | 0.003 |   0.098 |   -8.835 | 
     +------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin out_output_reg[145]/CP 
Endpoint:   out_output_reg[145]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.095
- Setup                         0.032
+ Phase Shift                  10.000
= Required Time                10.064
- Arrival Time                  1.129
= Slack Time                    8.935
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.935 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.976 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.029 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.347 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.533 | 
     | u_01_crossbar/U5                      | S ^ -> ZN ^  | MUX2ND0 | 0.096 |   0.695 |    9.630 | 
     | u_10_crossbar/U35                     | I ^ -> ZN v  | CKND0   | 0.052 |   0.746 |    9.681 | 
     | u_10_crossbar/U33                     | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   0.803 |    9.737 | 
     | u_21_crossbar/U34                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.849 |    9.783 | 
     | u_21_crossbar/U5                      | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.914 |    9.848 | 
     | u_30_crossbar/U35                     | I ^ -> ZN v  | CKND0   | 0.048 |   0.962 |    9.896 | 
     | u_30_crossbar/U5                      | I1 v -> ZN ^ | MUX2ND0 | 0.046 |   1.008 |    9.943 | 
     | u_40_crossbar/U34                     | I ^ -> ZN v  | CKND0   | 0.056 |   1.064 |    9.999 | 
     | u_40_crossbar/U5                      | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   1.129 |   10.064 | 
     | out_output_reg[145]                   | D ^          | DFQD2   | 0.000 |   1.129 |   10.064 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.935 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.894 | 
     | clk__L2_I2          | I ^ -> Z ^ | CKBD20 | 0.050 |   0.091 |   -8.844 | 
     | out_output_reg[145] | CP ^       | DFQD2  | 0.005 |   0.095 |   -8.839 | 
     +------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin out_output_reg[136]/CP 
Endpoint:   out_output_reg[136]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.097
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.066
- Arrival Time                  1.130
= Slack Time                    8.935
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.935 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.976 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.030 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.348 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.534 | 
     | u_01_crossbar/U13                     | S ^ -> ZN ^  | MUX2ND0 | 0.091 |   0.689 |    9.625 | 
     | u_10_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.056 |   0.745 |    9.680 | 
     | u_10_crossbar/U13                     | I1 v -> ZN ^ | MUX2ND0 | 0.054 |   0.798 |    9.734 | 
     | u_20_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.061 |   0.859 |    9.794 | 
     | u_20_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.924 |    9.859 | 
     | u_30_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.048 |   0.972 |    9.908 | 
     | u_30_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   1.034 |    9.969 | 
     | u_40_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.046 |   1.079 |   10.015 | 
     | u_40_crossbar/U57                     | I1 v -> ZN ^ | MUX2ND0 | 0.051 |   1.130 |   10.066 | 
     | out_output_reg[136]                   | D ^          | DFQD2   | 0.000 |   1.130 |   10.066 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.935 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.894 | 
     | clk__L2_I5          | I ^ -> Z ^ | CKBD16 | 0.054 |   0.095 |   -8.841 | 
     | out_output_reg[136] | CP ^       | DFQD2  | 0.002 |   0.097 |   -8.839 | 
     +------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin out_output_reg[31]/CP 
Endpoint:   out_output_reg[31]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.097
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.066
- Arrival Time                  1.130
= Slack Time                    8.936
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.936 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.977 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.030 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.349 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.535 | 
     | u_01_crossbar/U18                     | S ^ -> ZN ^  | MUX2ND0 | 0.091 |   0.690 |    9.626 | 
     | u_10_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.739 |    9.676 | 
     | u_10_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   0.795 |    9.732 | 
     | u_21_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.062 |   0.857 |    9.794 | 
     | u_21_crossbar/U72                     | I1 v -> ZN ^ | MUX2ND0 | 0.056 |   0.913 |    9.849 | 
     | u_31_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.048 |   0.961 |    9.897 | 
     | u_31_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   1.019 |    9.955 | 
     | u_43_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.048 |   1.067 |   10.003 | 
     | u_43_crossbar/U18                     | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   1.130 |   10.066 | 
     | out_output_reg[31]                    | D ^          | DFQD2   | 0.000 |   1.130 |   10.066 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.936 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.895 | 
     | clk__L2_I4         | I ^ -> Z ^ | CKBD16 | 0.053 |   0.094 |   -8.842 | 
     | out_output_reg[31] | CP ^       | DFQD2  | 0.002 |   0.097 |   -8.839 | 
     +-----------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin out_output_reg[131]/CP 
Endpoint:   out_output_reg[131]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.097
- Setup                         0.030
+ Phase Shift                  10.000
= Required Time                10.067
- Arrival Time                  1.130
= Slack Time                    8.937
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.937 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.978 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.031 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.349 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.535 | 
     | u_01_crossbar/U72                     | S ^ -> ZN ^  | MUX2ND0 | 0.093 |   0.691 |    9.628 | 
     | u_12_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.054 |   0.745 |    9.681 | 
     | u_12_crossbar/U18                     | I1 v -> ZN ^ | MUX2ND0 | 0.047 |   0.792 |    9.728 | 
     | u_22_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.064 |   0.856 |    9.792 | 
     | u_22_crossbar/U18                     | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   0.919 |    9.856 | 
     | u_32_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.966 |    9.902 | 
     | u_32_crossbar/U18                     | I0 v -> ZN ^ | MUX2ND0 | 0.060 |   1.026 |    9.962 | 
     | u_40_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.044 |   1.070 |   10.006 | 
     | u_40_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   1.130 |   10.067 | 
     | out_output_reg[131]                   | D ^          | DFQD2   | 0.000 |   1.130 |   10.067 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.937 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.896 | 
     | clk__L2_I4          | I ^ -> Z ^ | CKBD16 | 0.053 |   0.095 |   -8.842 | 
     | out_output_reg[131] | CP ^       | DFQD2  | 0.003 |   0.097 |   -8.839 | 
     +------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin out_output_reg[116]/CP 
Endpoint:   out_output_reg[116]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.096
- Setup                         0.030
+ Phase Shift                  10.000
= Required Time                10.066
- Arrival Time                  1.130
= Slack Time                    8.937
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.937 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.978 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.031 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.349 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.535 | 
     | u_01_crossbar/U13                     | S ^ -> ZN ^  | MUX2ND0 | 0.091 |   0.689 |    9.626 | 
     | u_10_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.056 |   0.745 |    9.681 | 
     | u_10_crossbar/U57                     | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   0.808 |    9.745 | 
     | u_21_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.058 |   0.866 |    9.803 | 
     | u_21_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   0.927 |    9.864 | 
     | u_30_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.973 |    9.910 | 
     | u_30_crossbar/U57                     | I0 v -> ZN ^ | MUX2ND0 | 0.054 |   1.028 |    9.965 | 
     | u_41_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.043 |   1.071 |   10.007 | 
     | u_41_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.059 |   1.130 |   10.066 | 
     | out_output_reg[116]                   | D ^          | DFQD2   | 0.000 |   1.130 |   10.066 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.937 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.896 | 
     | clk__L2_I5          | I ^ -> Z ^ | CKBD16 | 0.054 |   0.095 |   -8.842 | 
     | out_output_reg[116] | CP ^       | DFQD2  | 0.001 |   0.096 |   -8.841 | 
     +------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin out_output_reg[68]/CP 
Endpoint:   out_output_reg[68]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.097
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.066
- Arrival Time                  1.129
= Slack Time                    8.937
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.937 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.978 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.031 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.349 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.535 | 
     | u_01_crossbar/U2                      | S ^ -> ZN ^  | MUX2ND0 | 0.088 |   0.686 |    9.623 | 
     | u_10_crossbar/U26                     | I ^ -> ZN v  | CKND0   | 0.050 |   0.736 |    9.673 | 
     | u_10_crossbar/U2                      | I1 v -> ZN ^ | MUX2ND0 | 0.048 |   0.784 |    9.721 | 
     | u_20_crossbar/U25                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.829 |    9.766 | 
     | u_20_crossbar/U24                     | I1 v -> ZN ^ | MUX2ND0 | 0.047 |   0.876 |    9.813 | 
     | u_31_crossbar/U25                     | I ^ -> ZN v  | CKND0   | 0.052 |   0.929 |    9.866 | 
     | u_31_crossbar/U2                      | I0 v -> ZN ^ | MUX2ND0 | 0.068 |   0.996 |    9.933 | 
     | u_42_crossbar/U25                     | I ^ -> ZN v  | CKND0   | 0.065 |   1.061 |    9.998 | 
     | u_42_crossbar/U2                      | I0 v -> ZN ^ | MUX2ND0 | 0.068 |   1.129 |   10.066 | 
     | out_output_reg[68]                    | D ^          | DFQD2   | 0.000 |   1.129 |   10.066 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.937 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.896 | 
     | clk__L2_I5         | I ^ -> Z ^ | CKBD16 | 0.054 |   0.095 |   -8.842 | 
     | out_output_reg[68] | CP ^       | DFQD2  | 0.002 |   0.097 |   -8.840 | 
     +-----------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin out_output_reg[113]/CP 
Endpoint:   out_output_reg[113]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.096
- Setup                         0.032
+ Phase Shift                  10.000
= Required Time                10.064
- Arrival Time                  1.127
= Slack Time                    8.937
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.937 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.978 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.031 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.350 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.536 | 
     | u_01_crossbar/U66                     | S ^ -> ZN ^  | MUX2ND0 | 0.092 |   0.691 |    9.628 | 
     | u_12_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.050 |   0.740 |    9.677 | 
     | u_12_crossbar/U66                     | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.805 |    9.742 | 
     | u_23_crossbar/U67                     | I ^ -> ZN v  | CKND0   | 0.051 |   0.856 |    9.793 | 
     | u_23_crossbar/U16                     | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.913 |    9.851 | 
     | u_32_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.056 |   0.970 |    9.907 | 
     | u_32_crossbar/U66                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   1.032 |    9.969 | 
     | u_41_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.043 |   1.074 |   10.012 | 
     | u_41_crossbar/U16                     | I1 v -> ZN ^ | MUX2ND0 | 0.053 |   1.127 |   10.064 | 
     | out_output_reg[113]                   | D ^          | DFQD2   | 0.000 |   1.127 |   10.064 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.937 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.896 | 
     | clk__L2_I3          | I ^ -> Z ^ | CKBD16 | 0.053 |   0.094 |   -8.843 | 
     | out_output_reg[113] | CP ^       | DFQD2  | 0.002 |   0.096 |   -8.841 | 
     +------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin out_output_reg[99]/CP 
Endpoint:   out_output_reg[99]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.098
- Setup                         0.033
+ Phase Shift                  10.000
= Required Time                10.065
- Arrival Time                  1.127
= Slack Time                    8.938
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.938 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.979 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.032 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.351 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.537 | 
     | u_01_crossbar/U10                     | S ^ -> ZN ^  | MUX2ND0 | 0.092 |   0.691 |    9.629 | 
     | u_10_crossbar/U50                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.740 |    9.678 | 
     | u_10_crossbar/U48                     | I0 v -> ZN ^ | MUX2ND0 | 0.053 |   0.793 |    9.731 | 
     | u_21_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.055 |   0.849 |    9.787 | 
     | u_21_crossbar/U10                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.911 |    9.849 | 
     | u_30_crossbar/U50                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.958 |    9.896 | 
     | u_30_crossbar/U48                     | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   1.014 |    9.952 | 
     | u_41_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.057 |   1.071 |   10.009 | 
     | u_41_crossbar/U48                     | I1 v -> ZN ^ | MUX2ND0 | 0.056 |   1.127 |   10.065 | 
     | out_output_reg[99]                    | D ^          | DFQD2   | 0.000 |   1.127 |   10.065 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.938 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.897 | 
     | clk__L2_I4         | I ^ -> Z ^ | CKBD16 | 0.053 |   0.094 |   -8.844 | 
     | out_output_reg[99] | CP ^       | DFQD2  | 0.003 |   0.098 |   -8.840 | 
     +-----------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin out_output_reg[80]/CP 
Endpoint:   out_output_reg[80]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.098
- Setup                         0.032
+ Phase Shift                  10.000
= Required Time                10.066
- Arrival Time                  1.126
= Slack Time                    8.940
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.940 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.981 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.034 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.352 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.538 | 
     | u_01_crossbar/U20                     | S ^ -> ZN ^  | MUX2ND0 | 0.091 |   0.690 |    9.629 | 
     | u_10_crossbar/U80                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.736 |    9.676 | 
     | u_10_crossbar/U78                     | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.792 |    9.732 | 
     | u_21_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.839 |    9.779 | 
     | u_21_crossbar/U20                     | I0 v -> ZN ^ | MUX2ND0 | 0.059 |   0.898 |    9.838 | 
     | u_30_crossbar/U80                     | I ^ -> ZN v  | CKND0   | 0.048 |   0.946 |    9.886 | 
     | u_30_crossbar/U78                     | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   1.009 |    9.949 | 
     | u_41_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.062 |   1.071 |   10.010 | 
     | u_41_crossbar/U78                     | I1 v -> ZN ^ | MUX2ND0 | 0.056 |   1.126 |   10.066 | 
     | out_output_reg[80]                    | D ^          | DFQD2   | 0.000 |   1.126 |   10.066 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.940 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.899 | 
     | clk__L2_I4         | I ^ -> Z ^ | CKBD16 | 0.053 |   0.095 |   -8.845 | 
     | out_output_reg[80] | CP ^       | DFQD2  | 0.003 |   0.098 |   -8.842 | 
     +-----------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin out_output_reg[76]/CP 
Endpoint:   out_output_reg[76]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.095
- Setup                         0.030
+ Phase Shift                  10.000
= Required Time                10.065
- Arrival Time                  1.125
= Slack Time                    8.940
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.940 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.981 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.034 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.352 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.538 | 
     | u_01_crossbar/U13                     | S ^ -> ZN ^  | MUX2ND0 | 0.091 |   0.689 |    9.629 | 
     | u_10_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.056 |   0.745 |    9.684 | 
     | u_10_crossbar/U13                     | I1 v -> ZN ^ | MUX2ND0 | 0.054 |   0.798 |    9.738 | 
     | u_20_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.061 |   0.859 |    9.799 | 
     | u_20_crossbar/U57                     | I1 v -> ZN ^ | MUX2ND0 | 0.049 |   0.908 |    9.848 | 
     | u_31_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.953 |    9.893 | 
     | u_31_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.054 |   1.007 |    9.947 | 
     | u_42_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.055 |   1.062 |   10.002 | 
     | u_42_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   1.125 |   10.065 | 
     | out_output_reg[76]                    | D ^          | DFQD2   | 0.000 |   1.125 |   10.065 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.940 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.899 | 
     | clk__L2_I5         | I ^ -> Z ^ | CKBD16 | 0.054 |   0.095 |   -8.845 | 
     | out_output_reg[76] | CP ^       | DFQD2  | 0.000 |   0.095 |   -8.845 | 
     +-----------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin out_output_reg[143]/CP 
Endpoint:   out_output_reg[143]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.095
- Setup                         0.033
+ Phase Shift                  10.000
= Required Time                10.062
- Arrival Time                  1.122
= Slack Time                    8.940
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.940 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.981 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.034 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.352 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.539 | 
     | u_01_crossbar/U7                      | S ^ -> ZN ^  | MUX2ND0 | 0.092 |   0.691 |    9.631 | 
     | u_10_crossbar/U41                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.740 |    9.680 | 
     | u_10_crossbar/U39                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.798 |    9.738 | 
     | u_21_crossbar/U40                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.845 |    9.785 | 
     | u_21_crossbar/U7                      | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.902 |    9.842 | 
     | u_30_crossbar/U41                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.949 |    9.889 | 
     | u_30_crossbar/U7                      | I1 v -> ZN ^ | MUX2ND0 | 0.048 |   0.997 |    9.937 | 
     | u_40_crossbar/U40                     | I ^ -> ZN v  | CKND0   | 0.058 |   1.055 |    9.995 | 
     | u_40_crossbar/U7                      | I0 v -> ZN ^ | MUX2ND0 | 0.067 |   1.122 |   10.062 | 
     | out_output_reg[143]                   | D ^          | DFQD2   | 0.000 |   1.122 |   10.062 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.940 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.899 | 
     | clk__L2_I2          | I ^ -> Z ^ | CKBD20 | 0.050 |   0.091 |   -8.849 | 
     | out_output_reg[143] | CP ^       | DFQD2  | 0.004 |   0.095 |   -8.845 | 
     +------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin out_output_reg[107]/CP 
Endpoint:   out_output_reg[107]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.097
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.066
- Arrival Time                  1.126
= Slack Time                    8.940
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.940 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.981 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.034 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.353 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.539 | 
     | u_01_crossbar/U27                     | S ^ -> ZN ^  | MUX2ND0 | 0.098 |   0.697 |    9.637 | 
     | u_12_crossbar/U29                     | I ^ -> ZN v  | CKND0   | 0.054 |   0.751 |    9.691 | 
     | u_12_crossbar/U27                     | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.809 |    9.749 | 
     | u_23_crossbar/U28                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.851 |    9.792 | 
     | u_23_crossbar/U3                      | I0 v -> ZN ^ | MUX2ND0 | 0.054 |   0.905 |    9.845 | 
     | u_32_crossbar/U29                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.952 |    9.892 | 
     | u_32_crossbar/U27                     | I0 v -> ZN ^ | MUX2ND0 | 0.071 |   1.023 |    9.963 | 
     | u_41_crossbar/U29                     | I ^ -> ZN v  | CKND0   | 0.051 |   1.074 |   10.014 | 
     | u_41_crossbar/U3                      | I1 v -> ZN ^ | MUX2ND0 | 0.052 |   1.126 |   10.066 | 
     | out_output_reg[107]                   | D ^          | DFQD2   | 0.000 |   1.126 |   10.066 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.940 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.899 | 
     | clk__L2_I1          | I ^ -> Z ^ | CKBD16 | 0.054 |   0.095 |   -8.845 | 
     | out_output_reg[107] | CP ^       | DFQD2  | 0.002 |   0.097 |   -8.844 | 
     +------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin out_output_reg[88]/CP 
Endpoint:   out_output_reg[88]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.097
- Setup                         0.033
+ Phase Shift                  10.000
= Required Time                10.065
- Arrival Time                  1.123
= Slack Time                    8.942
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.942 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.983 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.036 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.354 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.540 | 
     | u_01_crossbar/U24                     | S ^ -> ZN ^  | MUX2ND0 | 0.087 |   0.686 |    9.627 | 
     | u_12_crossbar/U26                     | I ^ -> ZN v  | CKND0   | 0.053 |   0.739 |    9.680 | 
     | u_12_crossbar/U24                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.797 |    9.738 | 
     | u_23_crossbar/U25                     | I ^ -> ZN v  | CKND0   | 0.050 |   0.847 |    9.789 | 
     | u_23_crossbar/U2                      | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.905 |    9.847 | 
     | u_32_crossbar/U26                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.949 |    9.891 | 
     | u_32_crossbar/U24                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   1.006 |    9.948 | 
     | u_41_crossbar/U26                     | I ^ -> ZN v  | CKND0   | 0.048 |   1.054 |    9.996 | 
     | u_41_crossbar/U24                     | I0 v -> ZN ^ | MUX2ND0 | 0.069 |   1.123 |   10.065 | 
     | out_output_reg[88]                    | D ^          | DFQD2   | 0.000 |   1.123 |   10.065 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.942 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.901 | 
     | clk__L2_I5         | I ^ -> Z ^ | CKBD16 | 0.054 |   0.095 |   -8.847 | 
     | out_output_reg[88] | CP ^       | DFQD2  | 0.003 |   0.097 |   -8.844 | 
     +-----------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin out_output_reg[139]/CP 
Endpoint:   out_output_reg[139]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.098
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.066
- Arrival Time                  1.125
= Slack Time                    8.942
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.942 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.983 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.036 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.354 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.540 | 
     | u_01_crossbar/U10                     | S ^ -> ZN ^  | MUX2ND0 | 0.092 |   0.691 |    9.632 | 
     | u_10_crossbar/U50                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.740 |    9.681 | 
     | u_10_crossbar/U10                     | I1 v -> ZN ^ | MUX2ND0 | 0.047 |   0.786 |    9.728 | 
     | u_20_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.061 |   0.847 |    9.789 | 
     | u_20_crossbar/U10                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.906 |    9.847 | 
     | u_30_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.948 |    9.890 | 
     | u_30_crossbar/U10                     | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   1.009 |    9.951 | 
     | u_40_crossbar/U49                     | I ^ -> ZN v  | CKND0   | 0.061 |   1.070 |   10.012 | 
     | u_40_crossbar/U48                     | I1 v -> ZN ^ | MUX2ND0 | 0.054 |   1.125 |   10.066 | 
     | out_output_reg[139]                   | D ^          | DFQD2   | 0.000 |   1.125 |   10.066 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.942 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.901 | 
     | clk__L2_I4          | I ^ -> Z ^ | CKBD16 | 0.053 |   0.095 |   -8.847 | 
     | out_output_reg[139] | CP ^       | DFQD2  | 0.003 |   0.098 |   -8.844 | 
     +------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin out_output_reg[127]/CP 
Endpoint:   out_output_reg[127]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.097
- Setup                         0.033
+ Phase Shift                  10.000
= Required Time                10.063
- Arrival Time                  1.121
= Slack Time                    8.943
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.943 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.984 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.037 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.355 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.542 | 
     | u_01_crossbar/U27                     | S ^ -> ZN ^  | MUX2ND0 | 0.098 |   0.697 |    9.640 | 
     | u_12_crossbar/U29                     | I ^ -> ZN v  | CKND0   | 0.054 |   0.751 |    9.694 | 
     | u_12_crossbar/U3                      | I1 v -> ZN ^ | MUX2ND0 | 0.049 |   0.800 |    9.743 | 
     | u_22_crossbar/U28                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.847 |    9.790 | 
     | u_22_crossbar/U3                      | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.904 |    9.847 | 
     | u_32_crossbar/U28                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.948 |    9.891 | 
     | u_32_crossbar/U3                      | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   1.005 |    9.948 | 
     | u_40_crossbar/U29                     | I ^ -> ZN v  | CKND0   | 0.045 |   1.049 |    9.992 | 
     | u_40_crossbar/U27                     | I0 v -> ZN ^ | MUX2ND0 | 0.071 |   1.121 |   10.063 | 
     | out_output_reg[127]                   | D ^          | DFQD2   | 0.000 |   1.121 |   10.063 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.943 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.902 | 
     | clk__L2_I1          | I ^ -> Z ^ | CKBD16 | 0.054 |   0.095 |   -8.848 | 
     | out_output_reg[127] | CP ^       | DFQD2  | 0.002 |   0.097 |   -8.846 | 
     +------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin out_output_reg[16]/CP 
Endpoint:   out_output_reg[16]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.095
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.065
- Arrival Time                  1.121
= Slack Time                    8.943
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.943 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.984 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.038 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.356 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.542 | 
     | u_01_crossbar/U13                     | S ^ -> ZN ^  | MUX2ND0 | 0.091 |   0.689 |    9.633 | 
     | u_10_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.056 |   0.745 |    9.688 | 
     | u_10_crossbar/U57                     | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   0.808 |    9.751 | 
     | u_21_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.058 |   0.866 |    9.810 | 
     | u_21_crossbar/U57                     | I1 v -> ZN ^ | MUX2ND0 | 0.047 |   0.914 |    9.857 | 
     | u_31_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.957 |    9.901 | 
     | u_31_crossbar/U57                     | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   1.020 |    9.964 | 
     | u_43_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.050 |   1.071 |   10.014 | 
     | u_43_crossbar/U57                     | I1 v -> ZN ^ | MUX2ND0 | 0.051 |   1.121 |   10.065 | 
     | out_output_reg[16]                    | D ^          | DFQD2   | 0.000 |   1.121 |   10.065 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.943 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.902 | 
     | clk__L2_I5         | I ^ -> Z ^ | CKBD16 | 0.054 |   0.095 |   -8.849 | 
     | out_output_reg[16] | CP ^       | DFQD2  | 0.000 |   0.095 |   -8.848 | 
     +-----------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin out_output_reg[83]/CP 
Endpoint:   out_output_reg[83]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.098
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.067
- Arrival Time                  1.123
= Slack Time                    8.944
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.944 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.985 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.038 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.356 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.543 | 
     | u_01_crossbar/U39                     | S ^ -> ZN ^  | MUX2ND0 | 0.094 |   0.693 |    9.637 | 
     | u_12_crossbar/U41                     | I ^ -> ZN v  | CKND0   | 0.050 |   0.742 |    9.686 | 
     | u_12_crossbar/U39                     | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   0.803 |    9.747 | 
     | u_23_crossbar/U40                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.849 |    9.793 | 
     | u_23_crossbar/U7                      | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.908 |    9.852 | 
     | u_32_crossbar/U41                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.957 |    9.901 | 
     | u_32_crossbar/U39                     | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   1.014 |    9.958 | 
     | u_41_crossbar/U41                     | I ^ -> ZN v  | CKND0   | 0.045 |   1.059 |   10.003 | 
     | u_41_crossbar/U39                     | I0 v -> ZN ^ | MUX2ND0 | 0.064 |   1.123 |   10.067 | 
     | out_output_reg[83]                    | D ^          | DFQD2   | 0.000 |   1.123 |   10.067 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.944 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.903 | 
     | clk__L2_I4         | I ^ -> Z ^ | CKBD16 | 0.053 |   0.095 |   -8.849 | 
     | out_output_reg[83] | CP ^       | DFQD2  | 0.003 |   0.098 |   -8.846 | 
     +-----------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin out_output_reg[48]/CP 
Endpoint:   out_output_reg[48]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.097
- Setup                         0.033
+ Phase Shift                  10.000
= Required Time                10.064
- Arrival Time                  1.120
= Slack Time                    8.944
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.944 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.985 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.038 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.356 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.543 | 
     | u_01_crossbar/U2                      | S ^ -> ZN ^  | MUX2ND0 | 0.088 |   0.686 |    9.630 | 
     | u_10_crossbar/U26                     | I ^ -> ZN v  | CKND0   | 0.050 |   0.736 |    9.680 | 
     | u_10_crossbar/U2                      | I1 v -> ZN ^ | MUX2ND0 | 0.048 |   0.784 |    9.728 | 
     | u_20_crossbar/U25                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.829 |    9.773 | 
     | u_20_crossbar/U24                     | I1 v -> ZN ^ | MUX2ND0 | 0.047 |   0.876 |    9.820 | 
     | u_31_crossbar/U25                     | I ^ -> ZN v  | CKND0   | 0.052 |   0.929 |    9.873 | 
     | u_31_crossbar/U2                      | I0 v -> ZN ^ | MUX2ND0 | 0.068 |   0.996 |    9.940 | 
     | u_42_crossbar/U25                     | I ^ -> ZN v  | CKND0   | 0.065 |   1.061 |   10.005 | 
     | u_42_crossbar/U24                     | I1 v -> ZN ^ | MUX2ND0 | 0.059 |   1.120 |   10.064 | 
     | out_output_reg[48]                    | D ^          | DFQD2   | 0.000 |   1.120 |   10.064 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.944 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.903 | 
     | clk__L2_I5         | I ^ -> Z ^ | CKBD16 | 0.054 |   0.095 |   -8.849 | 
     | out_output_reg[48] | CP ^       | DFQD2  | 0.002 |   0.097 |   -8.847 | 
     +-----------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin out_output_reg[67]/CP 
Endpoint:   out_output_reg[67]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.097
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.066
- Arrival Time                  1.122
= Slack Time                    8.944
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.944 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.985 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.038 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.356 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.543 | 
     | u_01_crossbar/U3                      | S ^ -> ZN ^  | MUX2ND0 | 0.087 |   0.686 |    9.630 | 
     | u_10_crossbar/U29                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.733 |    9.677 | 
     | u_10_crossbar/U27                     | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   0.794 |    9.738 | 
     | u_21_crossbar/U28                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.839 |    9.783 | 
     | u_21_crossbar/U27                     | I1 v -> ZN ^ | MUX2ND0 | 0.048 |   0.887 |    9.831 | 
     | u_31_crossbar/U29                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.934 |    9.878 | 
     | u_31_crossbar/U3                      | I1 v -> ZN ^ | MUX2ND0 | 0.053 |   0.987 |    9.931 | 
     | u_42_crossbar/U28                     | I ^ -> ZN v  | CKND0   | 0.066 |   1.053 |    9.997 | 
     | u_42_crossbar/U3                      | I0 v -> ZN ^ | MUX2ND0 | 0.069 |   1.122 |   10.066 | 
     | out_output_reg[67]                    | D ^          | DFQD2   | 0.000 |   1.122 |   10.066 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.944 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.903 | 
     | clk__L2_I6         | I ^ -> Z ^ | CKBD16 | 0.054 |   0.095 |   -8.849 | 
     | out_output_reg[67] | CP ^       | DFQD2  | 0.001 |   0.097 |   -8.847 | 
     +-----------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin out_output_reg[120]/CP 
Endpoint:   out_output_reg[120]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.098
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.066
- Arrival Time                  1.122
= Slack Time                    8.945
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.945 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.986 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.039 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.357 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.544 | 
     | u_01_crossbar/U20                     | S ^ -> ZN ^  | MUX2ND0 | 0.091 |   0.690 |    9.635 | 
     | u_10_crossbar/U80                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.736 |    9.681 | 
     | u_10_crossbar/U20                     | I1 v -> ZN ^ | MUX2ND0 | 0.054 |   0.789 |    9.734 | 
     | u_20_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.050 |   0.839 |    9.784 | 
     | u_20_crossbar/U20                     | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.904 |    9.849 | 
     | u_30_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.951 |    9.896 | 
     | u_30_crossbar/U20                     | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   1.007 |    9.952 | 
     | u_40_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.060 |   1.067 |   10.012 | 
     | u_40_crossbar/U78                     | I1 v -> ZN ^ | MUX2ND0 | 0.055 |   1.122 |   10.066 | 
     | out_output_reg[120]                   | D ^          | DFQD2   | 0.000 |   1.122 |   10.066 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.945 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.904 | 
     | clk__L2_I4          | I ^ -> Z ^ | CKBD16 | 0.053 |   0.095 |   -8.850 | 
     | out_output_reg[120] | CP ^       | DFQD2  | 0.003 |   0.098 |   -8.847 | 
     +------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin out_output_reg[96]/CP 
Endpoint:   out_output_reg[96]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.096
- Setup                         0.030
+ Phase Shift                  10.000
= Required Time                10.066
- Arrival Time                  1.121
= Slack Time                    8.946
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.946 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.987 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.040 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.358 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.544 | 
     | u_01_crossbar/U57                     | S ^ -> ZN ^  | MUX2ND0 | 0.092 |   0.691 |    9.636 | 
     | u_12_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.056 |   0.747 |    9.692 | 
     | u_12_crossbar/U57                     | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   0.803 |    9.749 | 
     | u_23_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.057 |   0.860 |    9.806 | 
     | u_23_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.917 |    9.862 | 
     | u_32_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.043 |   0.960 |    9.906 | 
     | u_32_crossbar/U57                     | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   1.016 |    9.961 | 
     | u_41_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.045 |   1.061 |   10.006 | 
     | u_41_crossbar/U57                     | I0 v -> ZN ^ | MUX2ND0 | 0.060 |   1.121 |   10.066 | 
     | out_output_reg[96]                    | D ^          | DFQD2   | 0.000 |   1.121 |   10.066 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.946 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.905 | 
     | clk__L2_I5         | I ^ -> Z ^ | CKBD16 | 0.054 |   0.095 |   -8.851 | 
     | out_output_reg[96] | CP ^       | DFQD2  | 0.002 |   0.096 |   -8.849 | 
     +-----------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin out_output_reg[51]/CP 
Endpoint:   out_output_reg[51]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.097
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.066
- Arrival Time                  1.120
= Slack Time                    8.946
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.946 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.987 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.040 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.359 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.545 | 
     | u_01_crossbar/U72                     | S ^ -> ZN ^  | MUX2ND0 | 0.093 |   0.691 |    9.637 | 
     | u_12_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.054 |   0.745 |    9.691 | 
     | u_12_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.803 |    9.749 | 
     | u_23_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.060 |   0.863 |    9.809 | 
     | u_23_crossbar/U72                     | I1 v -> ZN ^ | MUX2ND0 | 0.052 |   0.915 |    9.861 | 
     | u_33_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.052 |   0.967 |    9.914 | 
     | u_33_crossbar/U18                     | I1 v -> ZN ^ | MUX2ND0 | 0.047 |   1.015 |    9.961 | 
     | u_42_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.042 |   1.057 |   10.003 | 
     | u_42_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   1.120 |   10.066 | 
     | out_output_reg[51]                    | D ^          | DFQD2   | 0.000 |   1.120 |   10.066 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.946 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.905 | 
     | clk__L2_I4         | I ^ -> Z ^ | CKBD16 | 0.053 |   0.095 |   -8.852 | 
     | out_output_reg[51] | CP ^       | DFQD2  | 0.002 |   0.097 |   -8.849 | 
     +-----------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin out_output_reg[71]/CP 
Endpoint:   out_output_reg[71]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.097
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.066
- Arrival Time                  1.119
= Slack Time                    8.947
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.947 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.988 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.041 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.359 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.545 | 
     | u_01_crossbar/U18                     | S ^ -> ZN ^  | MUX2ND0 | 0.091 |   0.690 |    9.637 | 
     | u_10_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.739 |    9.686 | 
     | u_10_crossbar/U72                     | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   0.795 |    9.742 | 
     | u_21_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.062 |   0.857 |    9.804 | 
     | u_21_crossbar/U72                     | I1 v -> ZN ^ | MUX2ND0 | 0.056 |   0.913 |    9.860 | 
     | u_31_crossbar/U74                     | I ^ -> ZN v  | CKND0   | 0.048 |   0.961 |    9.908 | 
     | u_31_crossbar/U18                     | I1 v -> ZN ^ | MUX2ND0 | 0.047 |   1.008 |    9.954 | 
     | u_42_crossbar/U73                     | I ^ -> ZN v  | CKND0   | 0.047 |   1.055 |   10.001 | 
     | u_42_crossbar/U18                     | I0 v -> ZN ^ | MUX2ND0 | 0.064 |   1.119 |   10.066 | 
     | out_output_reg[71]                    | D ^          | DFQD2   | 0.000 |   1.119 |   10.066 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.947 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.906 | 
     | clk__L2_I4         | I ^ -> Z ^ | CKBD16 | 0.053 |   0.095 |   -8.852 | 
     | out_output_reg[71] | CP ^       | DFQD2  | 0.002 |   0.097 |   -8.850 | 
     +-----------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin out_output_reg[125]/CP 
Endpoint:   out_output_reg[125]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.095
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.064
- Arrival Time                  1.117
= Slack Time                    8.947
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.947 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.988 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.041 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.360 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.546 | 
     | u_01_crossbar/U5                      | S ^ -> ZN ^  | MUX2ND0 | 0.096 |   0.695 |    9.642 | 
     | u_10_crossbar/U35                     | I ^ -> ZN v  | CKND0   | 0.052 |   0.746 |    9.694 | 
     | u_10_crossbar/U33                     | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   0.803 |    9.750 | 
     | u_21_crossbar/U34                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.849 |    9.796 | 
     | u_21_crossbar/U5                      | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.914 |    9.861 | 
     | u_30_crossbar/U35                     | I ^ -> ZN v  | CKND0   | 0.048 |   0.962 |    9.909 | 
     | u_30_crossbar/U5                      | I1 v -> ZN ^ | MUX2ND0 | 0.046 |   1.008 |    9.955 | 
     | u_40_crossbar/U34                     | I ^ -> ZN v  | CKND0   | 0.056 |   1.064 |   10.011 | 
     | u_40_crossbar/U33                     | I1 v -> ZN ^ | MUX2ND0 | 0.052 |   1.117 |   10.064 | 
     | out_output_reg[125]                   | D ^          | DFQD2   | 0.000 |   1.117 |   10.064 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.947 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.906 | 
     | clk__L2_I2          | I ^ -> Z ^ | CKBD20 | 0.050 |   0.091 |   -8.857 | 
     | out_output_reg[125] | CP ^       | DFQD2  | 0.005 |   0.095 |   -8.852 | 
     +------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin out_output_reg[153]/CP 
Endpoint:   out_output_reg[153]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.097
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.065
- Arrival Time                  1.117
= Slack Time                    8.948
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.948 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.989 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.042 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.360 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.547 | 
     | u_01_crossbar/U66                     | S ^ -> ZN ^  | MUX2ND0 | 0.092 |   0.691 |    9.639 | 
     | u_12_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.050 |   0.740 |    9.688 | 
     | u_12_crossbar/U66                     | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.805 |    9.753 | 
     | u_23_crossbar/U67                     | I ^ -> ZN v  | CKND0   | 0.051 |   0.856 |    9.804 | 
     | u_23_crossbar/U16                     | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.913 |    9.861 | 
     | u_32_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.056 |   0.970 |    9.918 | 
     | u_32_crossbar/U16                     | I1 v -> ZN ^ | MUX2ND0 | 0.051 |   1.020 |    9.968 | 
     | u_40_crossbar/U68                     | I ^ -> ZN v  | CKND0   | 0.045 |   1.066 |   10.013 | 
     | u_40_crossbar/U16                     | I1 v -> ZN ^ | MUX2ND0 | 0.052 |   1.117 |   10.065 | 
     | out_output_reg[153]                   | D ^          | DFQD2   | 0.000 |   1.117 |   10.065 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.948 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.907 | 
     | clk__L2_I3          | I ^ -> Z ^ | CKBD16 | 0.053 |   0.094 |   -8.854 | 
     | out_output_reg[153] | CP ^       | DFQD2  | 0.002 |   0.097 |   -8.851 | 
     +------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin out_output_reg[25]/CP 
Endpoint:   out_output_reg[25]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.095
- Setup                         0.033
+ Phase Shift                  10.000
= Required Time                10.062
- Arrival Time                  1.114
= Slack Time                    8.948
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.948 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.989 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.043 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.361 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.547 | 
     | u_01_crossbar/U5                      | S ^ -> ZN ^  | MUX2ND0 | 0.096 |   0.695 |    9.643 | 
     | u_10_crossbar/U35                     | I ^ -> ZN v  | CKND0   | 0.052 |   0.746 |    9.695 | 
     | u_10_crossbar/U33                     | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   0.803 |    9.751 | 
     | u_21_crossbar/U34                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.849 |    9.797 | 
     | u_21_crossbar/U33                     | I1 v -> ZN ^ | MUX2ND0 | 0.051 |   0.900 |    9.848 | 
     | u_31_crossbar/U35                     | I ^ -> ZN v  | CKND0   | 0.048 |   0.948 |    9.896 | 
     | u_31_crossbar/U33                     | I0 v -> ZN ^ | MUX2ND0 | 0.055 |   1.003 |    9.951 | 
     | u_43_crossbar/U34                     | I ^ -> ZN v  | CKND0   | 0.047 |   1.050 |    9.999 | 
     | u_43_crossbar/U5                      | I0 v -> ZN ^ | MUX2ND0 | 0.064 |   1.114 |   10.062 | 
     | out_output_reg[25]                    | D ^          | DFQD2   | 0.000 |   1.114 |   10.062 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.948 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.907 | 
     | clk__L2_I2         | I ^ -> Z ^ | CKBD20 | 0.050 |   0.091 |   -8.858 | 
     | out_output_reg[25] | CP ^       | DFQD2  | 0.004 |   0.095 |   -8.853 | 
     +-----------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin out_output_reg[56]/CP 
Endpoint:   out_output_reg[56]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.095
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.064
- Arrival Time                  1.116
= Slack Time                    8.949
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.949 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.990 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.043 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.361 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.547 | 
     | u_01_crossbar/U13                     | S ^ -> ZN ^  | MUX2ND0 | 0.091 |   0.689 |    9.638 | 
     | u_10_crossbar/U59                     | I ^ -> ZN v  | CKND0   | 0.056 |   0.745 |    9.693 | 
     | u_10_crossbar/U13                     | I1 v -> ZN ^ | MUX2ND0 | 0.054 |   0.798 |    9.747 | 
     | u_20_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.061 |   0.859 |    9.808 | 
     | u_20_crossbar/U57                     | I1 v -> ZN ^ | MUX2ND0 | 0.049 |   0.908 |    9.857 | 
     | u_31_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.953 |    9.902 | 
     | u_31_crossbar/U13                     | I0 v -> ZN ^ | MUX2ND0 | 0.054 |   1.007 |    9.956 | 
     | u_42_crossbar/U58                     | I ^ -> ZN v  | CKND0   | 0.055 |   1.062 |   10.011 | 
     | u_42_crossbar/U57                     | I1 v -> ZN ^ | MUX2ND0 | 0.054 |   1.116 |   10.064 | 
     | out_output_reg[56]                    | D ^          | DFQD2   | 0.000 |   1.116 |   10.064 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.949 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.908 | 
     | clk__L2_I5         | I ^ -> Z ^ | CKBD16 | 0.054 |   0.095 |   -8.854 | 
     | out_output_reg[56] | CP ^       | DFQD2  | 0.000 |   0.095 |   -8.854 | 
     +-----------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin out_output_reg[117]/CP 
Endpoint:   out_output_reg[117]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.098
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.067
- Arrival Time                  1.118
= Slack Time                    8.949
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.949 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.990 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.043 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.361 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.547 | 
     | u_01_crossbar/U12                     | S ^ -> ZN ^  | MUX2ND0 | 0.096 |   0.695 |    9.644 | 
     | u_10_crossbar/U56                     | I ^ -> ZN v  | CKND0   | 0.050 |   0.745 |    9.694 | 
     | u_10_crossbar/U54                     | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.803 |    9.752 | 
     | u_21_crossbar/U55                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.850 |    9.798 | 
     | u_21_crossbar/U12                     | I0 v -> ZN ^ | MUX2ND0 | 0.059 |   0.909 |    9.858 | 
     | u_30_crossbar/U56                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.954 |    9.902 | 
     | u_30_crossbar/U54                     | I0 v -> ZN ^ | MUX2ND0 | 0.056 |   1.009 |    9.958 | 
     | u_41_crossbar/U55                     | I ^ -> ZN v  | CKND0   | 0.045 |   1.054 |   10.003 | 
     | u_41_crossbar/U12                     | I0 v -> ZN ^ | MUX2ND0 | 0.064 |   1.118 |   10.067 | 
     | out_output_reg[117]                   | D ^          | DFQD2   | 0.000 |   1.118 |   10.067 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.949 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.908 | 
     | clk__L2_I1          | I ^ -> Z ^ | CKBD16 | 0.054 |   0.095 |   -8.854 | 
     | out_output_reg[117] | CP ^       | DFQD2  | 0.003 |   0.098 |   -8.851 | 
     +------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin out_output_reg[60]/CP 
Endpoint:   out_output_reg[60]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.098
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.066
- Arrival Time                  1.118
= Slack Time                    8.949
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.949 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.990 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.043 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.361 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.548 | 
     | u_01_crossbar/U20                     | S ^ -> ZN ^  | MUX2ND0 | 0.091 |   0.690 |    9.639 | 
     | u_10_crossbar/U80                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.736 |    9.685 | 
     | u_10_crossbar/U20                     | I1 v -> ZN ^ | MUX2ND0 | 0.054 |   0.789 |    9.738 | 
     | u_20_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.050 |   0.839 |    9.788 | 
     | u_20_crossbar/U78                     | I1 v -> ZN ^ | MUX2ND0 | 0.048 |   0.887 |    9.836 | 
     | u_31_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.933 |    9.882 | 
     | u_31_crossbar/U20                     | I0 v -> ZN ^ | MUX2ND0 | 0.067 |   1.000 |    9.949 | 
     | u_42_crossbar/U79                     | I ^ -> ZN v  | CKND0   | 0.052 |   1.052 |   10.001 | 
     | u_42_crossbar/U20                     | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   1.118 |   10.066 | 
     | out_output_reg[60]                    | D ^          | DFQD2   | 0.000 |   1.118 |   10.066 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.949 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.908 | 
     | clk__L2_I4         | I ^ -> Z ^ | CKBD16 | 0.053 |   0.095 |   -8.854 | 
     | out_output_reg[60] | CP ^       | DFQD2  | 0.003 |   0.098 |   -8.851 | 
     +-----------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin out_output_reg[27]/CP 
Endpoint:   out_output_reg[27]/D      (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.097
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.066
- Arrival Time                  1.116
= Slack Time                    8.949
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.949 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.990 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.043 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.361 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.548 | 
     | u_01_crossbar/U3                      | S ^ -> ZN ^  | MUX2ND0 | 0.087 |   0.686 |    9.635 | 
     | u_10_crossbar/U29                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.733 |    9.682 | 
     | u_10_crossbar/U27                     | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   0.794 |    9.743 | 
     | u_21_crossbar/U28                     | I ^ -> ZN v  | CKND0   | 0.045 |   0.839 |    9.788 | 
     | u_21_crossbar/U27                     | I1 v -> ZN ^ | MUX2ND0 | 0.048 |   0.887 |    9.836 | 
     | u_31_crossbar/U29                     | I ^ -> ZN v  | CKND0   | 0.047 |   0.934 |    9.883 | 
     | u_31_crossbar/U27                     | I0 v -> ZN ^ | MUX2ND0 | 0.057 |   0.991 |    9.940 | 
     | u_43_crossbar/U28                     | I ^ -> ZN v  | CKND0   | 0.059 |   1.050 |    9.999 | 
     | u_43_crossbar/U3                      | I0 v -> ZN ^ | MUX2ND0 | 0.066 |   1.116 |   10.066 | 
     | out_output_reg[27]                    | D ^          | DFQD2   | 0.000 |   1.116 |   10.066 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | clk ^      |        |       |   0.000 |   -8.949 | 
     | clk__L1_I0         | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.908 | 
     | clk__L2_I6         | I ^ -> Z ^ | CKBD16 | 0.054 |   0.095 |   -8.854 | 
     | out_output_reg[27] | CP ^       | DFQD2  | 0.001 |   0.097 |   -8.853 | 
     +-----------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin out_output_reg[157]/CP 
Endpoint:   out_output_reg[157]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.096
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.064
- Arrival Time                  1.113
= Slack Time                    8.951
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.951 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.992 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.045 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.363 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.550 | 
     | u_01_crossbar/U12                     | S ^ -> ZN ^  | MUX2ND0 | 0.096 |   0.695 |    9.646 | 
     | u_10_crossbar/U56                     | I ^ -> ZN v  | CKND0   | 0.050 |   0.745 |    9.696 | 
     | u_10_crossbar/U12                     | I1 v -> ZN ^ | MUX2ND0 | 0.048 |   0.793 |    9.744 | 
     | u_20_crossbar/U55                     | I ^ -> ZN v  | CKND0   | 0.044 |   0.837 |    9.788 | 
     | u_20_crossbar/U12                     | I0 v -> ZN ^ | MUX2ND0 | 0.060 |   0.898 |    9.849 | 
     | u_30_crossbar/U55                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.943 |    9.894 | 
     | u_30_crossbar/U12                     | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   1.006 |    9.957 | 
     | u_40_crossbar/U55                     | I ^ -> ZN v  | CKND0   | 0.045 |   1.051 |   10.002 | 
     | u_40_crossbar/U12                     | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   1.113 |   10.064 | 
     | out_output_reg[157]                   | D ^          | DFQD2   | 0.000 |   1.113 |   10.064 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.951 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.910 | 
     | clk__L2_I3          | I ^ -> Z ^ | CKBD16 | 0.053 |   0.094 |   -8.857 | 
     | out_output_reg[157] | CP ^       | DFQD2  | 0.001 |   0.096 |   -8.855 | 
     +------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin out_output_reg[123]/CP 
Endpoint:   out_output_reg[123]/D     (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[18]_inst/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.098
- Setup                         0.031
+ Phase Shift                  10.000
= Required Time                10.066
- Arrival Time                  1.115
= Slack Time                    8.951
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |    8.951 | 
     | clk__L1_I0                            | I ^ -> Z ^   | CKBD24  | 0.041 |   0.041 |    8.992 | 
     | clk__L2_I0                            | I ^ -> Z ^   | CKBD16  | 0.053 |   0.094 |    9.045 | 
     | in_control_reg[18]_inst               | CP ^ -> Q ^  | DFQD1   | 0.318 |   0.412 |    9.364 | 
     | u_01_crossbar/FE_OFCC1_in_control_18_ | I ^ -> Z ^   | BUFFD3  | 0.186 |   0.599 |    9.550 | 
     | u_01_crossbar/U39                     | S ^ -> ZN ^  | MUX2ND0 | 0.094 |   0.693 |    9.644 | 
     | u_12_crossbar/U41                     | I ^ -> ZN v  | CKND0   | 0.050 |   0.742 |    9.693 | 
     | u_12_crossbar/U39                     | I0 v -> ZN ^ | MUX2ND0 | 0.061 |   0.803 |    9.754 | 
     | u_23_crossbar/U40                     | I ^ -> ZN v  | CKND0   | 0.046 |   0.849 |    9.801 | 
     | u_23_crossbar/U7                      | I0 v -> ZN ^ | MUX2ND0 | 0.058 |   0.908 |    9.859 | 
     | u_32_crossbar/U41                     | I ^ -> ZN v  | CKND0   | 0.049 |   0.957 |    9.908 | 
     | u_32_crossbar/U7                      | I1 v -> ZN ^ | MUX2ND0 | 0.052 |   1.008 |    9.959 | 
     | u_40_crossbar/U41                     | I ^ -> ZN v  | CKND0   | 0.044 |   1.052 |   10.003 | 
     | u_40_crossbar/U39                     | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   1.115 |   10.066 | 
     | out_output_reg[123]                   | D ^          | DFQD2   | 0.000 |   1.115 |   10.066 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | clk ^      |        |       |   0.000 |   -8.951 | 
     | clk__L1_I0          | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -8.910 | 
     | clk__L2_I4          | I ^ -> Z ^ | CKBD16 | 0.053 |   0.095 |   -8.857 | 
     | out_output_reg[123] | CP ^       | DFQD2  | 0.003 |   0.098 |   -8.853 | 
     +------------------------------------------------------------------------+ 

