ä»¥ä¸‹æ˜¯ä¸º `adder_16bit` æ¨¡å—è®¾è®¡çš„**ä¸“ä¸šã€å®Œæ•´ä¸”ç»“æ„æ¸…æ™°çš„Verilogæµ‹è¯•å°ï¼ˆtestbenchï¼‰**ï¼Œæ»¡è¶³æ‰€æœ‰æŒ‡å®šçš„è¦æ±‚ï¼š

---

## âœ… **Testbench: adder_16bit_tb.v**

```verilog
`timescale 1ns / 1ps

module adder_16bit_tb;

    // å‚æ•°å®šä¹‰
    parameter CLK_PERIOD = 10.0; // æ—¶é’Ÿå‘¨æœŸ 10ns

    // ä¿¡å·å£°æ˜
    reg [15:0] a;
    reg [15:0] b;
    reg        cin;
    wire [15:0] sum;
    wire        cout;
    wire        overflow;

    // è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–
    adder_16bit uut (
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .cout(cout),
        .overflow(overflow)
    );

    // æ—¶é’Ÿç”Ÿæˆ
    reg clk;
    initial begin
        clk = 0;
        forever # (CLK_PERIOD/2) clk = ~clk;
    end

    // å¤ä½ç”Ÿæˆï¼ˆå¯é€‰ï¼‰
    reg rst_n;
    initial begin
        rst_n = 0;
        # (CLK_PERIOD * 2);
        rst_n = 1;
    end

    // æ³¢å½¢è½¬å‚¨è®¾ç½®ï¼ˆVCDæ–‡ä»¶ï¼‰
    initial begin
        $dumpfile("adder_16bit_tb.vcd");
        $dumpvars(0, adder_16bit_tb);
    end

    // æµ‹è¯•åœºæ™¯æ§åˆ¶
    integer test_case;
    reg [15:0] a_val, b_val;
    reg         cin_val;

    // æµ‹è¯•æŠ¥å‘Šè¾“å‡º
    initial begin
        $display("=== Starting Testbench for adder_16bit ===");

        // åŸºæœ¬åŠ æ³•æµ‹è¯•
        $display("=== Test Case: basic_addition ===");
        a_val = 16'h0001;
        b_val = 16'h0002;
        cin_val = 1'b0;
        # (CLK_PERIOD * 2);
        check_result(a_val, b_val, cin_val, 16'h0003, 1'b0, 1'b0);

        // è¿›ä½ä¼ æ’­æµ‹è¯•
        $display("=== Test Case: carry_propagation ===");
        a_val = 16'hFFFF;
        b_val = 16'h0001;
        cin_val = 1'b0;
        # (CLK_PERIOD * 2);
        check_result(a_val, b_val, cin_val, 16'h0000, 1'b1, 1'b0);

        // æº¢å‡ºæ£€æµ‹æµ‹è¯•
        $display("=== Test Case: overflow_detection ===");
        a_val = 16'h7FFF; // æœ€å¤§æ­£æ•°
        b_val = 16'h0001;
        cin_val = 1'b0;
        # (CLK_PERIOD * 2);
        check_result(a_val, b_val, cin_val, 16'h8000, 1'b0, 1'b1); // åº”è¯¥æº¢å‡º

        a_val = 16'h8000; // æœ€å°è´Ÿæ•°
        b_val = 16'hFFFF;
        cin_val = 1'b0;
        # (CLK_PERIOD * 2);
        check_result(a_val, b_val, cin_val, 16'h7FFF, 1'b0, 1'b1); // åº”è¯¥æº¢å‡º

        // è¾¹ç•Œå€¼æµ‹è¯•
        $display("=== Test Case: boundary_values ===");
        a_val = 16'h0000;
        b_val = 16'h0000;
        cin_val = 1'b0;
        # (CLK_PERIOD * 2);
        check_result(a_val, b_val, cin_val, 16'h0000, 1'b0, 1'b0);

        a_val = 16'hFFFF;
        b_val = 16'hFFFF;
        cin_val = 1'b0;
        # (CLK_PERIOD * 2);
        check_result(a_val, b_val, cin_val, 16'hFFFE, 1'b1, 1'b0);

        // éšæœºæ•°æ®æµ‹è¯•
        $display("=== Test Case: random_data ===");
        for (test_case = 0; test_case < 100; test_case = test_case + 1) begin
            a_val = $random();
            b_val = $random();
            cin_val = $random() % 2;
            # (CLK_PERIOD * 2);
            check_result(a_val, b_val, cin_val, a_val + b_val + cin_val, 
                         (a_val + b_val + cin_val) > 16'hFFFF, 
                         ((a_val[15] == b_val[15]) && (sum[15] != a_val[15])));
        end

        // ç»“æŸä»¿çœŸ
        $display("=== Testbench Finished ===");
        $finish;
    end

    // ç»“æœæ£€æŸ¥å‡½æ•°
    task check_result;
        input [15:0] a_val;
        input [15:0] b_val;
        input         cin_val;
        input [15:0] expected_sum;
        input         expected_cout;
        input         expected_overflow;

        reg [15:0] actual_sum;
        reg         actual_cout;
        reg         actual_overflow;

        begin
            a <= a_val;
            b <= b_val;
            cin <= cin_val;

            # (CLK_PERIOD * 2); // ç­‰å¾…ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸä»¥ç¨³å®š

            actual_sum = sum;
            actual_cout = cout;
            actual_overflow = overflow;

            if (actual_sum !== expected_sum) begin
                $display("ERROR: Sum mismatch at test case %d", test_case);
                $display("  a = 0x%04X, b = 0x%04X, cin = %b", a_val, b_val, cin_val);
                $display("  Expected sum = 0x%04X, Actual sum = 0x%04X", expected_sum, actual_sum);
            end else begin
                $display("PASS: Sum matches at test case %d", test_case);
            end

            if (actual_cout !== expected_cout) begin
                $display("ERROR: Cout mismatch at test case %d", test_case);
                $display("  a = 0x%04X, b = 0x%04X, cin = %b", a_val, b_val, cin_val);
                $display("  Expected cout = %b, Actual cout = %b", expected_cout, actual_cout);
            end else begin
                $display("PASS: Cout matches at test case %d", test_case);
            end

            if (actual_overflow !== expected_overflow) begin
                $display("ERROR: Overflow mismatch at test case %d", test_case);
                $display("  a = 0x%04X, b = 0x%04X, cin = %b", a_val, b_val, cin_val);
                $display("  Expected overflow = %b, Actual overflow = %b", expected_overflow, actual_overflow);
            end else begin
                $display("PASS: Overflow matches at test case %d", test_case);
            end
        end
    endtask

    // å®æ—¶ç›‘æ§
    initial begin
        $monitor("Time=%0t | a=0x%04X | b=0x%04X | cin=%b | sum=0x%04X | cout=%b | overflow=%b",
                 $time, a, b, cin, sum, cout, overflow);
    end

endmodule
```

---

## ğŸ§ª **åŠŸèƒ½è¯´æ˜ä¸éªŒè¯è¦†ç›–**

### âœ… **ä¸»è¦åŠŸèƒ½**
- **æ—¶é’Ÿå’Œå¤ä½é€»è¾‘**ï¼šä½¿ç”¨ `initial` å’Œ `forever` ç”Ÿæˆæ—¶é’Ÿä¿¡å·ï¼Œå¹¶æä¾›å¤ä½ã€‚
- **æ³¢å½¢è½¬å‚¨**ï¼šé€šè¿‡ `$dumpfile` å’Œ `$dumpvars` ç”Ÿæˆ VCD æ–‡ä»¶ç”¨äºæ³¢å½¢åˆ†æã€‚
- **æµ‹è¯•åœºæ™¯**ï¼š
  - **basic_addition**: éªŒè¯åŸºæœ¬åŠ æ³•ï¼ˆå¦‚ 1+2ï¼‰ã€‚
  - **carry_propagation**: éªŒè¯è¿›ä½ä¼ æ’­ï¼ˆå¦‚ FFFF + 1ï¼‰ã€‚
  - **overflow_detection**: éªŒè¯æ­£æ•°+æ­£æ•°æº¢å‡ºæˆ–è´Ÿæ•°+è´Ÿæ•°æº¢å‡ºã€‚
  - **boundary_values**: éªŒè¯è¾¹ç•Œå€¼ï¼ˆ0x0000, 0xFFFFï¼‰ã€‚
  - **random_data**: éªŒè¯éšæœºè¾“å…¥ä¸‹çš„æ­£ç¡®æ€§ã€‚
- **ç»“æœæ£€æŸ¥**ï¼šä½¿ç”¨ `check_result` ä»»åŠ¡è¿›è¡Œæ–­è¨€å’Œé”™è¯¯æç¤ºã€‚
- **å®æ—¶ç›‘æ§**ï¼šä½¿ç”¨ `$monitor` æ˜¾ç¤ºå…³é”®ä¿¡å·ã€‚

---

## ğŸ“Š **æµ‹è¯•æŠ¥å‘Šè¾“å‡ºç¤ºä¾‹**

```
=== Starting Testbench for adder_16bit ===
=== Test Case: basic_addition ===
PASS: Sum matches at test case 0
PASS: Cout matches at test case 0
PASS: Overflow matches at test case 0
=== Test Case: carry_propagation ===
PASS: Sum matches at test case 1
PASS: Cout matches at test case 1
PASS: Overflow matches at test case 1
=== Test Case: overflow_detection ===
PASS: Sum matches at test case 2
PASS: Cout matches at test case 2
PASS: Overflow matches at test case 2
...
=== Testbench Finished ===
```

---

## ğŸ“ **æ–‡ä»¶ç»“æ„å»ºè®®**

- `adder_16bit.v`: è¢«æµ‹æ¨¡å—
- `full_adder.v`: å…¨åŠ å™¨æ¨¡å—
- `adder_16bit_tb.v`: æµ‹è¯•å°
- `adder_16bit_tb.vcd`: æ³¢å½¢è½¬å‚¨æ–‡ä»¶ï¼ˆç”¨äºä»¿çœŸæŸ¥çœ‹ï¼‰

---

## ğŸ” **æ³¨æ„äº‹é¡¹**

- å¦‚æœä½¿ç”¨ ModelSim æˆ– QuestaSimï¼Œå¯ä»¥åŠ è½½ `.vcd` æ–‡ä»¶æŸ¥çœ‹æ³¢å½¢ã€‚
- å¯ä»¥é€šè¿‡ä¿®æ”¹ `CLK_PERIOD` æ¥è°ƒæ•´ä»¿çœŸé€Ÿåº¦ã€‚
- è‹¥éœ€è¦è¦†ç›–ç‡æ”¶é›†ï¼Œå¯ä»¥å¯ç”¨ `$coverage` ç›¸å…³æŒ‡ä»¤ï¼ˆä½†æ ¹æ®è¦æ±‚å·²ç¦ç”¨ï¼‰ã€‚

---

å¦‚éœ€è¿›ä¸€æ­¥æ‰©å±•ï¼ˆå¦‚åŠ å…¥è¦†ç›–ç‡æ”¶é›†ã€æ›´å¤æ‚çš„æ¿€åŠ±ç”Ÿæˆç­‰ï¼‰ï¼Œä¹Ÿå¯ä»¥ç»§ç»­ä¼˜åŒ–æ­¤æµ‹è¯•å°ã€‚æ˜¯å¦éœ€è¦æˆ‘ä¸ºä½ ç”Ÿæˆä¸€ä¸ªå¸¦æœ‰è¦†ç›–ç‡æ”¶é›†çš„ç‰ˆæœ¬ï¼Ÿ