{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Web Edition " "Info: Version 6.0 Build 178 04/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 01 16:05:12 2020 " "Info: Processing started: Thu Oct 01 16:05:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clockmyself -c clockmyself " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off clockmyself -c clockmyself" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "clockmyself EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"clockmyself\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "IFIOMGR_PINS_MISSING_LOCATION_INFO" "1 73 " "Info: No exact pin location assignment(s) for 1 pins of 73 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 34 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 2 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "up_switch (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#)) " "Info: Automatically promoted node up_switch (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 4 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "up_switch" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { up_switch } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { up_switch } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "option_pattern (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R)) " "Info: Automatically promoted node option_pattern (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 3 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "option_pattern" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { option_pattern } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { option_pattern } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_2ms  " "Info: Automatically promoted node clk_2ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_EN~9 " "Info: Destination node LCD_EN~9" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 36 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "LCD_EN~9" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { LCD_EN~9 } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { LCD_EN~9 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_2ms~77 " "Info: Destination node clk_2ms~77" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 828 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk_2ms~77" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk_2ms~77 } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk_2ms~77 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 828 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk_2ms" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk_2ms } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk_2ms } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "always4~0  " "Info: Automatically promoted node always4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarm_minH\[3\]~380 " "Info: Destination node alarm_minH\[3\]~380" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 310 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "alarm_minH\[3\]~380" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { alarm_minH[3]~380 } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { alarm_minH[3]~380 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarm_minL\[0\]~380 " "Info: Destination node alarm_minL\[0\]~380" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 310 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "alarm_minL\[0\]~380" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { alarm_minL[0]~380 } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { alarm_minL[0]~380 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarm_hourL\[0\]~396 " "Info: Destination node alarm_hourL\[0\]~396" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 310 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "alarm_hourL\[0\]~396" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { alarm_hourL[0]~396 } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { alarm_hourL[0]~396 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarm_hourH\[2\]~453 " "Info: Destination node alarm_hourH\[2\]~453" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 310 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "alarm_hourH\[2\]~453" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { alarm_hourH[2]~453 } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { alarm_hourH[2]~453 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarm_hourH\[3\]~455 " "Info: Destination node alarm_hourH\[3\]~455" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 310 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "alarm_hourH\[3\]~455" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { alarm_hourH[3]~455 } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { alarm_hourH[3]~455 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarm_secL\[0\]~385 " "Info: Destination node alarm_secL\[0\]~385" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 310 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "alarm_secL\[0\]~385" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { alarm_secL[0]~385 } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { alarm_secL[0]~385 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "secL_1\[0\] " "Info: Destination node secL_1\[0\]" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 138 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "secL_1\[0\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { secL_1[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { secL_1[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "secL_1\[1\] " "Info: Destination node secL_1\[1\]" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 138 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "secL_1\[1\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { secL_1[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { secL_1[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "secL_1\[2\] " "Info: Destination node secL_1\[2\]" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 138 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "secL_1\[2\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { secL_1[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { secL_1[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "secL_1\[3\] " "Info: Destination node secL_1\[3\]" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 138 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "secL_1\[3\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { secL_1[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { secL_1[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0}  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "always4~0" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { always4~0 } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { always4~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div~reg0  " "Info: Automatically promoted node clk_div~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div " "Info: Destination node clk_div" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 27 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk_div" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk_div } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk_div } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 61 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk_div~reg0" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk_div~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk_div~reg0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_22  " "Info: Automatically promoted node clk_22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 370 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk_22" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk_22 } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk_22 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node rst (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data_Buf\[30\]~1573 " "Info: Destination node Data_Buf\[30\]~1573" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Data_Buf\[30\]~1573" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Data_Buf[30]~1573 } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Data_Buf[30]~1573 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data_Buf\[92\] " "Info: Destination node Data_Buf\[92\]" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Data_Buf\[92\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Data_Buf[92] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Data_Buf[92] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data_Buf\[84\] " "Info: Destination node Data_Buf\[84\]" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Data_Buf\[84\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Data_Buf[84] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Data_Buf[84] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data_Buf\[68\] " "Info: Destination node Data_Buf\[68\]" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Data_Buf\[68\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Data_Buf[68] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Data_Buf[68] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data_Buf\[60\] " "Info: Destination node Data_Buf\[60\]" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Data_Buf\[60\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Data_Buf[60] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Data_Buf[60] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data_Buf\[44\] " "Info: Destination node Data_Buf\[44\]" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Data_Buf\[44\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Data_Buf[44] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Data_Buf[44] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data_Buf\[36\] " "Info: Destination node Data_Buf\[36\]" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Data_Buf\[36\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Data_Buf[36] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Data_Buf[36] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data_Buf\[4\] " "Info: Destination node Data_Buf\[4\]" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Data_Buf\[4\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Data_Buf[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Data_Buf[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data_Buf\[5\] " "Info: Destination node Data_Buf\[5\]" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Data_Buf\[5\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Data_Buf[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Data_Buf[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 34 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.232 ns register register " "Info: Estimated most critical path is register to register delay of 5.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns div_cnt\[0\] 1 REG LAB_X35_Y17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X35_Y17; Fanout = 4; REG Node = 'div_cnt\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { div_cnt[0] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.414 ns) 1.060 ns Add20~661 2 COMB LAB_X36_Y17 1 " "Info: 2: + IC(0.646 ns) + CELL(0.414 ns) = 1.060 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'Add20~661'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.060 ns" { div_cnt[0] Add20~661 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.131 ns Add20~663 3 COMB LAB_X36_Y17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.131 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'Add20~663'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~661 Add20~663 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.202 ns Add20~665 4 COMB LAB_X36_Y17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.202 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'Add20~665'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~663 Add20~665 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.273 ns Add20~667 5 COMB LAB_X36_Y17 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.273 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'Add20~667'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~665 Add20~667 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.344 ns Add20~669 6 COMB LAB_X36_Y17 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.344 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'Add20~669'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~667 Add20~669 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.415 ns Add20~671 7 COMB LAB_X36_Y17 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.415 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'Add20~671'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~669 Add20~671 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.486 ns Add20~673 8 COMB LAB_X36_Y17 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.486 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'Add20~673'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~671 Add20~673 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.557 ns Add20~675 9 COMB LAB_X36_Y17 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.557 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'Add20~675'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~673 Add20~675 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.628 ns Add20~677 10 COMB LAB_X36_Y17 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.628 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'Add20~677'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~675 Add20~677 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 1.789 ns Add20~679 11 COMB LAB_X36_Y16 2 " "Info: 11: + IC(0.090 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'Add20~679'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.161 ns" { Add20~677 Add20~679 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.860 ns Add20~681 12 COMB LAB_X36_Y16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'Add20~681'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~679 Add20~681 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.931 ns Add20~683 13 COMB LAB_X36_Y16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'Add20~683'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~681 Add20~683 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.002 ns Add20~685 14 COMB LAB_X36_Y16 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.002 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'Add20~685'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~683 Add20~685 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.073 ns Add20~687 15 COMB LAB_X36_Y16 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.073 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'Add20~687'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~685 Add20~687 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.144 ns Add20~689 16 COMB LAB_X36_Y16 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.144 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'Add20~689'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~687 Add20~689 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.215 ns Add20~691 17 COMB LAB_X36_Y16 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.215 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'Add20~691'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~689 Add20~691 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.286 ns Add20~693 18 COMB LAB_X36_Y16 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.286 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'Add20~693'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~691 Add20~693 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.357 ns Add20~695 19 COMB LAB_X36_Y16 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.357 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'Add20~695'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~693 Add20~695 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.428 ns Add20~697 20 COMB LAB_X36_Y16 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.428 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'Add20~697'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~695 Add20~697 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.499 ns Add20~699 21 COMB LAB_X36_Y16 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.499 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'Add20~699'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~697 Add20~699 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.570 ns Add20~701 22 COMB LAB_X36_Y16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.570 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'Add20~701'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~699 Add20~701 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.641 ns Add20~703 23 COMB LAB_X36_Y16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.641 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'Add20~703'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~701 Add20~703 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.712 ns Add20~705 24 COMB LAB_X36_Y16 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.712 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'Add20~705'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~703 Add20~705 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.783 ns Add20~707 25 COMB LAB_X36_Y16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.783 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'Add20~707'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~705 Add20~707 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.854 ns Add20~709 26 COMB LAB_X36_Y16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.854 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'Add20~709'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~707 Add20~709 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 3.015 ns Add20~711 27 COMB LAB_X36_Y15 2 " "Info: 27: + IC(0.090 ns) + CELL(0.071 ns) = 3.015 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'Add20~711'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.161 ns" { Add20~709 Add20~711 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.086 ns Add20~713 28 COMB LAB_X36_Y15 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.086 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'Add20~713'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~711 Add20~713 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.157 ns Add20~715 29 COMB LAB_X36_Y15 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.157 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'Add20~715'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~713 Add20~715 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.228 ns Add20~717 30 COMB LAB_X36_Y15 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.228 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'Add20~717'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~715 Add20~717 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.299 ns Add20~719 31 COMB LAB_X36_Y15 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.299 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'Add20~719'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~717 Add20~719 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.370 ns Add20~721 32 COMB LAB_X36_Y15 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.370 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'Add20~721'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~719 Add20~721 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.441 ns Add20~723 33 COMB LAB_X36_Y15 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 3.441 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'Add20~723'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~721 Add20~723 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.512 ns Add20~725 34 COMB LAB_X36_Y15 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 3.512 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'Add20~725'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~723 Add20~725 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.583 ns Add20~727 35 COMB LAB_X36_Y15 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 3.583 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'Add20~727'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~725 Add20~727 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.654 ns Add20~729 36 COMB LAB_X36_Y15 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 3.654 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'Add20~729'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~727 Add20~729 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.725 ns Add20~731 37 COMB LAB_X36_Y15 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 3.725 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'Add20~731'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~729 Add20~731 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.796 ns Add20~733 38 COMB LAB_X36_Y15 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 3.796 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'Add20~733'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~731 Add20~733 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.867 ns Add20~735 39 COMB LAB_X36_Y15 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 3.867 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'Add20~735'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~733 Add20~735 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.938 ns Add20~737 40 COMB LAB_X36_Y15 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 3.938 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'Add20~737'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~735 Add20~737 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.009 ns Add20~739 41 COMB LAB_X36_Y15 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 4.009 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'Add20~739'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~737 Add20~739 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.080 ns Add20~741 42 COMB LAB_X36_Y15 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 4.080 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'Add20~741'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~739 Add20~741 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 4.241 ns Add20~743 43 COMB LAB_X36_Y14 2 " "Info: 43: + IC(0.090 ns) + CELL(0.071 ns) = 4.241 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'Add20~743'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.161 ns" { Add20~741 Add20~743 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.312 ns Add20~745 44 COMB LAB_X36_Y14 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 4.312 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'Add20~745'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~743 Add20~745 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.383 ns Add20~747 45 COMB LAB_X36_Y14 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 4.383 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'Add20~747'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~745 Add20~747 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.454 ns Add20~749 46 COMB LAB_X36_Y14 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 4.454 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'Add20~749'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~747 Add20~749 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.525 ns Add20~751 47 COMB LAB_X36_Y14 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 4.525 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'Add20~751'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~749 Add20~751 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.596 ns Add20~753 48 COMB LAB_X36_Y14 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 4.596 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'Add20~753'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~751 Add20~753 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.667 ns Add20~755 49 COMB LAB_X36_Y14 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 4.667 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'Add20~755'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~753 Add20~755 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.738 ns Add20~757 50 COMB LAB_X36_Y14 1 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 4.738 ns; Loc. = LAB_X36_Y14; Fanout = 1; COMB Node = 'Add20~757'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { Add20~755 Add20~757 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.148 ns Add20~758 51 COMB LAB_X36_Y14 1 " "Info: 51: + IC(0.000 ns) + CELL(0.410 ns) = 5.148 ns; Loc. = LAB_X36_Y14; Fanout = 1; COMB Node = 'Add20~758'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.410 ns" { Add20~757 Add20~758 } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.232 ns q\[50\] 52 REG LAB_X36_Y14 2 " "Info: 52: + IC(0.000 ns) + CELL(0.084 ns) = 5.232 ns; Loc. = LAB_X36_Y14; Fanout = 2; REG Node = 'q\[50\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.084 ns" { Add20~758 q[50] } "NODE_NAME" } } { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.316 ns ( 82.49 % ) " "Info: Total cell delay = 4.316 ns ( 82.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.916 ns ( 17.51 % ) " "Info: Total interconnect delay = 0.916 ns ( 17.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.232 ns" { div_cnt[0] Add20~661 Add20~663 Add20~665 Add20~667 Add20~669 Add20~671 Add20~673 Add20~675 Add20~677 Add20~679 Add20~681 Add20~683 Add20~685 Add20~687 Add20~689 Add20~691 Add20~693 Add20~695 Add20~697 Add20~699 Add20~701 Add20~703 Add20~705 Add20~707 Add20~709 Add20~711 Add20~713 Add20~715 Add20~717 Add20~719 Add20~721 Add20~723 Add20~725 Add20~727 Add20~729 Add20~731 Add20~733 Add20~735 Add20~737 Add20~739 Add20~741 Add20~743 Add20~745 Add20~747 Add20~749 Add20~751 Add20~753 Add20~755 Add20~757 Add20~758 q[50] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 3 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 3%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "x22_y12 x32_y23 " "Info: The peak interconnect region extends from location x22_y12 to location x32_y23" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "66 " "Warning: Found 66 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blink 0 " "Info: Pin \"blink\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_recnt\[0\] 0 " "Info: Pin \"qout_recnt\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_recnt\[1\] 0 " "Info: Pin \"qout_recnt\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_recnt\[2\] 0 " "Info: Pin \"qout_recnt\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_recnt\[3\] 0 " "Info: Pin \"qout_recnt\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_recnt\[4\] 0 " "Info: Pin \"qout_recnt\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_recnt\[5\] 0 " "Info: Pin \"qout_recnt\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_recnt\[6\] 0 " "Info: Pin \"qout_recnt\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alarm_sound 0 " "Info: Pin \"alarm_sound\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_1\[0\] 0 " "Info: Pin \"qout_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_1\[1\] 0 " "Info: Pin \"qout_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_1\[2\] 0 " "Info: Pin \"qout_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_1\[3\] 0 " "Info: Pin \"qout_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_1\[4\] 0 " "Info: Pin \"qout_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_1\[5\] 0 " "Info: Pin \"qout_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_1\[6\] 0 " "Info: Pin \"qout_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_2\[0\] 0 " "Info: Pin \"qout_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_2\[1\] 0 " "Info: Pin \"qout_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_2\[2\] 0 " "Info: Pin \"qout_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_2\[3\] 0 " "Info: Pin \"qout_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_2\[4\] 0 " "Info: Pin \"qout_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_2\[5\] 0 " "Info: Pin \"qout_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_2\[6\] 0 " "Info: Pin \"qout_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_3\[0\] 0 " "Info: Pin \"qout_3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_3\[1\] 0 " "Info: Pin \"qout_3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_3\[2\] 0 " "Info: Pin \"qout_3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_3\[3\] 0 " "Info: Pin \"qout_3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_3\[4\] 0 " "Info: Pin \"qout_3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_3\[5\] 0 " "Info: Pin \"qout_3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_3\[6\] 0 " "Info: Pin \"qout_3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_4\[0\] 0 " "Info: Pin \"qout_4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_4\[1\] 0 " "Info: Pin \"qout_4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_4\[2\] 0 " "Info: Pin \"qout_4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_4\[3\] 0 " "Info: Pin \"qout_4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_4\[4\] 0 " "Info: Pin \"qout_4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_4\[5\] 0 " "Info: Pin \"qout_4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_4\[6\] 0 " "Info: Pin \"qout_4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_5\[0\] 0 " "Info: Pin \"qout_5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_5\[1\] 0 " "Info: Pin \"qout_5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_5\[2\] 0 " "Info: Pin \"qout_5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_5\[3\] 0 " "Info: Pin \"qout_5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_5\[4\] 0 " "Info: Pin \"qout_5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_5\[5\] 0 " "Info: Pin \"qout_5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_5\[6\] 0 " "Info: Pin \"qout_5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_6\[0\] 0 " "Info: Pin \"qout_6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_6\[1\] 0 " "Info: Pin \"qout_6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_6\[2\] 0 " "Info: Pin \"qout_6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_6\[3\] 0 " "Info: Pin \"qout_6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_6\[4\] 0 " "Info: Pin \"qout_6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_6\[5\] 0 " "Info: Pin \"qout_6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout_6\[6\] 0 " "Info: Pin \"qout_6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_div 0 " "Info: Pin \"clk_div\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "option_1\[0\] 0 " "Info: Pin \"option_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "option_1\[1\] 0 " "Info: Pin \"option_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS 0 " "Info: Pin \"RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RW 0 " "Info: Pin \"RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB8\[0\] 0 " "Info: Pin \"DB8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB8\[1\] 0 " "Info: Pin \"DB8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB8\[2\] 0 " "Info: Pin \"DB8\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB8\[3\] 0 " "Info: Pin \"DB8\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB8\[4\] 0 " "Info: Pin \"DB8\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB8\[5\] 0 " "Info: Pin \"DB8\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB8\[6\] 0 " "Info: Pin \"DB8\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB8\[7\] 0 " "Info: Pin \"DB8\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_ON VCC " "Info: Pin LCD_ON has VCC driving its datain port" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 36 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RW GND " "Info: Pin RW has GND driving its datain port" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 38 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "RW" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { RW } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { RW } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 01 16:05:17 2020 " "Info: Processing ended: Thu Oct 01 16:05:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.fit.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0}
