Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Feb 28 15:42:46 2020
| Host         : dumevm running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file project_reti_logiche_control_sets_placed.rpt
| Design       : project_reti_logiche
| Device       : xc7a200t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              11 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              36 |           13 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------+-------------------+------------------+----------------+
|   Clock Signal   |     Enable Signal     |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+-----------------------+-------------------+------------------+----------------+
|  i_clk_IBUF_BUFG | wz_offset[3]_i_1_n_0  | i_rst_IBUF        |                2 |              4 |
|  i_clk_IBUF_BUFG | mem_address0          |                   |                1 |              4 |
|  i_clk_IBUF_BUFG | wz_address0           |                   |                2 |              8 |
|  i_clk_IBUF_BUFG | target_address0       |                   |                3 |              8 |
|  i_clk_IBUF_BUFG | o_address[15]_i_1_n_0 | o_data[7]_i_1_n_0 |                3 |              8 |
|  i_clk_IBUF_BUFG |                       | i_rst_IBUF        |                6 |             11 |
|  i_clk_IBUF_BUFG | o_address[15]_i_1_n_0 |                   |                7 |             16 |
+------------------+-----------------------+-------------------+------------------+----------------+


