bram_sp_256depth_512width.v,verilog,xil_defaultlib,../../../../vhes.gen/sources_1/ip/bram_sp_256depth_512width/sim/bram_sp_256depth_512width.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
