

================================================================
== Vitis HLS Report for 'blockmatmul'
================================================================
* Date:           Wed Apr 12 06:47:06 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     1797|     2318|  17.970 us|  23.180 us|  1798|  2319|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+
        |                          |                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |         Instance         |         Module        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+
        |Loop_1_proc1_U0           |Loop_1_proc1           |     1797|     2318|  17.970 us|  23.180 us|  1797|  2318|       no|
        |Loop_writeoutput_proc_U0  |Loop_writeoutput_proc  |      130|      130|   1.300 us|   1.300 us|   130|   130|       no|
        +--------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|   48|    5309|   2827|    0|
|Memory           |       58|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       60|   48|    5309|   2829|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       21|   21|       4|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |Loop_1_proc1_U0           |Loop_1_proc1           |        2|  48|  4836|  2384|    0|
    |Loop_writeoutput_proc_U0  |Loop_writeoutput_proc  |        0|   0|   473|   443|    0|
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |Total                     |                       |        2|  48|  5309|  2827|    0|
    +--------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |AB_U   |AB_RAM_AUTO_1R1W  |       58|  0|   0|    0|    16|  512|     1|         8192|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                  |       58|  0|   0|    0|    16|  512|     1|         8192|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|Arows_dout          |   in|  512|     ap_fifo|         Arows|       pointer|
|Arows_empty_n       |   in|    1|     ap_fifo|         Arows|       pointer|
|Arows_read          |  out|    1|     ap_fifo|         Arows|       pointer|
|Bcols_dout          |   in|  512|     ap_fifo|         Bcols|       pointer|
|Bcols_empty_n       |   in|    1|     ap_fifo|         Bcols|       pointer|
|Bcols_read          |  out|    1|     ap_fifo|         Bcols|       pointer|
|ABpartial_address0  |  out|    8|   ap_memory|     ABpartial|         array|
|ABpartial_ce0       |  out|    1|   ap_memory|     ABpartial|         array|
|ABpartial_d0        |  out|   32|   ap_memory|     ABpartial|         array|
|ABpartial_q0        |   in|   32|   ap_memory|     ABpartial|         array|
|ABpartial_we0       |  out|    1|   ap_memory|     ABpartial|         array|
|ABpartial_address1  |  out|    8|   ap_memory|     ABpartial|         array|
|ABpartial_ce1       |  out|    1|   ap_memory|     ABpartial|         array|
|ABpartial_d1        |  out|   32|   ap_memory|     ABpartial|         array|
|ABpartial_q1        |   in|   32|   ap_memory|     ABpartial|         array|
|ABpartial_we1       |  out|    1|   ap_memory|     ABpartial|         array|
|it                  |   in|   32|     ap_none|            it|        scalar|
+--------------------+-----+-----+------------+--------------+--------------+

