
56. Printing statistics.

=== rr_5x5_52 ===

   Number of wires:                 16
   Number of wire bits:             71
   Number of public wires:          16
   Number of public wire bits:      71
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_4                          1
     NR_4_1                          1
     NR_4_4                          1
     customAdder4_0                  1
     customAdder5_0                  1

   Area for cell type \NR_4_4 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_4_1 is unknown!
   Area for cell type \NR_1_4 is unknown!
   Area for cell type \customAdder5_0 is unknown!
   Area for cell type \customAdder4_0 is unknown!

=== rr_6x6_48 ===

   Number of wires:                 16
   Number of wire bits:             86
   Number of public wires:          16
   Number of public wire bits:      86
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_5                          1
     NR_5_1                          1
     customAdder5_0                  1
     customAdder6_0                  1
     rr_5x5_52                       1

   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_5 is unknown!
   Area for cell type \NR_5_1 is unknown!
   Area for cell type \customAdder5_0 is unknown!
   Area for cell type \customAdder6_0 is unknown!
   Area for cell type \rr_5x5_52 is unknown!

=== rr_4x4_32 ===

   Number of wires:                 16
   Number of wire bits:             56
   Number of public wires:          16
   Number of public wire bits:      56
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_3                          1
     NR_3_1                          1
     NR_3_3                          1
     customAdder3_0                  1
     customAdder4_0                  1

   Area for cell type \NR_1_3 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_3_1 is unknown!
   Area for cell type \NR_3_3 is unknown!
   Area for cell type \customAdder3_0 is unknown!
   Area for cell type \customAdder4_0 is unknown!

=== rr_9x9_28 ===

   Number of wires:                 16
   Number of wire bits:            137
   Number of public wires:          16
   Number of public wire bits:     137
   Number of ports:                  3
   Number of port bits:             36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_4_5                          1
     NR_5_4                          1
     NR_5_5                          1
     customAdder14_4                 1
     customAdder9_0                  1
     rr_4x4_32                       1

   Area for cell type \NR_5_5 is unknown!
   Area for cell type \NR_5_4 is unknown!
   Area for cell type \NR_4_5 is unknown!
   Area for cell type \customAdder9_0 is unknown!
   Area for cell type \customAdder14_4 is unknown!
   Area for cell type \rr_4x4_32 is unknown!

=== rr_11x11_27 ===

   Number of wires:                 16
   Number of wire bits:            167
   Number of public wires:          16
   Number of public wire bits:     167
   Number of ports:                  3
   Number of port bits:             44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_9                          1
     NR_9_2                          1
     customAdder11_0                 1
     customAdder20_8                 1
     rr_9x9_28                       1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_2_9 is unknown!
   Area for cell type \NR_9_2 is unknown!
   Area for cell type \customAdder11_0 is unknown!
   Area for cell type \customAdder20_8 is unknown!
   Area for cell type \rr_9x9_28 is unknown!

=== rr_13x13_26 ===

   Number of wires:                 16
   Number of wire bits:            197
   Number of public wires:          16
   Number of public wire bits:     197
   Number of ports:                  3
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_11_2                         1
     NR_2_11                         1
     NR_2_2                          1
     customAdder13_0                 1
     customAdder24_10                1
     rr_11x11_27                     1

   Area for cell type \NR_2_11 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_11_2 is unknown!
   Area for cell type \customAdder24_10 is unknown!
   Area for cell type \customAdder13_0 is unknown!
   Area for cell type \rr_11x11_27 is unknown!

=== rr_15x15_25 ===

   Number of wires:                 16
   Number of wire bits:            227
   Number of public wires:          16
   Number of public wire bits:     227
   Number of ports:                  3
   Number of port bits:             60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_13_2                         1
     NR_2_13                         1
     NR_2_2                          1
     customAdder15_0                 1
     customAdder28_12                1
     rr_13x13_26                     1

   Area for cell type \NR_2_13 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_13_2 is unknown!
   Area for cell type \customAdder15_0 is unknown!
   Area for cell type \customAdder28_12 is unknown!
   Area for cell type \rr_13x13_26 is unknown!

=== rr_21x21_24 ===

   Number of wires:                 16
   Number of wire bits:            317
   Number of public wires:          16
   Number of public wire bits:     317
   Number of ports:                  3
   Number of port bits:             84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_15_6                         1
     NR_6_15                         1
     customAdder21_0                 1
     customAdder36_14                1
     rr_15x15_25                     1
     rr_6x6_48                       1

   Area for cell type \NR_15_6 is unknown!
   Area for cell type \NR_6_15 is unknown!
   Area for cell type \customAdder21_0 is unknown!
   Area for cell type \customAdder36_14 is unknown!
   Area for cell type \rr_15x15_25 is unknown!
   Area for cell type \rr_6x6_48 is unknown!

=== rr_24x24_20 ===

   Number of wires:                 16
   Number of wire bits:            362
   Number of public wires:          16
   Number of public wire bits:     362
   Number of ports:                  3
   Number of port bits:             96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_21_3                         1
     NR_3_21                         1
     NR_3_3                          1
     customAdder24_0                 1
     customAdder27_2                 1
     rr_21x21_24                     1

   Area for cell type \NR_21_3 is unknown!
   Area for cell type \NR_3_3 is unknown!
   Area for cell type \NR_3_21 is unknown!
   Area for cell type \customAdder24_0 is unknown!
   Area for cell type \customAdder27_2 is unknown!
   Area for cell type \rr_21x21_24 is unknown!

=== rr_4x4_10 ===

   Number of wires:                 16
   Number of wire bits:             58
   Number of public wires:          16
   Number of public wire bits:      58
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_3                          1
     NR_3_1                          1
     NR_3_3                          1
     customAdder3_0                  1
     customAdder7_3                  1

   Area for cell type \NR_1_3 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_3_1 is unknown!
   Area for cell type \NR_3_3 is unknown!
   Area for cell type \customAdder7_3 is unknown!
   Area for cell type \customAdder3_0 is unknown!

=== rr_5x5_9 ===

   Number of wires:                 16
   Number of wire bits:             73
   Number of public wires:          16
   Number of public wire bits:      73
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_4                          1
     NR_4_1                          1
     customAdder4_0                  1
     customAdder9_4                  1
     rr_4x4_10                       1

   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_4_1 is unknown!
   Area for cell type \NR_1_4 is unknown!
   Area for cell type \customAdder9_4 is unknown!
   Area for cell type \customAdder4_0 is unknown!
   Area for cell type \rr_4x4_10 is unknown!

=== rr_29x29_8 ===

   Number of wires:                 16
   Number of wire bits:            437
   Number of public wires:          16
   Number of public wire bits:     437
   Number of ports:                  3
   Number of port bits:            116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_24_5                         1
     NR_5_24                         1
     customAdder29_0                 1
     customAdder34_4                 1
     rr_24x24_20                     1
     rr_5x5_9                        1

   Area for cell type \NR_5_24 is unknown!
   Area for cell type \NR_24_5 is unknown!
   Area for cell type \customAdder29_0 is unknown!
   Area for cell type \customAdder34_4 is unknown!
   Area for cell type \rr_5x5_9 is unknown!
   Area for cell type \rr_24x24_20 is unknown!

=== rr_3x3_1 ===

   Number of wires:                 16
   Number of wire bits:             41
   Number of public wires:          16
   Number of public wire bits:      41
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder3_0                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder3_0 is unknown!

=== multiplier32bit_12 ===

   Number of wires:                 16
   Number of wire bits:            482
   Number of public wires:          16
   Number of public wire bits:     482
   Number of ports:                  3
   Number of port bits:            128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_29_3                         1
     NR_3_29                         1
     customAdder32_0                 1
     customAdder35_2                 1
     rr_29x29_8                      1
     rr_3x3_1                        1

   Area for cell type \NR_29_3 is unknown!
   Area for cell type \NR_3_29 is unknown!
   Area for cell type \customAdder32_0 is unknown!
   Area for cell type \customAdder35_2 is unknown!
   Area for cell type \rr_3x3_1 is unknown!
   Area for cell type \rr_29x29_8 is unknown!

=== unsignedBrentKungAdder28bit ===

   Number of wires:                155
   Number of wire bits:            237
   Number of public wires:         155
   Number of public wire bits:     237
   Number of ports:                  3
   Number of port bits:             85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     BitwisePG                      28
     BlackCell                      21
     GrayCell                       27
     XorGate                        27

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder28_12 ===

   Number of wires:                  3
   Number of wire bits:             73
   Number of public wires:           3
   Number of public wire bits:      73
   Number of ports:                  3
   Number of port bits:             73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder28bit      1

   Area for cell type \unsignedBrentKungAdder28bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder3_0 ===

   Number of wires:                  3
   Number of wire bits:             10
   Number of public wires:           3
   Number of public wire bits:      10
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder3bit      1

   Area for cell type \unsignedBrentKungAdder3bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder34_4 ===

   Number of wires:                  3
   Number of wire bits:             99
   Number of public wires:           3
   Number of public wire bits:      99
   Number of ports:                  3
   Number of port bits:             99
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder34bit      1

   Area for cell type \unsignedBrentKungAdder34bit is unknown!

=== BitwisePG ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\BitwisePG': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder13_0 ===

   Number of wires:                  3
   Number of wire bits:             40
   Number of public wires:           3
   Number of public wire bits:      40
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder13bit      1

   Area for cell type \unsignedBrentKungAdder13bit is unknown!

=== unsignedBrentKungAdder3bit ===

   Number of wires:                 13
   Number of wire bits:             20
   Number of public wires:          13
   Number of public wire bits:      20
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     BitwisePG                       3
     GrayCell                        2
     XorGate                         2

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder20_8 ===

   Number of wires:                  3
   Number of wire bits:             53
   Number of public wires:           3
   Number of public wire bits:      53
   Number of ports:                  3
   Number of port bits:             53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder20bit      1

   Area for cell type \unsignedBrentKungAdder20bit is unknown!

=== unsignedBrentKungAdder4bit ===

   Number of wires:                 19
   Number of wire bits:             29
   Number of public wires:          19
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     BitwisePG                       4
     BlackCell                       1
     GrayCell                        3
     XorGate                         3

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder34bit ===

   Number of wires:                171
   Number of wire bits:            271
   Number of public wires:         171
   Number of public wire bits:     271
   Number of ports:                  3
   Number of port bits:            103
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                127
     BitwisePG                      34
     BlackCell                      27
     GrayCell                       33
     XorGate                        33

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder13bit ===

   Number of wires:                 67
   Number of wire bits:            104
   Number of public wires:          67
   Number of public wire bits:     104
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     BitwisePG                      13
     BlackCell                       7
     GrayCell                       12
     XorGate                        12

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder11_0 ===

   Number of wires:                  3
   Number of wire bits:             34
   Number of public wires:           3
   Number of public wire bits:      34
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder11bit      1

   Area for cell type \unsignedBrentKungAdder11bit is unknown!

=== unsignedBrentKungAdder20bit ===

   Number of wires:                109
   Number of wire bits:            167
   Number of public wires:         109
   Number of public wire bits:     167
   Number of ports:                  3
   Number of port bits:             61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 72
     BitwisePG                      20
     BlackCell                      14
     GrayCell                       19
     XorGate                        19

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder36_14 ===

   Number of wires:                  3
   Number of wire bits:             95
   Number of public wires:           3
   Number of public wire bits:      95
   Number of ports:                  3
   Number of port bits:             95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder36bit      1

   Area for cell type \unsignedBrentKungAdder36bit is unknown!

=== unsignedBrentKungAdder7bit ===

   Number of wires:                 33
   Number of wire bits:             52
   Number of public wires:          33
   Number of public wire bits:      52
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     BitwisePG                       7
     BlackCell                       2
     GrayCell                        6
     XorGate                         6

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder9bit ===

   Number of wires:                 45
   Number of wire bits:             70
   Number of public wires:          45
   Number of public wire bits:      70
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     BitwisePG                       9
     BlackCell                       4
     GrayCell                        8
     XorGate                         8

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder35_2 ===

   Number of wires:                  3
   Number of wire bits:            104
   Number of public wires:           3
   Number of public wire bits:     104
   Number of ports:                  3
   Number of port bits:            104
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder35bit      1

   Area for cell type \unsignedBrentKungAdder35bit is unknown!

=== unsignedBrentKungAdder11bit ===

   Number of wires:                 55
   Number of wire bits:             86
   Number of public wires:          55
   Number of public wire bits:      86
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     BitwisePG                      11
     BlackCell                       5
     GrayCell                       10
     XorGate                        10

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder14_4 ===

   Number of wires:                  3
   Number of wire bits:             39
   Number of public wires:           3
   Number of public wire bits:      39
   Number of ports:                  3
   Number of port bits:             39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder14bit      1

   Area for cell type \unsignedBrentKungAdder14bit is unknown!

=== unsignedBrentKungAdder36bit ===

   Number of wires:                183
   Number of wire bits:            289
   Number of public wires:         183
   Number of public wire bits:     289
   Number of ports:                  3
   Number of port bits:            109
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                135
     BitwisePG                      36
     BlackCell                      29
     GrayCell                       35
     XorGate                        35

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder15_0 ===

   Number of wires:                  3
   Number of wire bits:             46
   Number of public wires:           3
   Number of public wire bits:      46
   Number of ports:                  3
   Number of port bits:             46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder15bit      1

   Area for cell type \unsignedBrentKungAdder15bit is unknown!

=== unsignedBrentKungAdder24bit ===

   Number of wires:                133
   Number of wire bits:            203
   Number of public wires:         133
   Number of public wire bits:     203
   Number of ports:                  3
   Number of port bits:             73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     BitwisePG                      24
     BlackCell                      18
     GrayCell                       23
     XorGate                        23

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder35bit ===

   Number of wires:                175
   Number of wire bits:            278
   Number of public wires:         175
   Number of public wire bits:     278
   Number of ports:                  3
   Number of port bits:            106
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                130
     BitwisePG                      35
     BlackCell                      27
     GrayCell                       34
     XorGate                        34

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder9_0 ===

   Number of wires:                  3
   Number of wire bits:             28
   Number of public wires:           3
   Number of public wire bits:      28
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder9bit      1

   Area for cell type \unsignedBrentKungAdder9bit is unknown!

=== unsignedBrentKungAdder14bit ===

   Number of wires:                 73
   Number of wire bits:            113
   Number of public wires:          73
   Number of public wire bits:     113
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     BitwisePG                      14
     BlackCell                       8
     GrayCell                       13
     XorGate                        13

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder29_0 ===

   Number of wires:                  3
   Number of wire bits:             88
   Number of public wires:           3
   Number of public wire bits:      88
   Number of ports:                  3
   Number of port bits:             88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder29bit      1

   Area for cell type \unsignedBrentKungAdder29bit is unknown!

=== unsignedBrentKungAdder15bit ===

   Number of wires:                 77
   Number of wire bits:            120
   Number of public wires:          77
   Number of public wire bits:     120
   Number of ports:                  3
   Number of port bits:             46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 51
     BitwisePG                      15
     BlackCell                       8
     GrayCell                       14
     XorGate                        14

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder27bit ===

   Number of wires:                147
   Number of wire bits:            226
   Number of public wires:         147
   Number of public wire bits:     226
   Number of ports:                  3
   Number of port bits:             82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     BitwisePG                      27
     BlackCell                      19
     GrayCell                       26
     XorGate                        26

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder21_0 ===

   Number of wires:                  3
   Number of wire bits:             64
   Number of public wires:           3
   Number of public wire bits:      64
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder21bit      1

   Area for cell type \unsignedBrentKungAdder21bit is unknown!

=== customAdder9_4 ===

   Number of wires:                  3
   Number of wire bits:             24
   Number of public wires:           3
   Number of public wire bits:      24
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder9bit      1

   Area for cell type \unsignedBrentKungAdder9bit is unknown!

=== customAdder24_0 ===

   Number of wires:                  3
   Number of wire bits:             73
   Number of public wires:           3
   Number of public wire bits:      73
   Number of ports:                  3
   Number of port bits:             73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder24bit      1

   Area for cell type \unsignedBrentKungAdder24bit is unknown!

=== unsignedBrentKungAdder29bit ===

   Number of wires:                159
   Number of wire bits:            244
   Number of public wires:         159
   Number of public wire bits:     244
   Number of ports:                  3
   Number of port bits:             88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                106
     BitwisePG                      29
     BlackCell                      21
     GrayCell                       28
     XorGate                        28

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder32_0 ===

   Number of wires:                  3
   Number of wire bits:             97
   Number of public wires:           3
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder32bit      1

   Area for cell type \unsignedBrentKungAdder32bit is unknown!

=== unsignedBrentKungAdder6bit ===

   Number of wires:                 29
   Number of wire bits:             45
   Number of public wires:          29
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     BitwisePG                       6
     BlackCell                       2
     GrayCell                        5
     XorGate                         5

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder5_0 ===

   Number of wires:                  3
   Number of wire bits:             16
   Number of public wires:           3
   Number of public wire bits:      16
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder5bit      1

   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== unsignedBrentKungAdder21bit ===

   Number of wires:                113
   Number of wire bits:            174
   Number of public wires:         113
   Number of public wire bits:     174
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 75
     BitwisePG                      21
     BlackCell                      14
     GrayCell                       20
     XorGate                        20

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder2_0 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder2bit      1

   Area for cell type \unsignedBrentKungAdder2bit is unknown!

=== customAdder24_10 ===

   Number of wires:                  3
   Number of wire bits:             63
   Number of public wires:           3
   Number of public wire bits:      63
   Number of ports:                  3
   Number of port bits:             63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder24bit      1

   Area for cell type \unsignedBrentKungAdder24bit is unknown!

=== unsignedBrentKungAdder2bit ===

   Number of wires:                  9
   Number of wire bits:             13
   Number of public wires:           9
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     BitwisePG                       2
     GrayCell                        1
     XorGate                         1

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== HalfAdder ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\HalfAdder': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder7_3 ===

   Number of wires:                  3
   Number of wire bits:             19
   Number of public wires:           3
   Number of public wire bits:      19
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder7bit      1

   Area for cell type \unsignedBrentKungAdder7bit is unknown!

=== unsignedBrentKungAdder5bit ===

   Number of wires:                 23
   Number of wire bits:             36
   Number of public wires:          23
   Number of public wire bits:      36
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     BitwisePG                       5
     BlackCell                       1
     GrayCell                        4
     XorGate                         4

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder10bit ===

   Number of wires:                 51
   Number of wire bits:             79
   Number of public wires:          51
   Number of public wire bits:      79
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     BitwisePG                      10
     BlackCell                       5
     GrayCell                        9
     XorGate                         9

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder8bit ===

   Number of wires:                 41
   Number of wire bits:             63
   Number of public wires:          41
   Number of public wire bits:      63
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     BitwisePG                       8
     BlackCell                       4
     GrayCell                        7
     XorGate                         7

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     MAJx2_ASAP7_75t_R               1
     NAND3xp33_ASAP7_75t_R           1
     NOR3xp33_ASAP7_75t_R            1
     OAI21xp33_ASAP7_75t_R           1

   Chip area for module '\FullAdder': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder4_0 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder4bit      1

   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== NR_3_21 ===

   Number of wires:                106
   Number of wire bits:            151
   Number of public wires:         106
   Number of public wire bits:     151
   Number of ports:                  3
   Number of port bits:             48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     AndGate                        63
     FullAdder                      18
     HalfAdder                       2
     unsignedBrentKungAdder22bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder22bit is unknown!

=== customAdder27_2 ===

   Number of wires:                  3
   Number of wire bits:             80
   Number of public wires:           3
   Number of public wire bits:      80
   Number of ports:                  3
   Number of port bits:             80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder27bit      1

   Area for cell type \unsignedBrentKungAdder27bit is unknown!

=== NR_2_1 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_2_1': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_1 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     AND2x2_ASAP7_75t_R              3

   Chip area for module '\NR_3_1': 0.262440
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder30bit ===

   Number of wires:                165
   Number of wire bits:            253
   Number of public wires:         165
   Number of public wire bits:     253
   Number of ports:                  3
   Number of port bits:             91
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                110
     BitwisePG                      30
     BlackCell                      22
     GrayCell                       29
     XorGate                        29

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== AndGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\AndGate': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\NR_1_1': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_24_5 ===

   Number of wires:                261
   Number of wire bits:            316
   Number of public wires:         261
   Number of public wire bits:     316
   Number of ports:                  3
   Number of port bits:             58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                190
     AndGate                       120
     FullAdder                      65
     HalfAdder                       4
     unsignedBrentKungAdder27bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder27bit is unknown!

=== NR_3_29 ===

   Number of wires:                146
   Number of wire bits:            207
   Number of public wires:         146
   Number of public wire bits:     207
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                116
     AndGate                        87
     FullAdder                      26
     HalfAdder                       2
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== NR_1_4 ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     AND2x2_ASAP7_75t_R              4

   Chip area for module '\NR_1_4': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_5_1 ===

   Number of wires:                  3
   Number of wire bits:             11
   Number of public wires:           3
   Number of public wire bits:      11
   Number of ports:                  3
   Number of port bits:             11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AND2x2_ASAP7_75t_R              5

   Chip area for module '\NR_5_1': 0.437400
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder12bit ===

   Number of wires:                 63
   Number of wire bits:             97
   Number of public wires:          63
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     BitwisePG                      12
     BlackCell                       7
     GrayCell                       11
     XorGate                        11

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_4_1 ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     AND2x2_ASAP7_75t_R              4

   Chip area for module '\NR_4_1': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_13_2 ===

   Number of wires:                 29
   Number of wire bits:             56
   Number of public wires:          29
   Number of public wire bits:      56
   Number of ports:                  3
   Number of port bits:             30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     AndGate                        26
     unsignedBrentKungAdder12bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder12bit is unknown!

=== NR_1_2 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_1_2': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder22bit ===

   Number of wires:                119
   Number of wire bits:            183
   Number of public wires:         119
   Number of public wire bits:     183
   Number of ports:                  3
   Number of port bits:             67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     BitwisePG                      22
     BlackCell                      15
     GrayCell                       21
     XorGate                        21

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_6_15 ===

   Number of wires:                205
   Number of wire bits:            244
   Number of public wires:         205
   Number of public wire bits:     244
   Number of ports:                  3
   Number of port bits:             42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                147
     AndGate                        90
     FullAdder                      51
     HalfAdder                       5
     unsignedBrentKungAdder19bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder19bit is unknown!

=== unsignedBrentKungAdder32bit ===

   Number of wires:                181
   Number of wire bits:            275
   Number of public wires:         181
   Number of public wire bits:     275
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                120
     BitwisePG                      32
     BlackCell                      26
     GrayCell                       31
     XorGate                        31

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_4_4 ===

   Number of wires:                 31
   Number of wire bits:             44
   Number of public wires:          31
   Number of public wire bits:      44
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     AndGate                        16
     FullAdder                       3
     HalfAdder                       3
     unsignedBrentKungAdder6bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== NR_1_5 ===

   Number of wires:                  3
   Number of wire bits:             11
   Number of public wires:           3
   Number of public wire bits:      11
   Number of ports:                  3
   Number of port bits:             11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AND2x2_ASAP7_75t_R              5

   Chip area for module '\NR_1_5': 0.437400
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_5_24 ===

   Number of wires:                261
   Number of wire bits:            316
   Number of public wires:         261
   Number of public wire bits:     316
   Number of ports:                  3
   Number of port bits:             58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                190
     AndGate                       120
     FullAdder                      65
     HalfAdder                       4
     unsignedBrentKungAdder27bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder27bit is unknown!

=== NR_1_3 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     AND2x2_ASAP7_75t_R              3

   Chip area for module '\NR_1_3': 0.262440
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_2 ===

   Number of wires:                  7
   Number of wire bits:             12
   Number of public wires:           7
   Number of public wire bits:      12
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AndGate                         4
     unsignedBrentKungAdder1bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder1bit is unknown!

=== unsignedBrentKungAdder1bit ===

   Number of wires:                  3
   Number of wire bits:              4
   Number of public wires:           3
   Number of public wire bits:       4
   Number of ports:                  3
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\unsignedBrentKungAdder1bit': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_21_3 ===

   Number of wires:                106
   Number of wire bits:            151
   Number of public wires:         106
   Number of public wire bits:     151
   Number of ports:                  3
   Number of port bits:             48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     AndGate                        63
     FullAdder                      18
     HalfAdder                       2
     unsignedBrentKungAdder22bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder22bit is unknown!

=== unsignedBrentKungAdder19bit ===

   Number of wires:                101
   Number of wire bits:            156
   Number of public wires:         101
   Number of public wire bits:     156
   Number of ports:                  3
   Number of port bits:             58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     BitwisePG                      19
     BlackCell                      12
     GrayCell                       18
     XorGate                        18

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_2_13 ===

   Number of wires:                 29
   Number of wire bits:             56
   Number of public wires:          29
   Number of public wire bits:      56
   Number of ports:                  3
   Number of port bits:             30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     AndGate                        26
     unsignedBrentKungAdder12bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder12bit is unknown!

=== NR_5_4 ===

   Number of wires:                 39
   Number of wire bits:             54
   Number of public wires:          39
   Number of public wire bits:      54
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     AndGate                        20
     FullAdder                       5
     HalfAdder                       3
     unsignedBrentKungAdder7bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder7bit is unknown!

=== NR_29_3 ===

   Number of wires:                146
   Number of wire bits:            207
   Number of public wires:         146
   Number of public wire bits:     207
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                116
     AndGate                        87
     FullAdder                      26
     HalfAdder                       2
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== NR_9_2 ===

   Number of wires:                 21
   Number of wire bits:             40
   Number of public wires:          21
   Number of public wire bits:      40
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     AndGate                        18
     unsignedBrentKungAdder8bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== customAdder6_0 ===

   Number of wires:                  3
   Number of wire bits:             19
   Number of public wires:           3
   Number of public wire bits:      19
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== NR_5_5 ===

   Number of wires:                 52
   Number of wire bits:             69
   Number of public wires:          52
   Number of public wire bits:      69
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     AndGate                        25
     FullAdder                       8
     HalfAdder                       4
     unsignedBrentKungAdder8bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== NR_15_6 ===

   Number of wires:                205
   Number of wire bits:            244
   Number of public wires:         205
   Number of public wire bits:     244
   Number of ports:                  3
   Number of port bits:             42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                147
     AndGate                        90
     FullAdder                      51
     HalfAdder                       5
     unsignedBrentKungAdder19bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder19bit is unknown!

=== NR_2_11 ===

   Number of wires:                 25
   Number of wire bits:             48
   Number of public wires:          25
   Number of public wire bits:      48
   Number of ports:                  3
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     AndGate                        22
     unsignedBrentKungAdder10bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder10bit is unknown!

=== NR_11_2 ===

   Number of wires:                 25
   Number of wire bits:             48
   Number of public wires:          25
   Number of public wire bits:      48
   Number of ports:                  3
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     AndGate                        22
     unsignedBrentKungAdder10bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder10bit is unknown!

=== NR_3_3 ===

   Number of wires:                 16
   Number of wire bits:             25
   Number of public wires:          16
   Number of public wire bits:      25
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     AndGate                         9
     HalfAdder                       2
     unsignedBrentKungAdder4bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== NR_2_9 ===

   Number of wires:                 21
   Number of wire bits:             40
   Number of public wires:          21
   Number of public wire bits:      40
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     AndGate                        18
     unsignedBrentKungAdder8bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== NR_4_5 ===

   Number of wires:                 39
   Number of wire bits:             54
   Number of public wires:          39
   Number of public wire bits:      54
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     AndGate                        20
     FullAdder                       5
     HalfAdder                       3
     unsignedBrentKungAdder7bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder7bit is unknown!

=== design hierarchy ===

   multiplier32bit_12                1
     NR_29_3                         1
       AndGate                      87
       FullAdder                    26
       HalfAdder                     2
       unsignedBrentKungAdder30bit      1
         BitwisePG                  30
         BlackCell                  22
         GrayCell                   29
         XorGate                    29
     NR_3_29                         1
       AndGate                      87
       FullAdder                    26
       HalfAdder                     2
       unsignedBrentKungAdder30bit      1
         BitwisePG                  30
         BlackCell                  22
         GrayCell                   29
         XorGate                    29
     customAdder32_0                 1
       unsignedBrentKungAdder32bit      1
         BitwisePG                  32
         BlackCell                  26
         GrayCell                   31
         XorGate                    31
     customAdder35_2                 1
       unsignedBrentKungAdder35bit      1
         BitwisePG                  35
         BlackCell                  27
         GrayCell                   34
         XorGate                    34
     rr_29x29_8                      1
       NR_24_5                       1
         AndGate                   120
         FullAdder                  65
         HalfAdder                   4
         unsignedBrentKungAdder27bit      1
           BitwisePG                27
           BlackCell                19
           GrayCell                 26
           XorGate                  26
       NR_5_24                       1
         AndGate                   120
         FullAdder                  65
         HalfAdder                   4
         unsignedBrentKungAdder27bit      1
           BitwisePG                27
           BlackCell                19
           GrayCell                 26
           XorGate                  26
       customAdder29_0               1
         unsignedBrentKungAdder29bit      1
           BitwisePG                29
           BlackCell                21
           GrayCell                 28
           XorGate                  28
       customAdder34_4               1
         unsignedBrentKungAdder34bit      1
           BitwisePG                34
           BlackCell                27
           GrayCell                 33
           XorGate                  33
       rr_24x24_20                   1
         NR_21_3                     1
           AndGate                  63
           FullAdder                18
           HalfAdder                 2
           unsignedBrentKungAdder22bit      1
             BitwisePG              22
             BlackCell              15
             GrayCell               21
             XorGate                21
         NR_3_21                     1
           AndGate                  63
           FullAdder                18
           HalfAdder                 2
           unsignedBrentKungAdder22bit      1
             BitwisePG              22
             BlackCell              15
             GrayCell               21
             XorGate                21
         NR_3_3                      1
           AndGate                   9
           HalfAdder                 2
           unsignedBrentKungAdder4bit      1
             BitwisePG               4
             BlackCell               1
             GrayCell                3
             XorGate                 3
         customAdder24_0             1
           unsignedBrentKungAdder24bit      1
             BitwisePG              24
             BlackCell              18
             GrayCell               23
             XorGate                23
         customAdder27_2             1
           unsignedBrentKungAdder27bit      1
             BitwisePG              27
             BlackCell              19
             GrayCell               26
             XorGate                26
         rr_21x21_24                 1
           NR_15_6                   1
             AndGate                90
             FullAdder              51
             HalfAdder               5
             unsignedBrentKungAdder19bit      1
               BitwisePG            19
               BlackCell            12
               GrayCell             18
               XorGate              18
           NR_6_15                   1
             AndGate                90
             FullAdder              51
             HalfAdder               5
             unsignedBrentKungAdder19bit      1
               BitwisePG            19
               BlackCell            12
               GrayCell             18
               XorGate              18
           customAdder21_0           1
             unsignedBrentKungAdder21bit      1
               BitwisePG            21
               BlackCell            14
               GrayCell             20
               XorGate              20
           customAdder36_14          1
             unsignedBrentKungAdder36bit      1
               BitwisePG            36
               BlackCell            29
               GrayCell             35
               XorGate              35
           rr_15x15_25               1
             NR_13_2                 1
               AndGate              26
               unsignedBrentKungAdder12bit      1
                 BitwisePG          12
                 BlackCell           7
                 GrayCell           11
                 XorGate            11
             NR_2_13                 1
               AndGate              26
               unsignedBrentKungAdder12bit      1
                 BitwisePG          12
                 BlackCell           7
                 GrayCell           11
                 XorGate            11
             NR_2_2                  1
               AndGate               4
               unsignedBrentKungAdder1bit      1
             customAdder15_0         1
               unsignedBrentKungAdder15bit      1
                 BitwisePG          15
                 BlackCell           8
                 GrayCell           14
                 XorGate            14
             customAdder28_12        1
               unsignedBrentKungAdder28bit      1
                 BitwisePG          28
                 BlackCell          21
                 GrayCell           27
                 XorGate            27
             rr_13x13_26             1
               NR_11_2               1
                 AndGate            22
                 unsignedBrentKungAdder10bit      1
                   BitwisePG        10
                   BlackCell         5
                   GrayCell          9
                   XorGate           9
               NR_2_11               1
                 AndGate            22
                 unsignedBrentKungAdder10bit      1
                   BitwisePG        10
                   BlackCell         5
                   GrayCell          9
                   XorGate           9
               NR_2_2                1
                 AndGate             4
                 unsignedBrentKungAdder1bit      1
               customAdder13_0       1
                 unsignedBrentKungAdder13bit      1
                   BitwisePG        13
                   BlackCell         7
                   GrayCell         12
                   XorGate          12
               customAdder24_10      1
                 unsignedBrentKungAdder24bit      1
                   BitwisePG        24
                   BlackCell        18
                   GrayCell         23
                   XorGate          23
               rr_11x11_27           1
                 NR_2_2              1
                   AndGate           4
                   unsignedBrentKungAdder1bit      1
                 NR_2_9              1
                   AndGate          18
                   unsignedBrentKungAdder8bit      1
                     BitwisePG       8
                     BlackCell       4
                     GrayCell        7
                     XorGate         7
                 NR_9_2              1
                   AndGate          18
                   unsignedBrentKungAdder8bit      1
                     BitwisePG       8
                     BlackCell       4
                     GrayCell        7
                     XorGate         7
                 customAdder11_0      1
                   unsignedBrentKungAdder11bit      1
                     BitwisePG      11
                     BlackCell       5
                     GrayCell       10
                     XorGate        10
                 customAdder20_8      1
                   unsignedBrentKungAdder20bit      1
                     BitwisePG      20
                     BlackCell      14
                     GrayCell       19
                     XorGate        19
                 rr_9x9_28           1
                   NR_4_5            1
                     AndGate        20
                     FullAdder       5
                     HalfAdder       3
                     unsignedBrentKungAdder7bit      1
                       BitwisePG      7
                       BlackCell      2
                       GrayCell      6
                       XorGate       6
                   NR_5_4            1
                     AndGate        20
                     FullAdder       5
                     HalfAdder       3
                     unsignedBrentKungAdder7bit      1
                       BitwisePG      7
                       BlackCell      2
                       GrayCell      6
                       XorGate       6
                   NR_5_5            1
                     AndGate        25
                     FullAdder       8
                     HalfAdder       4
                     unsignedBrentKungAdder8bit      1
                       BitwisePG      8
                       BlackCell      4
                       GrayCell      7
                       XorGate       7
                   customAdder14_4      1
                     unsignedBrentKungAdder14bit      1
                       BitwisePG     14
                       BlackCell      8
                       GrayCell     13
                       XorGate      13
                   customAdder9_0      1
                     unsignedBrentKungAdder9bit      1
                       BitwisePG      9
                       BlackCell      4
                       GrayCell      8
                       XorGate       8
                   rr_4x4_32         1
                     NR_1_1          1
                     NR_1_3          1
                     NR_3_1          1
                     NR_3_3          1
                       AndGate       9
                       HalfAdder      2
                       unsignedBrentKungAdder4bit      1
                         BitwisePG      4
                         BlackCell      1
                         GrayCell      3
                         XorGate      3
                     customAdder3_0      1
                       unsignedBrentKungAdder3bit      1
                         BitwisePG      3
                         GrayCell      2
                         XorGate      2
                     customAdder4_0      1
                       unsignedBrentKungAdder4bit      1
                         BitwisePG      4
                         BlackCell      1
                         GrayCell      3
                         XorGate      3
           rr_6x6_48                 1
             NR_1_1                  1
             NR_1_5                  1
             NR_5_1                  1
             customAdder5_0          1
               unsignedBrentKungAdder5bit      1
                 BitwisePG           5
                 BlackCell           1
                 GrayCell            4
                 XorGate             4
             customAdder6_0          1
               unsignedBrentKungAdder6bit      1
                 BitwisePG           6
                 BlackCell           2
                 GrayCell            5
                 XorGate             5
             rr_5x5_52               1
               NR_1_1                1
               NR_1_4                1
               NR_4_1                1
               NR_4_4                1
                 AndGate            16
                 FullAdder           3
                 HalfAdder           3
                 unsignedBrentKungAdder6bit      1
                   BitwisePG         6
                   BlackCell         2
                   GrayCell          5
                   XorGate           5
               customAdder4_0        1
                 unsignedBrentKungAdder4bit      1
                   BitwisePG         4
                   BlackCell         1
                   GrayCell          3
                   XorGate           3
               customAdder5_0        1
                 unsignedBrentKungAdder5bit      1
                   BitwisePG         5
                   BlackCell         1
                   GrayCell          4
                   XorGate           4
       rr_5x5_9                      1
         NR_1_1                      1
         NR_1_4                      1
         NR_4_1                      1
         customAdder4_0              1
           unsignedBrentKungAdder4bit      1
             BitwisePG               4
             BlackCell               1
             GrayCell                3
             XorGate                 3
         customAdder9_4              1
           unsignedBrentKungAdder9bit      1
             BitwisePG               9
             BlackCell               4
             GrayCell                8
             XorGate                 8
         rr_4x4_10                   1
           NR_1_1                    1
           NR_1_3                    1
           NR_3_1                    1
           NR_3_3                    1
             AndGate                 9
             HalfAdder               2
             unsignedBrentKungAdder4bit      1
               BitwisePG             4
               BlackCell             1
               GrayCell              3
               XorGate               3
           customAdder3_0            1
             unsignedBrentKungAdder3bit      1
               BitwisePG             3
               GrayCell              2
               XorGate               2
           customAdder7_3            1
             unsignedBrentKungAdder7bit      1
               BitwisePG             7
               BlackCell             2
               GrayCell              6
               XorGate               6
     rr_3x3_1                        1
       NR_1_1                        1
       NR_1_2                        1
       NR_2_1                        1
       NR_2_2                        1
         AndGate                     4
         unsignedBrentKungAdder1bit      1
       customAdder2_0                1
         unsignedBrentKungAdder2bit      1
           BitwisePG                 2
           GrayCell                  1
           XorGate                   1
       customAdder3_0                1
         unsignedBrentKungAdder3bit      1
           BitwisePG                 3
           GrayCell                  2
           XorGate                   2

   Number of wires:              22537
   Number of wire bits:          28966
   Number of public wires:       22537
   Number of public wire bits:   28966
   Number of ports:              16271
   Number of port bits:          20895
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6200
     AND2x2_ASAP7_75t_R           2256
     AO21x1_ASAP7_75t_R           1134
     MAJx2_ASAP7_75t_R             341
     NAND3xp33_ASAP7_75t_R         341
     NOR3xp33_ASAP7_75t_R          341
     OAI21xp33_ASAP7_75t_R         341
     XOR2xp5_ASAP7_75t_R          1446

   Chip area for top module '\multiplier32bit_12': 605.624040
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.56e-04   1.95e-04   6.07e-07   3.51e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.56e-04   1.95e-04   6.07e-07   3.51e-04 100.0%
                          44.4%      55.4%       0.2%
Startpoint: B[0] (input port clocked by clk)
Endpoint: P[55] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
 158.74  158.74 v B[0] (in)
  78.05  236.79 v M4/M4/M4/M2/uut5/_0_/Y (AND2x2_ASAP7_75t_R)
  35.88  272.67 v M4/M4/M4/M2/uut91/_2_/Y (MAJx2_ASAP7_75t_R)
  32.70  305.36 ^ M4/M4/M4/M2/uut91/_5_/Y (OAI21xp33_ASAP7_75t_R)
  35.17  340.53 ^ M4/M4/M4/M2/uut116/_2_/Y (MAJx2_ASAP7_75t_R)
  26.10  366.62 v M4/M4/M4/M2/uut116/_5_/Y (OAI21xp33_ASAP7_75t_R)
  38.05  404.67 v M4/M4/M4/M2/uut132/_2_/Y (MAJx2_ASAP7_75t_R)
  26.90  431.57 ^ M4/M4/M4/M2/uut132/_5_/Y (OAI21xp33_ASAP7_75t_R)
  42.41  473.98 ^ M4/M4/M4/M2/uut146/uut4/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  29.46  503.44 ^ M4/M4/M4/M2/uut146/uut21/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  22.46  525.89 ^ M4/M4/M4/M2/uut146/uut36/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.86  557.76 ^ M4/M4/M4/M2/uut146/uut54/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  27.68  585.44 v M4/M4/M4/adder1/adder_module/uut7/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  29.52  614.96 v M4/M4/M4/adder1/adder_module/uut24/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.53  634.49 v M4/M4/M4/adder1/adder_module/uut32/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.10  665.59 v M4/M4/M4/adder1/adder_module/uut36/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.35  694.94 v M4/M4/M4/adder1/adder_module/uut42/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.00  718.95 v M4/M4/M4/adder1/adder_module/uut49/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.10  743.05 v M4/M4/M4/adder1/adder_module/uut65/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.26  773.31 v M4/M4/M4/adder2/adder_module/uut11/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.78  804.09 v M4/M4/M4/adder2/adder_module/uut41/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  30.72  834.81 v M4/M4/M4/adder2/adder_module/uut36/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.14  859.94 v M4/M4/M4/adder2/adder_module/uut83/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.46  888.40 v M4/M4/M4/adder2/adder_module/uut42/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.42  914.82 v M4/M4/M4/adder2/adder_module/uut57/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.27  936.08 v M4/M4/M4/adder2/adder_module/uut64/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  32.94  969.02 v M4/M4/M4/adder2/adder_module/uut67/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  34.35 1003.37 v M4/M4/M4/adder2/adder_module/uut70/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.44 1033.81 v M4/M4/M4/adder2/adder_module/uut73/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.35 1061.16 v M4/M4/M4/adder2/adder_module/uut81/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.12 1084.28 ^ M4/M4/M4/adder2/adder_module/uut129/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.03 1123.30 ^ M4/M4/adder2/adder_module/uut15/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.55 1149.85 ^ M4/M4/adder2/adder_module/uut34/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.17 1170.02 ^ M4/M4/adder2/adder_module/uut43/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.72 1188.74 ^ M4/M4/adder2/adder_module/uut47/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  28.37 1217.10 ^ M4/M4/adder2/adder_module/uut49/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.69 1242.79 ^ M4/M4/adder2/adder_module/uut56/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.83 1263.62 ^ M4/M4/adder2/adder_module/uut67/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.61 1294.23 ^ M4/M4/adder2/adder_module/uut90/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.13 1333.36 ^ M4/adder2/adder_module/uut16/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  34.97 1368.33 ^ M4/adder2/adder_module/uut37/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.91 1388.24 ^ M4/adder2/adder_module/uut52/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  21.66 1409.90 ^ M4/adder2/adder_module/uut55/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.32 1430.22 ^ M4/adder2/adder_module/uut61/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.77 1456.99 ^ M4/adder2/adder_module/uut66/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.27 1484.26 ^ M4/adder2/adder_module/uut69/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.15 1508.42 ^ M4/adder2/adder_module/uut76/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.78 1529.19 ^ M4/adder2/adder_module/uut92/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.61 1559.80 ^ M4/adder2/adder_module/uut124/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.31 1599.11 ^ adder2/adder_module/uut26/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  44.06 1643.17 ^ adder2/adder_module/uut121/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1643.17 ^ P[55] (out)
        1643.17   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1643.17   data arrival time
---------------------------------------------------------
        8356.83   slack (MET)


