{"Source Block": ["oh/emesh/dv/ememory.v@73:83@HdlStmAssign", "\n   //Pushback Circuit (pass through problems?)\n   assign wait_out = access_in & wait_in;\n   \n   //Address-in (shifted by three bits, 64 bit wide memory)\n   assign addr[MAW-1:0] = dstaddr_in[MAW+2:3];     \n\n   //Data-in (hardoded width)\n   assign din[63:0] =(datamode_in[1:0]==2'b11) ? {srcaddr_in[31:0],data_in[31:0]}:\n\t\t                                 {data_in[31:0],data_in[31:0]};\n   //Write mask\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[78, "   assign  data_align[DW-1:0] = (datamode_in[1:0]==2'b00) ? {(4){data_in[7:0]}}  :\n"], [78, "\t\t\t\t(datamode_in[1:0]==2'b01) ? {(2){data_in[15:0]}} :\t\t\t\t\t\t\n"], [78, " \t\t\t                                    data_in[31:0];\n"]]}}