Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec 26 15:30:21 2022
| Host         : DESKTOP-CTM6DMJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_dec_wrapper_control_sets_placed.rpt
| Design       : design_dec_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   143 |
|    Minimum number of control sets                        |   143 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   226 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   143 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    20 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |   108 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             109 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             174 |           72 |
| Yes          | No                    | No                     |            5924 |         2150 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              55 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                                           Enable Signal                                                                          |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |         2.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/control_s_axi_U/rdata[31]_i_2_n_0                                                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_dec_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/control_s_axi_U/aw_hs                                                                                                             |                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/reg_4533[7]_i_1_n_0                                                                                                               |                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/reg_4538[7]_i_1_n_0                                                                                                               |                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state4                                                                                                                  |                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state7                                                                                                                  |                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/reg_4522[7]_i_1_n_0                                                                                                               |                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/reg_4509[7]_i_1_n_0                                                                                                               |                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state3                                                                                                                  |                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/reg_4515[7]_i_1_n_0                                                                                                               |                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state5                                                                                                                  |                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state2                                                                                                                  |                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state6                                                                                                                  |                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state10                                                                                                                 |                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state15                                                                                                                 |                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/reg_4527[7]_i_1_n_0                                                                                                               |                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state14                                                                                                                 |                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/p_0_in0_out__1[8]                                                                                          |                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state21                                                                                                                 |                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/p_0_in0_out__1[0]                                                                                          |                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/p_0_in0_out__1[16]                                                                                         |                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/reg_4509117_out                                                                                                                   |                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/p_0_in0_out__1[24]                                                                                         |                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_pt/p_0_in0_out[8]                                                                                             |                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_pt/p_0_in0_out[16]                                                                                            |                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_pt/p_0_in0_out[24]                                                                                            |                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_pt/p_0_in0_out[0]                                                                                             |                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state78                                                                                                                 |                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_skey/p_0_in0_out__0[8]                                                                                        |                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state86                                                                                                                 |                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_skey/p_0_in0_out__0[24]                                                                                       |                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_skey/p_0_in0_out__0[0]                                                                                        |                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_skey/p_0_in0_out__0[16]                                                                                       |                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state33                                                                                                                 |                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state74                                                                                                                 |                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                         |                6 |             17 |         2.83 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                         |                7 |             20 |         2.86 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state9                                                                                                                  |                                                                                                                                                         |               11 |             20 |         1.82 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state13                                                                                                                 |                                                                                                                                                         |               10 |             23 |         2.30 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state31                                                                                                                 |                                                                                                                                                         |                6 |             24 |         4.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state28                                                                                                                 |                                                                                                                                                         |                5 |             24 |         4.80 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state34                                                                                                                 |                                                                                                                                                         |                6 |             24 |         4.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state18                                                                                                                 |                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state27                                                                                                                 |                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state30                                                                                                                 |                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state24                                                                                                                 |                                                                                                                                                         |               11 |             26 |         2.36 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/control_s_axi_U/rdata[31]_i_2_n_0                                                                                                 | design_dec_i/clefia_dec_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                        |                7 |             26 |         3.71 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                7 |             28 |         4.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |                7 |             28 |         4.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                         |                8 |             28 |         3.50 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |                7 |             28 |         4.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state16                                                                                                                 |                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_skey/int_skey_ce1                                                                                             |                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state88                                                                                                                 |                                                                                                                                                         |               16 |             32 |         2.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_pt/ar_hs                                                                                                      |                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/int_ct_ce1                                                                                                 |                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/E[0]                                                                                                       |                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_skey/E[0]                                                                                                     |                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state37                                                                                                                 |                                                                                                                                                         |               13 |             32 |         2.46 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state45                                                                                                                 |                                                                                                                                                         |               19 |             32 |         1.68 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state12                                                                                                                 |                                                                                                                                                         |               11 |             33 |         3.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state66                                                                                                                 |                                                                                                                                                         |               18 |             35 |         1.94 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state54                                                                                                                 |                                                                                                                                                         |               24 |             40 |         1.67 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state32                                                                                                                 |                                                                                                                                                         |                7 |             41 |         5.86 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state39                                                                                                                 |                                                                                                                                                         |               22 |             41 |         1.86 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state20                                                                                                                 |                                                                                                                                                         |                9 |             41 |         4.56 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                         |                8 |             45 |         5.62 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |                9 |             45 |         5.00 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state62                                                                                                                 |                                                                                                                                                         |               18 |             48 |         2.67 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state43                                                                                                                 |                                                                                                                                                         |               21 |             48 |         2.29 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state58                                                                                                                 |                                                                                                                                                         |               21 |             48 |         2.29 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state29                                                                                                                 |                                                                                                                                                         |                9 |             50 |         5.56 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state70                                                                                                                 |                                                                                                                                                         |               24 |             51 |         2.12 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state26                                                                                                                 |                                                                                                                                                         |               12 |             53 |         4.42 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state84                                                                                                                 |                                                                                                                                                         |               36 |             56 |         1.56 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state22                                                                                                                 |                                                                                                                                                         |               18 |             57 |         3.17 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state17                                                                                                                 |                                                                                                                                                         |               13 |             58 |         4.46 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state46                                                                                                                 |                                                                                                                                                         |               17 |             62 |         3.65 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state35                                                                                                                 |                                                                                                                                                         |               15 |             62 |         4.13 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state23                                                                                                                 |                                                                                                                                                         |               13 |             62 |         4.77 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state80                                                                                                                 |                                                                                                                                                         |               40 |             64 |         1.60 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state72                                                                                                                 |                                                                                                                                                         |               42 |             64 |         1.52 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state81                                                                                                                 |                                                                                                                                                         |               33 |             64 |         1.94 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state73                                                                                                                 |                                                                                                                                                         |               35 |             64 |         1.83 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state87                                                                                                                 |                                                                                                                                                         |               18 |             64 |         3.56 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state53                                                                                                                 |                                                                                                                                                         |               37 |             64 |         1.73 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state77                                                                                                                 |                                                                                                                                                         |               30 |             64 |         2.13 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state65                                                                                                                 |                                                                                                                                                         |               35 |             64 |         1.83 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state41                                                                                                                 |                                                                                                                                                         |               21 |             66 |         3.14 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state11                                                                                                                 |                                                                                                                                                         |               22 |             67 |         3.05 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state19                                                                                                                 |                                                                                                                                                         |               21 |             71 |         3.38 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state40                                                                                                                 |                                                                                                                                                         |               29 |             73 |         2.52 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state8                                                                                                                  |                                                                                                                                                         |               29 |             77 |         2.66 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state25                                                                                                                 |                                                                                                                                                         |               18 |             78 |         4.33 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state36                                                                                                                 |                                                                                                                                                         |               30 |             79 |         2.63 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state76                                                                                                                 |                                                                                                                                                         |               49 |             80 |         1.63 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state69                                                                                                                 |                                                                                                                                                         |               39 |             80 |         2.05 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state61                                                                                                                 |                                                                                                                                                         |               35 |             80 |         2.29 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state48                                                                                                                 |                                                                                                                                                         |               31 |             80 |         2.58 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state57                                                                                                                 |                                                                                                                                                         |               44 |             80 |         1.82 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state49                                                                                                                 |                                                                                                                                                         |               39 |             88 |         2.26 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state85                                                                                                                 |                                                                                                                                                         |               29 |             88 |         3.03 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state42                                                                                                                 |                                                                                                                                                         |               42 |             95 |         2.26 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state71                                                                                                                 |                                                                                                                                                         |               22 |             96 |         4.36 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state50                                                                                                                 |                                                                                                                                                         |               25 |             96 |         3.84 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state75                                                                                                                 |                                                                                                                                                         |               22 |             96 |         4.36 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state64                                                                                                                 |                                                                                                                                                         |               52 |             96 |         1.85 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state79                                                                                                                 |                                                                                                                                                         |               20 |             96 |         4.80 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state55                                                                                                                 |                                                                                                                                                         |               20 |             96 |         4.80 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state83                                                                                                                 |                                                                                                                                                         |               18 |             96 |         5.33 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state67                                                                                                                 |                                                                                                                                                         |               27 |            104 |         3.85 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state51                                                                                                                 |                                                                                                                                                         |               28 |            104 |         3.71 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                                         |               34 |            110 |         3.24 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state63                                                                                                                 |                                                                                                                                                         |               29 |            112 |         3.86 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state59                                                                                                                 |                                                                                                                                                         |               34 |            112 |         3.29 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state38                                                                                                                 |                                                                                                                                                         |               40 |            116 |         2.90 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state44                                                                                                                 |                                                                                                                                                         |               40 |            118 |         2.95 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state60                                                                                                                 |                                                                                                                                                         |               59 |            128 |         2.17 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state68                                                                                                                 |                                                                                                                                                         |               53 |            129 |         2.43 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state56                                                                                                                 |                                                                                                                                                         |               66 |            144 |         2.18 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_dec_i/clefia_dec_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                             |               61 |            152 |         2.49 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state47                                                                                                                 |                                                                                                                                                         |               52 |            192 |         3.69 |
|  design_dec_i/processing_system7_0/inst/FCLK_CLK0 | design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state52                                                                                                                 |                                                                                                                                                         |              124 |            381 |         3.07 |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


