Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\DE1_SoC_Audio\hps_fpga.qsys --block-symbol-file --output-directory=C:\DE1_SoC_Audio\hps_fpga --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1_SoC_Audio/hps_fpga.qsys
Progress: Reading input file
Progress: Adding audio [altera_avalon_pio 15.0]
Progress: Parameterizing module audio
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding config_audio [altera_avalon_pio 15.0]
Progress: Parameterizing module config_audio
Progress: Adding fifo_empty [altera_avalon_pio 15.0]
Progress: Parameterizing module fifo_empty
Progress: Adding fifo_read [altera_avalon_pio 15.0]
Progress: Parameterizing module fifo_read
Progress: Adding hps [altera_hps 15.0]
Progress: Parameterizing module hps
Progress: Adding key [altera_avalon_pio 15.0]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 15.0]
Progress: Parameterizing module led
Progress: Adding play_d [altera_avalon_pio 15.0]
Progress: Parameterizing module play_d
Progress: Adding record_d [altera_avalon_pio 15.0]
Progress: Parameterizing module record_d
Progress: Adding sw [altera_avalon_pio 15.0]
Progress: Parameterizing module sw
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps_fpga.audio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps_fpga.fifo_empty: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps_fpga.hps: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_fpga.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_fpga.hps: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_fpga.hps: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_fpga.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps_fpga.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\DE1_SoC_Audio\hps_fpga.qsys --synthesis=VERILOG --output-directory=C:\DE1_SoC_Audio\hps_fpga\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1_SoC_Audio/hps_fpga.qsys
Progress: Reading input file
Progress: Adding audio [altera_avalon_pio 15.0]
Progress: Parameterizing module audio
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding config_audio [altera_avalon_pio 15.0]
Progress: Parameterizing module config_audio
Progress: Adding fifo_empty [altera_avalon_pio 15.0]
Progress: Parameterizing module fifo_empty
Progress: Adding fifo_read [altera_avalon_pio 15.0]
Progress: Parameterizing module fifo_read
Progress: Adding hps [altera_hps 15.0]
Progress: Parameterizing module hps
Progress: Adding key [altera_avalon_pio 15.0]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 15.0]
Progress: Parameterizing module led
Progress: Adding play_d [altera_avalon_pio 15.0]
Progress: Parameterizing module play_d
Progress: Adding record_d [altera_avalon_pio 15.0]
Progress: Parameterizing module record_d
Progress: Adding sw [altera_avalon_pio 15.0]
Progress: Parameterizing module sw
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps_fpga.audio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps_fpga.fifo_empty: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps_fpga.hps: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_fpga.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_fpga.hps: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_fpga.hps: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_fpga.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps_fpga.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps_fpga: Generating hps_fpga "hps_fpga" for QUARTUS_SYNTH
Info: audio: Starting RTL generation for module 'hps_fpga_audio'
Info: audio:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_fpga_audio --dir=C:/Users/jdani/AppData/Local/Temp/alt6962_7666774501848779391.dir/0001_audio_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/jdani/AppData/Local/Temp/alt6962_7666774501848779391.dir/0001_audio_gen//hps_fpga_audio_component_configuration.pl  --do_build_sim=0  ]
Info: audio: Done RTL generation for module 'hps_fpga_audio'
Info: audio: "hps_fpga" instantiated altera_avalon_pio "audio"
Info: config_audio: Starting RTL generation for module 'hps_fpga_config_audio'
Info: config_audio:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_fpga_config_audio --dir=C:/Users/jdani/AppData/Local/Temp/alt6962_7666774501848779391.dir/0002_config_audio_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/jdani/AppData/Local/Temp/alt6962_7666774501848779391.dir/0002_config_audio_gen//hps_fpga_config_audio_component_configuration.pl  --do_build_sim=0  ]
Info: config_audio: Done RTL generation for module 'hps_fpga_config_audio'
Info: config_audio: "hps_fpga" instantiated altera_avalon_pio "config_audio"
Info: fifo_empty: Starting RTL generation for module 'hps_fpga_fifo_empty'
Info: fifo_empty:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_fpga_fifo_empty --dir=C:/Users/jdani/AppData/Local/Temp/alt6962_7666774501848779391.dir/0003_fifo_empty_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/jdani/AppData/Local/Temp/alt6962_7666774501848779391.dir/0003_fifo_empty_gen//hps_fpga_fifo_empty_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_empty: Done RTL generation for module 'hps_fpga_fifo_empty'
Info: fifo_empty: "hps_fpga" instantiated altera_avalon_pio "fifo_empty"
Info: fifo_read: Starting RTL generation for module 'hps_fpga_fifo_read'
Info: fifo_read:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_fpga_fifo_read --dir=C:/Users/jdani/AppData/Local/Temp/alt6962_7666774501848779391.dir/0004_fifo_read_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/jdani/AppData/Local/Temp/alt6962_7666774501848779391.dir/0004_fifo_read_gen//hps_fpga_fifo_read_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_read: Done RTL generation for module 'hps_fpga_fifo_read'
Info: fifo_read: "hps_fpga" instantiated altera_avalon_pio "fifo_read"
Info: hps: "Running  for module: hps"
Info: hps: HPS Main PLL counter settings: n = 0  m = 73
Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps: "hps_fpga" instantiated altera_hps "hps"
Info: key: Starting RTL generation for module 'hps_fpga_key'
Info: key:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_fpga_key --dir=C:/Users/jdani/AppData/Local/Temp/alt6962_7666774501848779391.dir/0005_key_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/jdani/AppData/Local/Temp/alt6962_7666774501848779391.dir/0005_key_gen//hps_fpga_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'hps_fpga_key'
Info: key: "hps_fpga" instantiated altera_avalon_pio "key"
Info: led: Starting RTL generation for module 'hps_fpga_led'
Info: led:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_fpga_led --dir=C:/Users/jdani/AppData/Local/Temp/alt6962_7666774501848779391.dir/0006_led_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/jdani/AppData/Local/Temp/alt6962_7666774501848779391.dir/0006_led_gen//hps_fpga_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'hps_fpga_led'
Info: led: "hps_fpga" instantiated altera_avalon_pio "led"
Info: sw: Starting RTL generation for module 'hps_fpga_sw'
Info: sw:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_fpga_sw --dir=C:/Users/jdani/AppData/Local/Temp/alt6962_7666774501848779391.dir/0007_sw_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/jdani/AppData/Local/Temp/alt6962_7666774501848779391.dir/0007_sw_gen//hps_fpga_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'hps_fpga_sw'
Info: sw: "hps_fpga" instantiated altera_avalon_pio "sw"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "hps_fpga" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "hps_fpga" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "hps_fpga" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps" instantiated altera_hps_io "hps_io"
Info: key_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "key_s1_translator"
Info: hps_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_h2f_axi_master_agent"
Info: key_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "key_s1_agent"
Info: key_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "key_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_h2f_axi_master_wr_limiter"
Info: Reusing file C:/DE1_SoC_Audio/hps_fpga/synthesis/submodules/altera_avalon_sc_fifo.v
Info: key_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "key_s1_burst_adapter"
Info: Reusing file C:/DE1_SoC_Audio/hps_fpga/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/DE1_SoC_Audio/hps_fpga/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/DE1_SoC_Audio/hps_fpga/synthesis/submodules/altera_merlin_arbitrator.sv
Info: key_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "key_s1_rsp_width_adapter"
Info: Reusing file C:/DE1_SoC_Audio/hps_fpga/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/DE1_SoC_Audio/hps_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/DE1_SoC_Audio/hps_fpga/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/DE1_SoC_Audio/hps_fpga/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: hps_fpga: Done "hps_fpga" with 36 modules, 93 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
