############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_top -name packed_conv_paper "packed_conv_paper"
set_directive_pipeline -II 1 "conv_paper/LOOP_1"
