<HTML>
<HEAD>
   <META HTTP-EQUIV="Content-Type" CONTENT="text/html; ">
   <META NAME="Author" CONTENT="Shabadi">
   <TITLE>Help For Greedy Partial Product Reduction</TITLE>
</HEAD>
<BODY bgcolor="white">

<DL>
<CENTER>
<H1>
Greedy Partial Product Reduction Online Help</H1></CENTER>

<CENTER><B><U><FONT SIZE=+2>How to Run</FONT></U></B></CENTER>
</DL>

<LI>
This program can be used to analyze partial product reduction using the three greedy algorithm 
. Hardware complexity and the details of the generated carry vectors are calculated for the bit width specified.</LI>

<LI>
Delay calculation is made based on the various timing arcs specified for half adder and full adder. The current implementation of the algorithm assumes that the SUM signal delay is equal to or greater than the CARRY signal delay.</LI> 

<LI>
Following are the required timing arcs for full adders.</LI>
 <UL>
<LI>
Delay from A to its Sum output (AtoS)</LI>

<LI>
Delay from A to its Carry output (AtoCout)</LI>

<LI>
Delay from Carry input to its Carry output (CinToCout)</LI>
<LI> Delay from Carry input to its Sum output(CinToS)</LI>
</UL>

<LI>
Following are the required timing arcs for half adders.</LI>
<UL>
<LI>
Delay from A to its Sum output (AtoS)</LI>

<LI>
Delay from A to its Carry output (AtoCout)</LI>
</UL>

<CENTER><B><U><FONT SIZE=+2>Algorithm and Output Table Description</FONT></U></B></CENTER>

<LI>In this algorithm, the reduction of partial product bits is performed by creating a vertical bit slice compressor for 
each column. The size of each VCS is equal to the size of the vertical cross-section of the partial product matrix corresponding to that column.
Each VCS, then compresses the bits in a given column into two final bits, with carries generated at each level. These horizontal 
carries are propagated to the next higher order VCS structure. Finally, these VCS structures are assembled
into an integral structure as shown in the figure below. (Redraw from [1]) </LI>


<BR><CENTER><IMG SRC="VCS.gif"></CENTER><BR>


<LI>After entering the required values in the form, click the
<I>Compute</I> button. This will display a table showing details of the partial product reduction based on the three greedy algorithm.</LI>

<LI>The columns displayed are the following</LI>
<UL>
<LI> Column 1:: <font color="red"> <b>VCS Number </b> </font>:- Vertical Compression Slice Number </LI>
<LI> Column 2:: <font color="red"> <b>Initial #PPs </b> </font>:- Initial Number of partial products</LI>
<LI> Column 3:: <font color="red"> <b>#Carries </b> </font>:- Number of CARRY inputs from previous column </LI>
<LI> Column 4:: <font color="red"> <b>[CDV] </b> </font>:- Delay vector corresponding carries generated from the current VCS </LI>
<LI> Column 5:: <font color="red"> <b>[C,S] </b> </font>:-Final CARRY and final SUM signal delays</LI>
<LI> Column 6:: <font color="red"> <b>#HA </b> </font>:- Number of half adders used </LI>
<LI> Column 7:: <font color="red"> <b>#FA </b> </font>:- Number of full adders used </LI>
<LI> Column 8:: <font color="red"> <b>#Total </b> </font>:- Total number of hardware components used</LI>
</UL>

<CENTER><B><U><FONT SIZE=+2>References</FONT></U></B></CENTER>
<OL>
<LI>V.G. Oklobdzija, D. Villeger, and S.S. Liu, 
“<A href="../../../../../../www.ece.ucdavis.edu/~vojin/CLASSES/EEC280/Web-page/papers/Arithmetic/A%20Method%20for%20speed%20Optimized%20Partial%20product.pdf" target="_blank">A method for speed optimized partial product reduction and 
generation of fast parallel multipliers using an algorithmic approach,</A>” 
<i>Computers, IEEE Transactions</i>,  no. 3 (1996): 294-306.</LI>

<BR>

<LI>P.F. Stelling et al., “<A href="../../../../../../lapwww.epfl.ch/courses/comparith/Papers/9-Multipl-Optim-IEEE-TC-98.pdf" target="_blank">Optimal circuits for parallel multipliers,</A>”
 <i> Computers, IEEE Transactions</i>, no. 3 (1998): 273-285.</LI>
</OL>
<BR>

</BODY>
</HTML>
