async_command_max_parallel_count<8<int<8<<variable to control maximum number of invocations of a parallel async command.>cc_reduce_reset<true<bool<true<<When enabled, if only combinational connections are present in the setup, create reduced reset.xml for CC App>cov_exclude_assumes<false<bool<false<<Excludes assumes in the coverage database.>debug_cc_max_time<1M<string<1M<<Limit debug_cc call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H).>fml_abstract_arithop_with_const<false<bool<false<<Allow abstraction on arithmetic operators with constant operands.>fml_add_fsm_cov_to_fpv<false<bool<false<<Adding fsm Coverage Properties to FPV Task>fml_aep_unique_name<false<bool<false<<Enables creation of unique names for AEP>fml_allow_reverse_cc_path<false<bool<false<<When true, allows reverse structural check, i.e., checks whether path exists from destination to source>fml_auto_abstraction<false<bool<false<<Enable automatic abstraction for design (set prior to loading design).>fml_auto_cleanup_run<false<bool<false<<Clean up run after it finishes. Improves disk usage>fml_auto_clock_mode<false<bool<false<<Enable automatic clock inferencing.>fml_auto_save<default<string<default<{default true false }<Enables automatic checkpoints when check_fv is executed
&apos;default&apos; disables automatic checkpoints, except in the COV app>fml_auto_scale_abs<false<bool<false<<Enables abstraction of complex operators in auto scale flow.>fml_auto_scale_disable_parallel<false<bool<false<<Disables parallel processing in auto scale flow.>fml_auto_scale_reduction<true<bool<true<<Enables model reduction in auto scale flow.>fml_auto_scale_task_count<8<int<8<8 &lt;= val &lt;= 16<The handle to control number of parallel tasks when auto scale flow is enabled.>fml_auto_scale_task_goal<-1<int<-1<<The handle to control maximum number of coverage targets per task when auto scale flow is enabled. Default value of -1 implies that no threshold is set.>fml_bbox_verbose<0<int<0<0 &lt;= val &lt;= 2<Verbosity level for blackboxing>fml_cc_autobbox<false<bool<true<<Enable Fully automatic blackboxing flow (default true). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow.>fml_cc_autobbox_func<false<bool<false<<Enable Fully automatic blackboxing flow (default false) without structural checking (only functional). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow.>fml_cc_autobbox_log<0<int<0<0 &lt;= val &lt;= 3<Auto Black Box logging level0 - No Debug Logs1 - Module level log. cc_modules.txt and cc_bbox_modules.txt are dumped2 - Module and instance level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt and cc_bbox_instancees.txt are dumped3 - Module, instance and signal level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt, cc_bbox_instances.txt and cc_signal.txt are dumped>fml_cc_check_prefix<<string<<<Control the check name in connectivity checks by adding a prefix.
>fml_cc_comb<false<bool<false<<Causes CC to optmize the check for combinitional properties.
the valiable only preserves a proved result. An falsified result may be spurious>fml_cc_composite_trace<false<bool<false<<By default composite trace for connectivity results is off in the CC app tasks.
Setting this variable to true will allow composite trace to be enabled,
but may impact build and trace generation performance for large designs. Default is false.>fml_cc_cov_strip_escape_char<true<bool<true<<Enables the stripping of escape characters from property names.>fml_cc_coverage_analyzer<false<bool<false<<Enables computing coverage analysis for the CC App>fml_cc_enable_csv_based_naming<false<bool<false<<Supports addition of connections having duplicate names across csv files. Updates connection name to &apos;&lt;csv_filename&gt;__&lt;connection_name&gt;&apos; for identification.>fml_cc_exact_struct_check<false<bool<false<<Enable structural check between src-dest based on exact path delay value/range.>fml_cc_overabstract<false<bool<true<<Causes CC checkes to perform to use an over-abstracted model. Default is off
Overabstraction only preserves a connected result. An unconnected result may be spurious>fml_cc_proven_vacuity_status<inconclusive<string<inconclusive<{inconclusive nonvacuous condnonvacuous}<Allows user to configure proven vacuity status on abstracted model.>fml_cc_refclk_on<true<bool<true<<Enables reference clock in connectivity checks (default true). Different clock frequencies and polarities are not considered during structural checking and auto-bbox flow by default. User needs to turn off this optimization to consider different clock frequencies and polarities in the path.>fml_cc_structural_check<path<string<path<{path none full}<Control the structural check in connectivity checks.
   none - switch off the structural traversal.
   full - structural traversal for enable-destination path as well as the source-destination path.
   path - this is default. It will check for the source-destination path connectivity.>fml_cc_verify_rst_path<false<bool<false<<Enable reset path verification.>fml_cleanup_on_exit<true<bool<true<<Cleans up files (those are not needed in next runs) when tool exits. Improves disk usage>fml_cloud<false<bool<false<<Enable Cloud mode for grid>fml_coi_method<scheduled_properties<string<scheduled_properties<{scheduled_properties all_properties}<Limit check_fv to run all or scheduled properties.>fml_coi_reduction<false<bool<false<<Controls whether formal model is built only for cone-of-influence of properties, including constraints.>fml_composite_trace<true<bool<true<<Turns on composite trace generation.>fml_compress_grid_log<true<bool<true<<Reduces verbosity of grid logs to save disk utilization during check_fv.>fml_cond_proven_status_on<off<string<off<{off vacuity witness}<Enables &apos;conditionally proven&apos; property status.
&apos;off&apos; - disabled
&apos;vacuity&apos; - &apos;non_vacuous&apos; vacuity status is required for &apos;proven&apos; overall property status
&apos;witness&apos; - &apos;covered&apos; witness status is required for &apos;proven&apos; overall property status>fml_conflict_check_depth<2<int<2<<Check for conflicting constraints upto a given depth.>fml_conflict_debug_minimal<true<bool<true<<Report small (close to minimal) set of conflicting constraints.>fml_conflict_debug_reset<false<bool<false<<Report list of register names  whose reset state which contribute to conflicting constraints.>fml_cov_alt_hier_file<<string<<<Supplies tool with an alternate path for the hier_file to be procesed when fml_cov_override_db_opt is false and simulation hier file is inaccesible.>fml_cov_cg_consider_weight<false<bool<false<<Consider the weigth specification of coverpoint/cross while extracting goals.
No goals would be extracted for a coverpoint/cross having weight = 0, during covergroup coverage analysis.>fml_cov_cg_enable_per_instance<false<bool<false<<Enable the coverage option &apos;per_instance&apos;, even if this is not set explicitly in the covergroup definition.>fml_cov_enable_branch_cov<false<bool<false<<Enable branch coverage when -cov all is passed.>fml_cov_enable_delay_stmt<true<bool<true<<Enables monitoring of delay stmt in line coverage>fml_cov_enable_enum_in_struct<false<bool<false<<Enable Enums within struct>fml_cov_enable_int_unr<false<bool<false<<Enables intentional unreachable analysis>fml_cov_enable_strict_elfile_mode<false<bool<false<<Enables strict mode dumping of coverage exclusion file>fml_cov_enable_unconst_analysis<false<bool<false<<Enables identifying unreachables even under unconstrained analysis.>fml_cov_exclusion_crossfeed<false<bool<false<<Enables crossfeed of line exclusion data to inline asserts and covers.>fml_cov_fast_active_effort<1<int<1<1 &lt;= val &lt;= 3<Used to specify the active phase effort for FAST mode.>fml_cov_fast_eot_effort<1<int<1<1 &lt;= val &lt;= 3<Used to specify the EOT phase effort for FAST mode.>fml_cov_fast_mode<false<bool<false<<Enables FAST mode in VC-FCA.>fml_cov_fast_mst<0<int<0<0 &lt;= val &lt;= 100000<Used to pass minimum span of trace for FAST mode.>fml_cov_gen_trace<default<string<default<{default on off}<Configures automatic trace generation for covered coverage goals when check_fv is run in FCA App (COV appmode) where a large number of targets can exist. In most FCA App flows like unreachability analysis, the &quot;default&quot; setting disables trace generation for performance considerations. Use the &quot;on&quot; and &quot;off&quot; settings explicitly to enable or disable trace generation for every covered coverage goal respectively.>fml_cov_handle_mismatch<0<int<0<<Enables handling of mismatch in coverage options between simulation and VC-FCA>fml_cov_hier_both<false<bool<false<<To consider -cm_hier file both from input coverage database and that specified with fml_cov_alt_hier_file .>fml_cov_ignore_case_default<false<bool<false<<Ignores case default for line coverage.>fml_cov_int_unr_style<all<string<all<<Specifies the RTL style for doing intentional analysis. Supported values are x-assign/fsm/all>fml_cov_max_targets<-1<int<-1<<The handle to control maximum threshold number of coverage targets. Default value of -1 implies that no threshold is set.>fml_cov_override_db_opt<false<bool<false<<Overrides coverage options from database by user specified ones.>fml_cov_overwrite_waiver<false<bool<false<<When true, disables automatic loading of waiver file in sign off flow.>fml_cov_tgl_fast_rewrite<false<bool<false<<Enables fast rewrite for toggle metric in coverage flow.>fml_cov_tgl_handle_xinit_val<false<bool<false<<Enable a delay of 1 clock cycle while monitoring tgl coverage of sequentials with an &apos;x&apos; value after reset state.>fml_cov_tgl_ignore_reset<false<bool<false<<Causes the application to ignore reset signals during toggle coverage analysis.>fml_cov_tgl_input_port<false<bool<false<<Enables monitoring of toggle coverage of input ports>fml_cov_tgl_legacy_instr<false<bool<false<<Enables legacy mode of toggle coverage instrumentation for complex data types>fml_cov_tgl_only_seq<false<bool<false<<Enables toggle coverage of only sequential in VC-FCA>fml_cov_tgl_signal_legacy_lookup<false<bool<false<<Enable the legacy lookup method for coverage toggle signals.>fml_cov_tgl_unconn_as_unr<false<bool<false<<Used to classify unconnected toggle signals as uncoverable.>fml_cov_tgl_undriven_as_unr<false<bool<false<<Used to classify undriven toggle signals as uncoverable.
By default, undriven toggle signals are reported as covered by the tool.>fml_cov_tgl_x_driven_as_unr<false<bool<false<<Used to classify X driven toggle signals as uncoverable.
By default, X driven toggle signals are reported as covered by the tool.>fml_cov_x_support<false<bool<false<<Enables X-semantic support in Coverage flow.>fml_deadend_check_depth<50<int<50<<Control the max depth for a deadend, that is, do not report deadends of longer length.>fml_deadend_check_max_deadends<20<int<20<<Max number of deadends to search for.>fml_deadend_check_maxcycles<500<int<500<<Control the total number of cycles for which deadend engine is run.>fml_deadend_debug_minimal<true<bool<true<<Report small (close to minimal) of constraints causing deadend.>fml_deadend_debug_reset<false<bool<false<<Report list of register names  which participate in the deadend.>fml_default_task_alias<<string<<<Set the alias name of the default application task.
It can be set for the current default application (FPV, SEQ, COV, CC, AEP, etc.)>fml_defer_property_compile<false<bool<false<<Defer compilation of incremental properties until sim/formal model build (default false).>fml_delay_property_checking<0<int<0<0 &lt;= val &lt;= 1000<Delay property checking for assertions and covers by the specified number of cycles.>fml_delay_property_checking_clock<<string<<<Clock to be used with fml_delay_property_checking. If unspecified, the formal reference clock is used by default.>fml_demote_save_exclusion_severity<false<bool<false<<Demotes the severity of save_cov_exclusion errors.>fml_effort<default<string<default<{default high bug_hunting discovery userorc}<Specifies formal orchestration effort level.>fml_enable_abs<default<string<default<<Enables automatic abstraction.>fml_enable_assume_proof<false<bool<false<<Enables proofs as assumption for subsequent flow.>fml_enable_auto_concurrent<<string<<<If turned on, automatically convert immediate properties of the usage specified to concurrent properties based on the reference clock.
Options are &apos;default&apos;, &apos;all&apos; or a space-separated list of &apos;assert&apos;, &apos;assume&apos;, and/or &apos;cover&apos; such as &apos;assume cover&apos;. &apos;default&apos; is &apos;assert cover&apos;.
Applied globally when the formal model is built.
See &apos;fvedit -concurrent&apos; and &apos;fvedit -immediate_to_concurrent&apos;.>fml_enable_coi_deadcode_check<false<bool<false<<Enables deadcode check in COI coverage analysis>fml_enable_covers_in_prop_density_cov<false<bool<false<<Enables coverage mapping for SV covers for property density>fml_enable_delay_property_checking<false<bool<false<<Enable the fml_delay_property_checking feature. The feature must be enabled at the point when
properties are read/created in order for fml_delay_property_checking to have any effect.>fml_enable_formal_core_cov_bittravs<false<bool<false<<Enables bit level traversal for formal core coverage.>fml_enable_fsm_report_complexity<false<bool<false<<Enables fsm informatipon to be displayed in report_fv_complexity>fml_enable_noskipsimmemmodels<true<bool<true<<Enable support of simon option -noSkipSimMemModels in formal. Must be specified prior to read_file/elaborate.>fml_enable_param_override_in_bind<true<bool<true<<Enables the tool to perform parameter overriding in bind file.>fml_enable_prop_density_cov_map<false<bool<false<<Enables mapping of property density to coverage database>fml_enable_resume<false<bool<false<<Allow checking to resume from where the prior check stopped, when possible.>fml_enable_ret_generic_output<false<bool<false<<Enable UPF_GENERIC_OUTPUT (bitwise) for bind_checker.>fml_enable_signoff_bounded<false<bool<false<<Enables signoff on bounded results.>fml_enable_verbose_depth<false<bool<false<<Enables verbose bounded proof reporting at runtime.>fml_enable_vhdl_aep<false<bool<false<<Enables extraction of AEPs for VHDL designs.>fml_enable_vhdl_bus_checks<false<bool<false<<Enables bus check AEP for VHDL>fml_enable_vhdl_cov<false<bool<false<<Enables instrumentation of coverage for VHDL blocks.>fml_enable_vhdl_fta<false<bool<false<<Enables fta vhdl methodology for analyze/elaborate flow>fml_exit_percentage_limit<100<int<100<0 &lt;= val &lt;= 100<Terminate check_fv after hitting specified percentage convergence.>fml_export_eprediction_data<<string<<<Location to save profiling information.>fml_fca_enable_bad_code_check<false<bool<false<<Allow property filterting using &quot;reason==simplication&quot; which lists trivially uncoverable line and condition goals (found through simple logic rewrite).>fml_formal_core_incremental<true<bool<true<<Enable incremental (bounded) formal core generation.>fml_formal_core_liveness<true<bool<true<<Enable formal core generation on liveness properties.>fml_formal_core_reduced_constraints<true<bool<true<<Enables reduced constraints computation during formal core generation.>fml_formal_core_verbose_level<1<int<1<0 &lt;= val &lt;= 2<Print messages as formal core gets generated.>fml_formal_stability_constraints<true<bool<true<<Enable support of formal stability constraints vs treating as environment stability constraints (default true).>fml_fta_alt_config_dir<<string<<<Specify alternate directory path from where to pick up certitude_config.cer, certitude_hdl_files.cer files.>fml_fta_constraint_check<false<bool<false<<Enable identification of constraints which are in the COI of the faults>fml_fta_enable_cover<false<bool<false<<Honors cover properties in FTA flow.>fml_fta_enable_db_write<false<bool<false<<Enables FTA flow to write to certitudeDB.>fml_fta_enable_vacuity_check<false<bool<false<<Enable vacuity check in FTA>fml_fta_inject_priority<false<bool<false<<Gives precedence to the inject_fault switch specified with read_file and helps to override the certitude_config.cer file with that.>fml_fta_inst_qual<false<bool<false<<Enables instance based fault qualification for FTA>fml_fta_limit_to_cov<false<bool<false<<Enabled faults only in lines where coverage properties are there>fml_fta_move_unneeded_files<false<bool<false<<Move all unnecessary files of FTA to session log directory &lt;session_name&gt;/logs >fml_fta_par_app_high_effort<false<bool<false<<Enable high effort level for parent app run of FTA.>fml_fta_seq_debug<false<bool<false<<Enable FTA SEQ debug mode.>fml_fvassume_constants<true<bool<true<<Build simple constant assumptions into the formal model.
  For performance, simple constant assumptions (e.g., fvassume -expr {signal == 0}) are built directly
  into the model. Set this to false to force such assumptions to be handled as normal solver constraints.>fml_fvlp_qlpac_nlp_compat<false<bool<false<<Make the instance hierarchical name compatible between QLPAC and NLP.>fml_fxp_enable_auto_generate<false<bool<false<<A enabling flag for executing fxp_generate -auto in check_fv if fxp_generate has not been issued before>fml_grid_prefetch_timeout<1H<string<1H<<Timeout for the number of workers to prefetch. Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H).>fml_ignore_latch_retention<true<bool<true<<Ignore latches for retention>fml_import_fvdisable_covmode_task<false<bool<false<<Enables importing disabled coverage goals from parent COV task.>fml_inject_freeinput_fault<false<bool<false<<Enable injection of FreeInput faults.>fml_inject_input_port_fault<false<bool<false<<Enable injection of faults at input port.>fml_inject_stuck_at_x_fault<false<bool<false<<Enable injection of StuckAtX faults.>fml_jobs_alert_threshold<30<int<30<0 &lt;= val &lt;= 100<Threshold to control printing of job alert messages.>fml_license_auto_release<true<bool<true<<Enable automatic license release at the end of check_fv>fml_license_mode<fml_elite<string<fml_fv<{fml_fv fml_ultra fml_base fml_elite}<Formal license mode.>fml_lp_query_no_bit_blasting<false<bool<false<<To convert bit-blasted signals to word-level for retention elements.>fml_lp_query_prefix_top<<string<<<String to be prefixed before the top in the output of lp related query commands.>fml_lp_query_replace_top<<string<<<String to replace top in the output of lp related query commands.>fml_lpcc_enable_check_wo_policy<false<bool<false<<Allow connectivity checks with lpa_type=LPA_CLAMP0_EN/LPA_CLAMP1_EN/LPA_LATCH_EN without any ISO policy association. Isolation sense value is to be interpreted from attributes on the ISO/ELS libcell.>fml_lpcc_max_alt_paths<0<int<0<0 &lt;= val &lt;= 10<Maximum number of alternative paths to consider for LPCC in case of malformed properties.>fml_max_mem<8GB<string<8GB<<Limit formal engines to approximately the specified virtual memory usage.
Units are GB or MB (12GB, 12000MB).>fml_max_proof_depth<-1<int<-1<<Set the specified maximum bounded depth.>fml_max_time<12H<string<12H<<Limit check_fv call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H).>fml_max_time_per_fault<12H<string<12H<<Limit time of exploration of each fault in high effort to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H).>fml_max_trace<1<int<1<<The number of unique counter-examples will be limited to this number for each falsified assertion.>fml_max_worker_per_property<-1<int<-1<<Specify max worker used per property. Use -1 to set unlimited workers.>fml_min_unk<0<int<0<<The call check_fv will terminate after this amount of unknowns being reached.>fml_mode_on<true<bool<false<<Enables formal mode defaults in vc-static.>fml_multi_step_fta_flow<false<bool<false<<Enables fta methodology for analyze/elaborate flow>fml_navigator_conflict_warning<true<bool<true<<Print constraint conflicts warning for extending properties or different input scenarios (default true).>fml_navigator_display_msgid<<string<<<Display the specified message id while in the Navigator as a pop-up when encountered.>fml_navigator_ignore_msgid<<string<<<Ignore the specified message id while in a Navigator task (does not show in pop-up).>fml_new_cc_cov_enable_modelling<false<bool<false<<Enable the new modelling of the signals in the enable expression for compute_cc_cov.>fml_no_trace<false<bool<false<<Turns off trace generation.>fml_orc_bmc_depth_profile<false<bool<false<<Enable tracking BMC depth wrt time.>fml_orc_tactic<prop_check<string<prop_check<<The check_fv call will use the specified orchestration tactic.>fml_progress_time_limit<-1H<string<-1H<<Limit check_fv call to specified unproductive time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H).>fml_proof_architect<false<bool<false<<Enable Proof Architect.>fml_prop_result_timestamp<false<bool<false<<Include a timestamp in PROP_I_RESULT messages from check_fv.>fml_prop_result_verbosity<none<string<changed<{none converged changed}<Verbosity for check_fv PROP_I_RESULT messages: None, property convergences, or all status changes>fml_property_extension_clock<<string<<<Clock override to be used for property extension (default is property clock). This must be a user specified clock signal created with the create_clock command.>fml_property_extension_cycles<0<int<0<0 &lt;= val &lt;= 99<Extend property checking, N cycles for non-converged concurrent safety (non-liveness) properties. (Default 0, no extension). This will apply at the next check_fv for the scheduled properties. Cycles extended are based on the clock of the property.>fml_property_time_limit<-1<string<-1<<Limit check_fv call per property to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H).>fml_qual_fault_in_fcore<false<bool<false<<Enables FTA analysis only inside the formal core>fml_quiet<false<bool<false<<Quiets down the messages coming during formal analysis.>fml_quiet_gui<true<bool<true<<Quiets down the messages coming back from Tanglewood.>fml_quiet_trace<true<bool<true<<Generated counter-examples will do extra analysis to minimize unneeded transitions on inputs.>fml_report_profile_data<false<bool<false<<Report profiling information (CPU time, wall time, and peak memory) at specific steps.
false: Profiling turned off (default).
true: Profiling enabled.>fml_report_user_defined_net<false<bool<false<<>fml_reset_auto_generation<true<bool<true<<Allow auto generation of the initial state at check_fv.>fml_reset_find_driver<false<bool<false<<On create_reset replace the specified net with its (undriven) driving net.>fml_reset_post_save_checking<false<bool<false<<Enable checking of commands that may impact the initial state if issued post sim_save_reset.>fml_reset_property_check<false<bool<false<<Enables property checking during reset state generation (sim_run).
Checks properties in the default COV, FPV, and AEP apps.
The value is applied globally across all tasks.>fml_rma_default<true<bool<true<<Enable rma by default for FPV and FRV app if ultra license or elite license is provided.>fml_session_memory_warn_pct<0<int<0<0 &lt;= val &lt;= 100<Warning threshold of memory usage percentage on local machine
Default is 0% (Inactive)>fml_show_loop_analysis<false<bool<false<<Show combinational loop analysis during formal model creation.>fml_signoff_high_effort_fta_only<false<bool<false<<To only run FTA analysis when running high effort in compute_signoff.>fml_snip_signals_synth<<string<<<Specify design signals to be undriven in the synthesized design.
This must be used prior to design load and can be used for read after write signals.
Names are in the form of modulename:signalname separated by a space.>fml_stop_on_failure<0<int<0<<The number of failures after which check_fv should be stopped.>fml_struct_array_free<false<bool<false<<Treat the struct array operator output as a free variable. By default the presence of a struct array operator will be treated as an error.>fml_sva_assume_to_constants_level<0<int<0<0 &lt;= val &lt;= 2<Consider constant sva assumes as simple constants in the formal model for performance optimization 0 - Old Flow, no optimization - assumptions are handled as normal solver constraints 1 - Perform safety analysis - If all design activity is in the same edge, only then consider this optimization 2 - Bypass safety analysis, assume all constant assumes are intended as constants>fml_svac_bypass_simple<true<bool<true<<By default properties with clocks are compiled using the sva compiler.
  Setting this to true allows simple properties clocked on the posedge of clock to be instrumented directly.
  This allows compatibility with behavior in earlier releases. (default=true)>fml_trace_auto_fsm_state_extraction<true<bool<false<<Turns on trace auto fsm state extraction.>fml_trace_extend_time_limit<30<int<30<<Specify time limit (seconds) for extending trace on view_trace command.
Default 30 seconds, minimum 10 seconds.>fml_trace_reeval_time_limit<30<int<30<<Specify time limit (seconds) for reevaluating trace on view_trace command.
Default 30 seconds, minimum 10 seconds.>fml_track_loc_const_select<false<bool<false<<Track source locations for constant selects.>fml_track_loc_reset<false<bool<false<<Track source locations for reset blocks.>fml_track_loc_reset_cond<false<bool<false<<Track source locations for reset conditions.>fml_use_fast_cc_cov<true<bool<true<<Use the new high performance cc cov flow.>fml_vacuity_on<true<bool<true<<Enables vacuity checking for SVA assertions.>fml_verbose_grid_log<true<bool<true<<Reduces verbosity of grid logs to save disk utilization during check_fv.>fml_waveform_input_delay_percent<0<int<0<0 &lt;= val &lt;= 99<Delay input transitions in trace waveforms, as a percentage of the system clock period>fml_witness_on<false<bool<false<<Enables witness trace generation for SVA assertions.>fml_worker_cpuload_warn_pct<120<int<120<0 &lt;= val &lt;= 1000<Generate a warning if load per core percentage on any worker hosts exceed the given value. Default: 120>fml_worker_memory_warn_pct<98<int<98<0 &lt;= val &lt;= 1000<Generate a warning if used memory percentage on any worker hosts exceed the given value. Default: 98>fml_x_detect_mode<0<int<0<0 &lt;= val &lt;= 2<Specify x-detection mode: 0 for no detection, 1 for all x&apos;s excluding inputs, and 2 for all including inputs.>fml_x_in_waveform<false<bool<false<<Additional option given to dfgsim to show X&apos;s in waveform>fsv_bbox_conn_version<1<int<1<1 &lt;= val &lt;= 2<Controls the version of the connectivity analysis of fsv_blackbox>fsv_bbox_impl_version<1<int<1<1 &lt;= val &lt;= 2<Controls the version of the implementation of the secure blackboxes>fsv_compute_rootcause_auto<false<bool<false<<Compute the rootcause of falsified properties automatically>fsv_max_num_casesplit<10<int<10<0 &lt;= val &lt;= 100<Max number of parallel casesplits>fsv_verbose_level<2<int<2<0 &lt;= val &lt;= 2<Verbosity level for check_fv in FSV app>fta_disable_clk_fault<false<bool<false<<Disables fault in clock logic>fta_infer_cov_status<true<bool<true<<Infers the coverage status of a line which has no fault injected  from the status of the parent block.>fta_seq_dbg_inst<<string<<<Instance(s) to be used for generating checkers for doing observability analysis.>fta_seq_dbg_sub_inst<false<bool<false<<Enables generating checkers for doing observability analysisi at sub instances.>fta_use_fast_rewrite<false<bool<false<<Use fast rewrites for FTA>fusa_control_gen_trace<false<bool<false<<Generate trace for FuSa controllability check>fusa_default_post_recipe<<string<<<A post sub-recipe to try after original default recipe.>fusa_disable_new_external_statuses<false<bool<false<<Do not use the newly introduced external statuses and status names.>fusa_disable_new_inconcl_statuses<false<bool<false<<Do not use the newly introduced inconclusive statuses and status names.>fusa_enable_clk_rst_structural<true<bool<true<<Enable FuSa structural analysis for clocks and resets>fusa_enable_collapsing<true<bool<true<<Enables collapsing in FuSa>fusa_enable_composite_trace<false<bool<false<<Enables composite trace (prefixed with reset trace) in FuSa>fusa_enable_pruning<true<bool<true<<Enables pruning in FuSa>fusa_fcc_opt<<string<<<Specify options to be passed with Fault Campaign Compiler for SFF based flow>fusa_ignore_clk_rst_fault<true<bool<true<<Ignores fault on clock and reset signal in FuSa>fusa_max_num_casesplit<10<int<10<0 &lt;= val &lt;= 100<Max number of parallel casesplits>fusa_multi_failure_mode<false<bool<false<<Enables multiple failure mode>fusa_multiple_fault_types_signal<true<bool<true<<Enable creating faults on same signal name when fault class is different.>fusa_no_progress_limit<-1<string<-1<<Skip fault if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H).>fusa_process_transient_faults<true<bool<true<<Retrieve and process transient faults.>fusa_run_mode<structural<string<structural<{structural control observe detect}<Determines the FuSa checking mode.>fusa_structural_obs_det<true<bool<true<<Do COI analysis w.r.t. both observation and detection points.>fusa_use_fast_rewrite<false<bool<false<<Use fast rewrites for FuSa>fusa_verbose_level<2<int<2<0 &lt;= val &lt;= 2<Verbosity level for check_fv in FuSa app>fv_allow_generated_clocks<false<bool<false<<Allow generated clocks to be treated as a primary clock in formal, otherwise the generated clock is ignored for formal.>fv_property_check_clock<false<bool<false<<Enable/disable a check that will warn if the clock of clocked properties is dependent on a non-clock input or free signal>fv_waivers_dir<<string<<<Keeping backup of all waiver files>fvlp_check_combo_logic<false<bool<false<<Check the combinational logic for LPA_BASIC property path.>fvlp_enable_lib_match_report<false<bool<false<<Generate the library match report for lib cell.>fvlp_enable_pst_constraint<false<bool<false<<Generate the pst constraint.>fvlp_enable_vacuity_creation<false<bool<false<<Enable the vacuity creation for LPCC property.>fvlp_enable_witness_creation<false<bool<false<<Enable the witness creation for LPCC property.>fxp_compute_rootcause_auto<false<bool<false<<Compute the rootcause of falsified properties automatically>fxp_no_duplicate_asserts<false<bool<false<<Do not generate duplicated asserts in FXP for signals or part_selects which have been asserted.>preserve_raw_signal_fanout<false<bool<false<<Tells synthesis to preserve the fanout of read after write (RAW) signals in combinational blocks. This is to prevent optimization that may result in the structural fanout not being preserved.>seq_add_unloaded_assert<false<bool<false<<Create assertions on unloaded nets in the default &apos;map_by_name&apos; flow.>seq_bmc_depth<100<int<100<2 &lt;= val &lt;= 100000<Provides the upper bound for BMC in SEQ recipe.>seq_grid_idle_time_limit<14400<int<14400<<Provides the idle time limit for each grid worker.>seq_no_progress_limit<-1<string<-1<<Skip proof if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H).>seq_root_cause_size<6<int<6<0 &lt;= val &lt;= 100<Provides the max size of the SEQ root cause groups>seq_split_multi_dim_array_port<false<bool<false<<Split higher dimensions of multi-dimensional primary output or blackbox input port into individual elements.>seq_split_struct_array_port<true<bool<true<<Split struct or array of struct port into individual elements.>seq_use_bg_for_critical_jobs<false<bool<false<<Use backup grid for critical jobs>seq_use_decompose_partial_words<false<bool<false<<Use partial word rewrites during decompose>seq_verbose_level<2<int<2<0 &lt;= val &lt;= 2<Verbosity level for check_fv in SEQ/FXP app>simr_fsdb_dump_debug<<string<<<turn on fsdb dump tracing for debug>simr_fsdb_var_dump_debug<<string<<<turn on fsdb dump tracing for one given variable for debug>stop_on_synth_error<false<bool<false<<Causes the application to exit when there is a  synthesis error.>