#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffda96e770 .scope module, "datamemorytest" "datamemorytest" 2 1;
 .timescale 0 0;
v0x7fffda98f120_0 .var "Ina", 31 0;
v0x7fffda98f200_0 .var "Inb", 31 0;
v0x7fffda98f2d0_0 .var "clk", 0 0;
v0x7fffda98f3d0_0 .net "dataOut", 31 0, v0x7fffda98eb30_0;  1 drivers
v0x7fffda98f4a0_0 .var "enable", 0 0;
v0x7fffda98f540_0 .var/i "i", 31 0;
v0x7fffda98f5e0 .array "memory", 65535 0, 31 0;
v0x7fffda98f680_0 .var "readwrite", 0 0;
v0x7fffda98f750_0 .var "rst", 0 0;
S_0x7fffda96e8f0 .scope module, "DUT" "datamem" 2 19, 3 3 0, S_0x7fffda96e770;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Ina"
    .port_info 1 /INPUT 32 "Inb"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 1 "readwrite"
    .port_info 4 /OUTPUT 32 "dataOut"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "rst"
v0x7fffda96eb70_0 .net "Ina", 31 0, v0x7fffda98f120_0;  1 drivers
v0x7fffda98e9b0_0 .net "Inb", 31 0, v0x7fffda98f200_0;  1 drivers
v0x7fffda98ea90_0 .net "clk", 0 0, v0x7fffda98f2d0_0;  1 drivers
v0x7fffda98eb30_0 .var "dataOut", 31 0;
v0x7fffda98ec10_0 .net "enable", 0 0, v0x7fffda98f4a0_0;  1 drivers
v0x7fffda98ed20_0 .var/i "i", 31 0;
v0x7fffda98ee00 .array "memory", 65535 0, 31 0;
v0x7fffda98eec0_0 .net "readwrite", 0 0, v0x7fffda98f680_0;  1 drivers
v0x7fffda98ef80_0 .net "rst", 0 0, v0x7fffda98f750_0;  1 drivers
E_0x7fffda95cae0 .event posedge, v0x7fffda98ef80_0, v0x7fffda98ea90_0;
    .scope S_0x7fffda96e8f0;
T_0 ;
    %wait E_0x7fffda95cae0;
    %load/vec4 v0x7fffda98ef80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 3 33 "$readmemh", "compile/storeword/prg.bin", v0x7fffda98ee00 {0 0 0};
T_0.0 ;
    %delay 498, 0;
    %load/vec4 v0x7fffda98ec10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7fffda98eec0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %ix/getv 4, v0x7fffda96eb70_0;
    %load/vec4a v0x7fffda98ee00, 4;
    %assign/vec4 v0x7fffda98eb30_0, 0;
T_0.4 ;
    %load/vec4 v0x7fffda98eec0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x7fffda98e9b0_0;
    %ix/getv 3, v0x7fffda96eb70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffda98ee00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda98ed20_0, 0, 32;
T_0.8 ;
    %load/vec4 v0x7fffda98ed20_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.9, 5;
    %vpi_call 3 56 "$display", "Datamem contents %d: %b", v0x7fffda98ed20_0, &A<v0x7fffda98ee00, v0x7fffda98ed20_0 > {0 0 0};
    %load/vec4 v0x7fffda98ed20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda98ed20_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
T_0.6 ;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffda96e770;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffda98f750_0, 0;
    %delay 21, 0;
    %vpi_call 2 24 "$display", "Load word for address 32'd1" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffda98f2d0_0, 0;
    %delay 21, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffda98f2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffda98f4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffda98f680_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fffda98f120_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x7fffda98f200_0, 0;
    %delay 21, 0;
    %vpi_call 2 34 "$display", "dataOut result: %b", v0x7fffda98f3d0_0 {0 0 0};
    %vpi_call 2 41 "$display", "Store word for address 32'd1" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffda98f2d0_0, 0;
    %delay 21, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffda98f2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffda98f4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffda98f680_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fffda98f120_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fffda98f200_0, 0;
    %delay 21, 0;
    %vpi_call 2 51 "$display", "dataOut result: %b", v0x7fffda98f3d0_0 {0 0 0};
    %vpi_call 2 58 "$display", "Load word for address 32'd1" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffda98f2d0_0, 0;
    %delay 21, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffda98f2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffda98f4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffda98f680_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fffda98f120_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fffda98f200_0, 0;
    %delay 21, 0;
    %vpi_call 2 68 "$display", "dataOut result: %b", v0x7fffda98f3d0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda98f540_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7fffda98f540_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %vpi_call 2 70 "$display", "first 10 datmem entries : %b", &A<v0x7fffda98f5e0, v0x7fffda98f540_0 > {0 0 0};
    %load/vec4 v0x7fffda98f540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda98f540_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "compile/datamemtest.v";
    "compile/datamem.v";
