

================================================================
== Vitis HLS Report for 'local_memset'
================================================================
* Date:           Wed Jul  2 18:41:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.398 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       17|  24.000 ns|  0.136 us|    3|   17|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+-------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                     |                                           |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                      |                   Module                  |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-----------------------------------------------------+-------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_local_memset_Pipeline_local_memset_label1_fu_44  |local_memset_Pipeline_local_memset_label1  |        2|       16|  16.000 ns|  0.128 us|    2|   16|       no|
        +-----------------------------------------------------+-------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%e_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %e" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:58]   --->   Operation 3 'read' 'e_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%n_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %n" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:58]   --->   Operation 4 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %n_read, i32 6" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:58]   --->   Operation 5 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.70ns)   --->   "%sub_ln58 = sub i7 0, i7 %n_read" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:58]   --->   Operation 6 'sub' 'sub_ln58' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %sub_ln58, i32 2, i32 6" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:58]   --->   Operation 7 'partselect' 'trunc_ln58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i5 %trunc_ln58_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:58]   --->   Operation 8 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i30 %sext_ln58" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:58]   --->   Operation 9 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.86ns)   --->   "%sub_ln58_1 = sub i31 0, i31 %zext_ln58" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:58]   --->   Operation 10 'sub' 'sub_ln58_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln58_2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %n_read, i32 2, i32 6" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:58]   --->   Operation 11 'partselect' 'trunc_ln58_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i5 %trunc_ln58_2" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:58]   --->   Operation 12 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i30 %sext_ln58_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:58]   --->   Operation 13 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.25ns)   --->   "%m = select i1 %tmp, i31 %sub_ln58_1, i31 %zext_ln58_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:58]   --->   Operation 14 'select' 'm' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [2/2] (1.57ns)   --->   "%call_ln58 = call void @local_memset_Pipeline_local_memset_label1, i31 %m, i4 %e_read, i32 %sha_info_data" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:58]   --->   Operation 15 'call' 'call_ln58' <Predicate = true> <Delay = 1.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_7" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:58]   --->   Operation 16 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln58 = call void @local_memset_Pipeline_local_memset_label1, i31 %m, i4 %e_read, i32 %sha_info_data" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:58]   --->   Operation 17 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:69]   --->   Operation 18 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sha_info_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
e_read            (read        ) [ 001]
n_read            (read        ) [ 000]
tmp               (bitselect   ) [ 000]
sub_ln58          (sub         ) [ 000]
trunc_ln58_1      (partselect  ) [ 000]
sext_ln58         (sext        ) [ 000]
zext_ln58         (zext        ) [ 000]
sub_ln58_1        (sub         ) [ 000]
trunc_ln58_2      (partselect  ) [ 000]
sext_ln58_1       (sext        ) [ 000]
zext_ln58_1       (zext        ) [ 000]
m                 (select      ) [ 001]
specpipeline_ln58 (specpipeline) [ 000]
call_ln58         (call        ) [ 000]
ret_ln69          (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="e">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sha_info_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_memset_Pipeline_local_memset_label1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="e_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="4" slack="0"/>
<pin id="34" dir="0" index="1" bw="4" slack="0"/>
<pin id="35" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="n_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="7" slack="0"/>
<pin id="40" dir="0" index="1" bw="7" slack="0"/>
<pin id="41" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_local_memset_Pipeline_local_memset_label1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="31" slack="0"/>
<pin id="47" dir="0" index="2" bw="4" slack="0"/>
<pin id="48" dir="0" index="3" bw="32" slack="0"/>
<pin id="49" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="tmp_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="1" slack="0"/>
<pin id="55" dir="0" index="1" bw="7" slack="0"/>
<pin id="56" dir="0" index="2" bw="4" slack="0"/>
<pin id="57" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="sub_ln58_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="1" slack="0"/>
<pin id="63" dir="0" index="1" bw="7" slack="0"/>
<pin id="64" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln58/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="trunc_ln58_1_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="5" slack="0"/>
<pin id="69" dir="0" index="1" bw="7" slack="0"/>
<pin id="70" dir="0" index="2" bw="3" slack="0"/>
<pin id="71" dir="0" index="3" bw="4" slack="0"/>
<pin id="72" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln58_1/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="sext_ln58_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="5" slack="0"/>
<pin id="79" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="zext_ln58_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="0"/>
<pin id="83" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sub_ln58_1_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="30" slack="0"/>
<pin id="88" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln58_1/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="trunc_ln58_2_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="0" index="1" bw="7" slack="0"/>
<pin id="94" dir="0" index="2" bw="3" slack="0"/>
<pin id="95" dir="0" index="3" bw="4" slack="0"/>
<pin id="96" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln58_2/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="sext_ln58_1_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="0"/>
<pin id="103" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_1/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="zext_ln58_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="m_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="31" slack="0"/>
<pin id="112" dir="0" index="2" bw="30" slack="0"/>
<pin id="113" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="118" class="1005" name="e_read_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="1"/>
<pin id="120" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="e_read "/>
</bind>
</comp>

<comp id="123" class="1005" name="m_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="31" slack="1"/>
<pin id="125" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="22" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="32" pin="2"/><net_sink comp="44" pin=2"/></net>

<net id="52"><net_src comp="4" pin="0"/><net_sink comp="44" pin=3"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="38" pin="2"/><net_sink comp="53" pin=1"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="53" pin=2"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="38" pin="2"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="74"><net_src comp="61" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="67" pin=3"/></net>

<net id="80"><net_src comp="67" pin="4"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="77" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="81" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="38" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="91" pin=3"/></net>

<net id="104"><net_src comp="91" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="53" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="85" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="105" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="117"><net_src comp="109" pin="3"/><net_sink comp="44" pin=1"/></net>

<net id="121"><net_src comp="32" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="126"><net_src comp="109" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="44" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sha_info_data | {1 2 }
 - Input state : 
	Port: local_memset : n | {1 }
	Port: local_memset : e | {1 }
  - Chain level:
	State 1
		trunc_ln58_1 : 1
		sext_ln58 : 2
		zext_ln58 : 3
		sub_ln58_1 : 4
		sext_ln58_1 : 1
		zext_ln58_1 : 2
		m : 5
		call_ln58 : 6
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|
| Operation|                   Functional Unit                   |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|
|   call   | grp_local_memset_Pipeline_local_memset_label1_fu_44 |    30   |    87   |
|----------|-----------------------------------------------------|---------|---------|
|    sub   |                    sub_ln58_fu_61                   |    0    |    14   |
|          |                   sub_ln58_1_fu_85                  |    0    |    37   |
|----------|-----------------------------------------------------|---------|---------|
|  select  |                       m_fu_109                      |    0    |    31   |
|----------|-----------------------------------------------------|---------|---------|
|   read   |                  e_read_read_fu_32                  |    0    |    0    |
|          |                  n_read_read_fu_38                  |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|
| bitselect|                      tmp_fu_53                      |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|
|partselect|                  trunc_ln58_1_fu_67                 |    0    |    0    |
|          |                  trunc_ln58_2_fu_91                 |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|
|   sext   |                   sext_ln58_fu_77                   |    0    |    0    |
|          |                  sext_ln58_1_fu_101                 |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|
|   zext   |                   zext_ln58_fu_81                   |    0    |    0    |
|          |                  zext_ln58_1_fu_105                 |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|
|   Total  |                                                     |    30   |   169   |
|----------|-----------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|e_read_reg_118|    4   |
|   m_reg_123  |   31   |
+--------------+--------+
|     Total    |   35   |
+--------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------|------|------|------|--------||---------||---------|
| grp_local_memset_Pipeline_local_memset_label1_fu_44 |  p1  |   2  |  31  |   62   ||    9    |
| grp_local_memset_Pipeline_local_memset_label1_fu_44 |  p2  |   2  |   4  |    8   ||    9    |
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                        |      |      |      |   70   ||  0.774  ||    18   |
|-----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   30   |   169  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   35   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   65   |   187  |
+-----------+--------+--------+--------+
