grammar com.ironglass.hdlforge.SystemVerilog with org.eclipse.xtext.common.Terminals

generate systemVerilog "http://www.ironglass.com/hdlforge/SystemVerilog"

Module hidden(WS):
	'module' name=ID
	'('
	ports+=Port (',' ports+=Port)*
	')'
	
	
	
	'endmodule'
;	

Port hidden(WS): 
	direction=('input'|'output'|'inout') name=ID
;
