// Seed: 741441876
module module_0 ();
  initial @(posedge 1 or negedge 1'b0) id_1 = 1'b0;
  wire id_3, id_4;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input supply0 id_2,
    input logic id_3,
    input wire id_4,
    output tri1 id_5
);
  wire id_7 = 1;
  wire id_8;
  assign id_7 = 1;
  assign id_5 = 1 == 1;
  assign id_7 = 1;
  wire id_9;
  always id_0 <= id_3;
  assign id_0 = 1;
  module_0();
  wire id_10;
  initial begin
    id_5 = id_2;
  end
endmodule
