#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Oct  3 14:21:16 2023
# Process ID: 4048
# Current directory: C:/Users/ap576391/Documents/Brost/tp1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7212 C:\Users\ap576391\Documents\Brost\tp1\tp1.xpr
# Log file: C:/Users/ap576391/Documents/Brost/tp1/vivado.log
# Journal file: C:/Users/ap576391/Documents/Brost/tp1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ap576391/Documents/Brost/tp1/tp1.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ap576391/Documents/Brost/tp1/tp1.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  C:/Users/ap576391/Documents/Brost/mire [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:mire:1.0 mire_0
endgroup
set_property location {1 253 122} [get_bd_cells mire_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins mire_0/ap_clk]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (25 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins mire_0/ap_clk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_ps7_0_100M/ext_reset_in]
endgroup
set_property location {1 233 363} [get_bd_cells mire_0]
regenerate_bd_layout
connect_bd_net [get_bd_pins mire_0/p_red] [get_bd_pins video_controller/red]
connect_bd_net [get_bd_pins mire_0/p_green] [get_bd_pins video_controller/green]
connect_bd_net [get_bd_pins mire_0/p_blue] [get_bd_pins video_controller/blue]
connect_bd_net [get_bd_pins mire_0/p_red_ap_vld] [get_bd_pins video_controller/data_vld]
connect_bd_net [get_bd_pins mire_0/p_red_ap_ack] [get_bd_pins video_controller/data_ack]
connect_bd_net [get_bd_pins mire_0/p_green_ap_ack] [get_bd_pins video_controller/data_ack]
connect_bd_net [get_bd_pins mire_0/p_blue_ap_ack] [get_bd_pins video_controller/data_ack]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins mire_0/ap_start]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
delete_bd_objs [get_bd_cells xlconcat_0]
generate_target all [get_files  C:/Users/ap576391/Documents/Brost/tp1/tp1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/ap576391/Documents/Brost/tp1/tp1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ap576391/Documents/Brost/tp1/tp1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/ap576391/Documents/Brost/tp1/tp1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ap576391/Documents/Brost/tp1/tp1.ip_user_files -ipstatic_source_dir C:/Users/ap576391/Documents/Brost/tp1/tp1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ap576391/Documents/Brost/tp1/tp1.cache/compile_simlib/modelsim} {questa=C:/Users/ap576391/Documents/Brost/tp1/tp1.cache/compile_simlib/questa} {riviera=C:/Users/ap576391/Documents/Brost/tp1/tp1.cache/compile_simlib/riviera} {activehdl=C:/Users/ap576391/Documents/Brost/tp1/tp1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hw_platform -fixed -force  -include_bit -file C:/Users/ap576391/Documents/Brost/tp1/mire_VGA.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/Brost/tp1/tp1.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/Brost/tp1/tp1.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
regenerate_bd_layout
delete_bd_objs [get_bd_nets reset_rtl_1]
delete_bd_objs [get_bd_ports reset_rtl]
delete_bd_objs [get_bd_ports ap_idle_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_ps7_0_100M/ext_reset_in]
set_property location {1 249 496} [get_bd_cells rst_ps7_0_100M]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
delete_bd_objs [get_bd_nets mire_0_p_red_ap_vld]
set_property -dict [list CONFIG.NUM_PORTS {3}] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins video_controller/data_vld] [get_bd_pins xlconcat_0/dout]
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins mire_0/p_red_ap_vld]
connect_bd_net [get_bd_pins xlconcat_0/In1] [get_bd_pins mire_0/p_green_ap_vld]
connect_bd_net [get_bd_pins xlconcat_0/In2] [get_bd_pins mire_0/p_blue_ap_vld]
regenerate_bd_layout
delete_bd_objs [get_bd_nets reset_rtl_1]
delete_bd_objs [get_bd_ports reset_rtl]
connect_bd_net [get_bd_ports rst] [get_bd_pins rst_ps7_0_100M/ext_reset_in]
delete_bd_objs [get_bd_nets Net]
set_property location {-37 475} [get_bd_ports rst]
connect_bd_net [get_bd_ports rst] [get_bd_pins clk_wiz_0/reset]
connect_bd_net [get_bd_ports rst] [get_bd_pins video_controller/rst]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_reset] [get_bd_cells rst_ps7_0_100M]
connect_bd_net [get_bd_ports rst] [get_bd_pins mire_0/ap_rst]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property location {3 856 283} [get_bd_cells xlconcat_0]
set_property location {3 853 307} [get_bd_cells xlconcat_0]
set_property location {3 850 293} [get_bd_cells xlconcat_0]
undo
undo
undo
copy_bd_objs /  [get_bd_ports {clk_pixel}]
delete_bd_objs [get_bd_ports clk_pixel1]
copy_bd_objs /  [get_bd_ports {clk_pixel}]
set_property name ap_idl_0 [get_bd_ports clk_pixel1]
save_bd_design
set_property name ap_idle_0 [get_bd_ports ap_idl_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property location {1328 298} [get_bd_ports ap_idle_0]
set_property location {3 854 288} [get_bd_cells xlconcat_0]
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/Brost/tp1/tp1.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/Brost/tp1/tp1.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
delete_bd_objs [get_bd_nets mire_0_p_red_ap_vld] [get_bd_nets mire_0_p_green_ap_vld] [get_bd_nets mire_0_p_blue_ap_vld] [get_bd_nets data_vld_1] [get_bd_cells xlconcat_0]
regenerate_bd_layout
regenerate_bd_layout
connect_bd_net [get_bd_pins video_controller/data_vld] [get_bd_pins mire_0/p_red_ap_vld]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
connect_bd_net [get_bd_pins mire_0/ap_start] [get_bd_pins video_controller/fsync_out]
delete_bd_objs [get_bd_cells xlconstant_0]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
