# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
#
# This file is licensed under the Apache License v2.0 with LLVM Exceptions.
# See https://llvm.org/LICENSE.txt for license information.
# SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
#
# (c) Copyright 2023-2024 Advanced Micro Devices, Inc. or its affiliates
# RUN: llc -mtriple aie2 -run-pass=instruction-select %s -verify-machineinstrs -o - | FileCheck %s

---
name: lshr_s32
legalized: true
regBankSelected: true

body: |
  bb.0:
    liveins: $r6, $r7
    ; CHECK-LABEL: name: lshr_s32
    ; CHECK: liveins: $r6, $r7
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:er = COPY $r6
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:er = COPY $r7
    ; CHECK-NEXT: [[MOVA_lda_cg:%[0-9]+]]:er = MOVA_lda_cg 0
    ; CHECK-NEXT: [[SUB:%[0-9]+]]:er = SUB [[MOVA_lda_cg]], [[COPY1]], implicit-def dead $srcarry
    ; CHECK-NEXT: [[LSHL:%[0-9]+]]:er = LSHL [[COPY]], [[SUB]]
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[LSHL]]
    %0:gprregbank(s32) = COPY $r6
    %1:gprregbank(s32) = COPY $r7
    %2:gprregbank(s32) = G_LSHR %0, %1
    PseudoRET implicit $lr, implicit %2
...

---
name: lshr_const
legalized: true
regBankSelected: true

body: |
  bb.0:
    liveins: $r6
    ; CHECK-LABEL: name: lshr_const
    ; CHECK: liveins: $r6
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:er = COPY $r6
    ; CHECK-NEXT: [[MOVA_lda_cg:%[0-9]+]]:er = MOVA_lda_cg -16
    ; CHECK-NEXT: [[LSHL:%[0-9]+]]:er = LSHL [[COPY]], [[MOVA_lda_cg]]
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[LSHL]]
    %0:gprregbank(s32) = COPY $r6
    %1:gprregbank(s32) = G_CONSTANT i32 16
    %2:gprregbank(s32) = G_LSHR %0, %1
    PseudoRET implicit $lr, implicit %2
...

---
name: lshr_const_negative
legalized: true
regBankSelected: true

body: |
  bb.0:
    liveins: $r6
    ; CHECK-LABEL: name: lshr_const_negative
    ; CHECK: liveins: $r6
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:er = COPY $r6
    ; CHECK-NEXT: [[MOVA_lda_cg:%[0-9]+]]:er = MOVA_lda_cg 16
    ; CHECK-NEXT: [[LSHL:%[0-9]+]]:er = LSHL [[COPY]], [[MOVA_lda_cg]]
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[LSHL]]
    %0:gprregbank(s32) = COPY $r6
    %1:gprregbank(s32) = G_CONSTANT i32 -16
    %2:gprregbank(s32) = G_LSHR %0, %1
    PseudoRET implicit $lr, implicit %2
...
