// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "05/16/2022 16:01:38"
                                                                        
// Verilog Self-Checking Test Bench (with test vectors) for design :    count_add
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module count_add_vlg_sample_tst(
	clk_2s,
	rst,
	scoure,
	sampler_tx
);
input  clk_2s;
input  rst;
input  scoure;
output sampler_tx;

reg sample;
time current_time;
always @(clk_2s or rst or scoure)
                                                                                
begin                                                 
 if ($realtime > 0)                                   
 begin                                                
	if ($realtime == 0 || $realtime != current_time)  
	begin									          
		if (sample === 1'bx)                          
			sample = 0;                               
		else                                          
			sample = ~sample;                         
	end										          
	current_time = $realtime;					      
 end                                                  
end                                                   

assign sampler_tx = sample;
endmodule

module count_add_vlg_check_tst (
	num,
	sampler_rx
);
input [27:0] num;
input sampler_rx;

reg [27:0] num_expected;

reg [27:0] num_prev;

reg [27:0] num_expected_prev;

reg [27:0] last_num_exp;

reg trigger;

integer i;
integer nummismatches;

reg [1:1] on_first_change ;


initial
begin
trigger = 0;
i = 0;
nummismatches = 0;
on_first_change = 1'b1;
end

// update real /o prevs

always @(trigger)
begin
	num_prev = num;
end

// update expected /o prevs

always @(trigger)
begin
	num_expected_prev = num_expected;
end


// expected num[ 27 ]
initial
begin
	num_expected[27] = 1'bX;
end 
// expected num[ 26 ]
initial
begin
	num_expected[26] = 1'bX;
end 
// expected num[ 25 ]
initial
begin
	num_expected[25] = 1'bX;
end 
// expected num[ 24 ]
initial
begin
	num_expected[24] = 1'bX;
end 
// expected num[ 23 ]
initial
begin
	num_expected[23] = 1'bX;
end 
// expected num[ 22 ]
initial
begin
	num_expected[22] = 1'bX;
end 
// expected num[ 21 ]
initial
begin
	num_expected[21] = 1'bX;
end 
// expected num[ 20 ]
initial
begin
	num_expected[20] = 1'bX;
end 
// expected num[ 19 ]
initial
begin
	num_expected[19] = 1'bX;
end 
// expected num[ 18 ]
initial
begin
	num_expected[18] = 1'bX;
end 
// expected num[ 17 ]
initial
begin
	num_expected[17] = 1'bX;
end 
// expected num[ 16 ]
initial
begin
	num_expected[16] = 1'bX;
end 
// expected num[ 15 ]
initial
begin
	num_expected[15] = 1'bX;
end 
// expected num[ 14 ]
initial
begin
	num_expected[14] = 1'bX;
end 
// expected num[ 13 ]
initial
begin
	num_expected[13] = 1'bX;
end 
// expected num[ 12 ]
initial
begin
	num_expected[12] = 1'bX;
end 
// expected num[ 11 ]
initial
begin
	num_expected[11] = 1'bX;
end 
// expected num[ 10 ]
initial
begin
	num_expected[10] = 1'bX;
end 
// expected num[ 9 ]
initial
begin
	num_expected[9] = 1'bX;
end 
// expected num[ 8 ]
initial
begin
	num_expected[8] = 1'bX;
end 
// expected num[ 7 ]
initial
begin
	num_expected[7] = 1'bX;
end 
// expected num[ 6 ]
initial
begin
	num_expected[6] = 1'bX;
end 
// expected num[ 5 ]
initial
begin
	num_expected[5] = 1'bX;
end 
// expected num[ 4 ]
initial
begin
	num_expected[4] = 1'bX;
end 
// expected num[ 3 ]
initial
begin
	num_expected[3] = 1'bX;
end 
// expected num[ 2 ]
initial
begin
	num_expected[2] = 1'bX;
end 
// expected num[ 1 ]
initial
begin
	num_expected[1] = 1'bX;
end 
// expected num[ 0 ]
initial
begin
	num_expected[0] = 1'bX;
end 
// generate trigger
always @(num_expected or num)
begin
	trigger <= ~trigger;
end

always @(posedge sampler_rx or negedge sampler_rx)
begin
`ifdef debug_tbench
	$display("Scanning pattern %d @time = %t",i,$realtime );
	i = i + 1;
	$display("| expected num = %b | ",num_expected_prev);
	$display("| real num = %b | ",num_prev);
`endif
	if (
		( num_expected_prev[0] !== 1'bx ) && ( num_prev[0] !== num_expected_prev[0] )
		&& ((num_expected_prev[0] !== last_num_exp[0]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[0] = num_expected_prev[0];
	end
	if (
		( num_expected_prev[1] !== 1'bx ) && ( num_prev[1] !== num_expected_prev[1] )
		&& ((num_expected_prev[1] !== last_num_exp[1]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[1] = num_expected_prev[1];
	end
	if (
		( num_expected_prev[2] !== 1'bx ) && ( num_prev[2] !== num_expected_prev[2] )
		&& ((num_expected_prev[2] !== last_num_exp[2]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[2] = num_expected_prev[2];
	end
	if (
		( num_expected_prev[3] !== 1'bx ) && ( num_prev[3] !== num_expected_prev[3] )
		&& ((num_expected_prev[3] !== last_num_exp[3]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[3] = num_expected_prev[3];
	end
	if (
		( num_expected_prev[4] !== 1'bx ) && ( num_prev[4] !== num_expected_prev[4] )
		&& ((num_expected_prev[4] !== last_num_exp[4]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[4] = num_expected_prev[4];
	end
	if (
		( num_expected_prev[5] !== 1'bx ) && ( num_prev[5] !== num_expected_prev[5] )
		&& ((num_expected_prev[5] !== last_num_exp[5]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[5] = num_expected_prev[5];
	end
	if (
		( num_expected_prev[6] !== 1'bx ) && ( num_prev[6] !== num_expected_prev[6] )
		&& ((num_expected_prev[6] !== last_num_exp[6]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[6] = num_expected_prev[6];
	end
	if (
		( num_expected_prev[7] !== 1'bx ) && ( num_prev[7] !== num_expected_prev[7] )
		&& ((num_expected_prev[7] !== last_num_exp[7]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[7] = num_expected_prev[7];
	end
	if (
		( num_expected_prev[8] !== 1'bx ) && ( num_prev[8] !== num_expected_prev[8] )
		&& ((num_expected_prev[8] !== last_num_exp[8]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[8] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[8] = num_expected_prev[8];
	end
	if (
		( num_expected_prev[9] !== 1'bx ) && ( num_prev[9] !== num_expected_prev[9] )
		&& ((num_expected_prev[9] !== last_num_exp[9]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[9] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[9] = num_expected_prev[9];
	end
	if (
		( num_expected_prev[10] !== 1'bx ) && ( num_prev[10] !== num_expected_prev[10] )
		&& ((num_expected_prev[10] !== last_num_exp[10]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[10] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[10] = num_expected_prev[10];
	end
	if (
		( num_expected_prev[11] !== 1'bx ) && ( num_prev[11] !== num_expected_prev[11] )
		&& ((num_expected_prev[11] !== last_num_exp[11]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[11] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[11] = num_expected_prev[11];
	end
	if (
		( num_expected_prev[12] !== 1'bx ) && ( num_prev[12] !== num_expected_prev[12] )
		&& ((num_expected_prev[12] !== last_num_exp[12]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[12] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[12] = num_expected_prev[12];
	end
	if (
		( num_expected_prev[13] !== 1'bx ) && ( num_prev[13] !== num_expected_prev[13] )
		&& ((num_expected_prev[13] !== last_num_exp[13]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[13] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[13] = num_expected_prev[13];
	end
	if (
		( num_expected_prev[14] !== 1'bx ) && ( num_prev[14] !== num_expected_prev[14] )
		&& ((num_expected_prev[14] !== last_num_exp[14]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[14] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[14] = num_expected_prev[14];
	end
	if (
		( num_expected_prev[15] !== 1'bx ) && ( num_prev[15] !== num_expected_prev[15] )
		&& ((num_expected_prev[15] !== last_num_exp[15]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[15] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[15] = num_expected_prev[15];
	end
	if (
		( num_expected_prev[16] !== 1'bx ) && ( num_prev[16] !== num_expected_prev[16] )
		&& ((num_expected_prev[16] !== last_num_exp[16]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[16] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[16] = num_expected_prev[16];
	end
	if (
		( num_expected_prev[17] !== 1'bx ) && ( num_prev[17] !== num_expected_prev[17] )
		&& ((num_expected_prev[17] !== last_num_exp[17]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[17] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[17] = num_expected_prev[17];
	end
	if (
		( num_expected_prev[18] !== 1'bx ) && ( num_prev[18] !== num_expected_prev[18] )
		&& ((num_expected_prev[18] !== last_num_exp[18]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[18] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[18] = num_expected_prev[18];
	end
	if (
		( num_expected_prev[19] !== 1'bx ) && ( num_prev[19] !== num_expected_prev[19] )
		&& ((num_expected_prev[19] !== last_num_exp[19]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[19] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[19] = num_expected_prev[19];
	end
	if (
		( num_expected_prev[20] !== 1'bx ) && ( num_prev[20] !== num_expected_prev[20] )
		&& ((num_expected_prev[20] !== last_num_exp[20]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[20] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[20] = num_expected_prev[20];
	end
	if (
		( num_expected_prev[21] !== 1'bx ) && ( num_prev[21] !== num_expected_prev[21] )
		&& ((num_expected_prev[21] !== last_num_exp[21]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[21] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[21] = num_expected_prev[21];
	end
	if (
		( num_expected_prev[22] !== 1'bx ) && ( num_prev[22] !== num_expected_prev[22] )
		&& ((num_expected_prev[22] !== last_num_exp[22]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[22] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[22] = num_expected_prev[22];
	end
	if (
		( num_expected_prev[23] !== 1'bx ) && ( num_prev[23] !== num_expected_prev[23] )
		&& ((num_expected_prev[23] !== last_num_exp[23]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[23] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[23] = num_expected_prev[23];
	end
	if (
		( num_expected_prev[24] !== 1'bx ) && ( num_prev[24] !== num_expected_prev[24] )
		&& ((num_expected_prev[24] !== last_num_exp[24]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[24] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[24] = num_expected_prev[24];
	end
	if (
		( num_expected_prev[25] !== 1'bx ) && ( num_prev[25] !== num_expected_prev[25] )
		&& ((num_expected_prev[25] !== last_num_exp[25]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[25] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[25] = num_expected_prev[25];
	end
	if (
		( num_expected_prev[26] !== 1'bx ) && ( num_prev[26] !== num_expected_prev[26] )
		&& ((num_expected_prev[26] !== last_num_exp[26]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[26] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[26] = num_expected_prev[26];
	end
	if (
		( num_expected_prev[27] !== 1'bx ) && ( num_prev[27] !== num_expected_prev[27] )
		&& ((num_expected_prev[27] !== last_num_exp[27]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port num[27] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", num_expected_prev);
		$display ("     Real value = %b", num_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_num_exp[27] = num_expected_prev[27];
	end

	trigger <= ~trigger;
end
initial 

begin 
$timeformat(-12,3," ps",6);
#1000000;
if (nummismatches > 0)
	$display ("%d mismatched vectors : Simulation failed !",nummismatches);
else
	$display ("Simulation passed !");
$finish;
end 
endmodule

module count_add_vlg_vec_tst();
// constants                                           
// general purpose registers
reg clk_2s;
reg rst;
reg scoure;
// wires                                               
wire [27:0] num;

wire sampler;                             

// assign statements (if any)                          
count_add i1 (
// port map - connection between master ports and signals/registers   
	.clk_2s(clk_2s),
	.num(num),
	.rst(rst),
	.scoure(scoure)
);

// rst
initial
begin
	rst = 1'b1;
end 

// clk_2s
always
begin
	clk_2s = 1'b0;
	clk_2s = #50000 1'b1;
	#50000;
end 

// scoure
always
begin
	scoure = 1'b0;
	scoure = #500 1'b1;
	#500;
end 

count_add_vlg_sample_tst tb_sample (
	.clk_2s(clk_2s),
	.rst(rst),
	.scoure(scoure),
	.sampler_tx(sampler)
);

count_add_vlg_check_tst tb_out(
	.num(num),
	.sampler_rx(sampler)
);
endmodule

