0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.gen/sources_1/ip/clk_core/clk_core.v,1627442198,verilog,,C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.srcs/sources_1/new/testcase1_teststructure.v,,clk_core,,,../../../../Ising_testcase1_init.gen/sources_1/ip/clk_core,,,,,
C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.gen/sources_1/ip/clk_core/clk_core_clk_wiz.v,1627442198,verilog,,C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.gen/sources_1/ip/clk_core/clk_core.v,,clk_core_clk_wiz,,,../../../../Ising_testcase1_init.gen/sources_1/ip/clk_core,,,,,
C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.srcs/sim_1/new/testcase1_SIM.v,1627498649,verilog,,,,testcase1_teststructure_tb,,,../../../../Ising_testcase1_init.gen/sources_1/ip/clk_core,,,,,
C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.srcs/sources_1/new/testcase1_teststructure.v,1627515173,verilog,,C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.srcs/sim_1/new/testcase1_SIM.v,,testcase1_teststructure,,,../../../../Ising_testcase1_init.gen/sources_1/ip/clk_core,,,,,
