Me and my friends have modeled a Digital clock in verilog which is synthesized and tested in FPGA board.
This repo contains the branch which will have all the verilog files we created.


BRANCH IN WHICH THE FILES ARE FIVEN IS 

"DIGITAL_CLOCK_FPGA"


--Paricipants--

1. RAJKRISHNA T R
2. NEHA FATHIMA S
3. SREE VISHNU VARDHAN
