# System-Verilog-2-Stage-NERV
 2 Stage NERV pipeline design using system verilog. Tested using pythonverilator.

This project includes a design of a 2 pipeline stage Naive Educational Risc V (NERV) processor and tests it against a slightly modified C program.
Within this design, both hardware interlocks and forwarding is used to prevent hazards from occuring.
More details about the operation is included within Section 1
