# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do skeleton_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Aditya\ Srinivasan/Desktop/fpga-logo/src {C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/VGA_Audio_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:02:04 on Nov 21,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src" C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/VGA_Audio_PLL.v 
# -- Compiling module VGA_Audio_PLL
# 
# Top level modules:
# 	VGA_Audio_PLL
# End time: 22:02:04 on Nov 21,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Aditya\ Srinivasan/Desktop/fpga-logo/src {C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/Reset_Delay.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:02:04 on Nov 21,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src" C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/Reset_Delay.v 
# -- Compiling module Reset_Delay
# 
# Top level modules:
# 	Reset_Delay
# End time: 22:02:05 on Nov 21,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Aditya\ Srinivasan/Desktop/fpga-logo/src {C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:02:05 on Nov 21,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src" C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v 
# -- Compiling module skeleton
# -- Compiling module position_counter
# -- Compiling module characterData
# -- Compiling module shift8bitena
# -- Compiling module mapping
# 
# Top level modules:
# 	skeleton
# 	characterData
# End time: 22:02:05 on Nov 21,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Aditya\ Srinivasan/Desktop/fpga-logo/src {C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/PS2_Interface.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:02:05 on Nov 21,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src" C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/PS2_Interface.v 
# -- Compiling module PS2_Interface
# 
# Top level modules:
# 	PS2_Interface
# End time: 22:02:06 on Nov 21,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Aditya\ Srinivasan/Desktop/fpga-logo/src {C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/PS2_Controller.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:02:06 on Nov 21,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src" C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/PS2_Controller.v 
# -- Compiling module PS2_Controller
# 
# Top level modules:
# 	PS2_Controller
# End time: 22:02:06 on Nov 21,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Aditya\ Srinivasan/Desktop/fpga-logo/src {C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/pll.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:02:06 on Nov 21,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src" C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:02:06 on Nov 21,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Aditya\ Srinivasan/Desktop/fpga-logo/src {C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/imem.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:02:06 on Nov 21,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src" C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/imem.v 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 22:02:06 on Nov 21,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Aditya\ Srinivasan/Desktop/fpga-logo/src {C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/Hexadecimal_To_Seven_Segment.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:02:06 on Nov 21,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src" C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/Hexadecimal_To_Seven_Segment.v 
# -- Compiling module Hexadecimal_To_Seven_Segment
# 
# Top level modules:
# 	Hexadecimal_To_Seven_Segment
# End time: 22:02:06 on Nov 21,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Aditya\ Srinivasan/Desktop/fpga-logo/src {C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/dmem.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:02:06 on Nov 21,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src" C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/dmem.v 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 22:02:06 on Nov 21,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Aditya\ Srinivasan/Desktop/fpga-logo/src {C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/Altera_UP_PS2_Data_In.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:02:06 on Nov 21,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src" C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/Altera_UP_PS2_Data_In.v 
# -- Compiling module Altera_UP_PS2_Data_In
# 
# Top level modules:
# 	Altera_UP_PS2_Data_In
# End time: 22:02:06 on Nov 21,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Aditya\ Srinivasan/Desktop/fpga-logo/src {C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/Altera_UP_PS2_Command_Out.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:02:06 on Nov 21,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src" C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/Altera_UP_PS2_Command_Out.v 
# -- Compiling module Altera_UP_PS2_Command_Out
# 
# Top level modules:
# 	Altera_UP_PS2_Command_Out
# End time: 22:02:07 on Nov 21,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Aditya\ Srinivasan/Desktop/fpga-logo/src {C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/vga_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:02:07 on Nov 21,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src" C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/vga_controller.v 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 22:02:07 on Nov 21,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Aditya\ Srinivasan/Desktop/fpga-logo/src {C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/video_sync_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:02:07 on Nov 21,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src" C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/video_sync_generator.v 
# -- Compiling module video_sync_generator
# 
# Top level modules:
# 	video_sync_generator
# End time: 22:02:07 on Nov 21,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Aditya\ Srinivasan/Desktop/fpga-logo/src {C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_index.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:02:07 on Nov 21,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src" C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_index.v 
# -- Compiling module img_index
# 
# Top level modules:
# 	img_index
# End time: 22:02:07 on Nov 21,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Aditya\ Srinivasan/Desktop/fpga-logo/src {C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_data.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:02:07 on Nov 21,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src" C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_data.v 
# -- Compiling module img_data
# 
# Top level modules:
# 	img_data
# End time: 22:02:07 on Nov 21,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Aditya\ Srinivasan/Desktop/fpga-logo/src {C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:02:07 on Nov 21,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src" C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v 
# -- Compiling module processor
# -- Compiling module bypass_ex
# -- Compiling module bypass_mem
# -- Compiling module flush_logic
# -- Compiling module is_not_zero
# -- Compiling module stall_logic
# -- Compiling module equals_4bit
# -- Compiling module stage_IF_ID
# -- Compiling module stage_ID_EX
# -- Compiling module stage_EX_MEM
# -- Compiling module stage_MEM_WB
# -- Compiling module assign_status
# -- Compiling module jb_PC
# -- Compiling module is_zero27bits
# -- Compiling module assign_reg_write
# -- Compiling module assign_alu_operands
# -- Compiling module assign_registers
# -- Compiling module control
# -- Compiling module opcode_decode
# -- Compiling module encode_ALUop
# -- Compiling module jump_addresser
# -- Compiling module sign_extender
# -- Compiling module instruction_splitter
# -- Compiling module as577_alu
# -- Compiling module tristate
# -- Compiling module decoder
# -- Compiling module cla
# -- Compiling module lt
# -- Compiling module ovf
# -- Compiling module cla8
# -- Compiling module shift1bit
# -- Compiling module shift2bit
# -- Compiling module shift4bit
# -- Compiling module shift8bit
# -- Compiling module shift16bit
# -- Compiling module shiftXbits
# -- Compiling module mux4_5bit
# -- Compiling module mux4_32bit
# -- Compiling module regfile_as577
# -- Compiling module register
# -- Compiling module register27
# -- Compiling module register5
# -- Compiling module multdiv_as577
# -- Compiling module div
# -- Compiling module negate
# -- Compiling module checkDivisionException
# -- Compiling module division_cycle
# -- Compiling module booth_mult
# -- Compiling module checkMultException
# -- Compiling module isCountZerobit6
# -- Compiling module isCount31bit6
# -- Compiling module mux65
# -- Compiling module mux32
# -- Compiling module boothCycle
# -- Compiling module cla_mul
# -- Compiling module cla8simple
# -- Compiling module up_counter
# -- Compiling module register65
# -- Compiling module register32
# -- Compiling module dffeveri
# -- Compiling module shift1bit65
# 
# Top level modules:
# 	processor
# End time: 22:02:08 on Nov 21,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Aditya\ Srinivasan/Desktop/fpga-logo/src/db {C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/db/pll_altpll.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:02:08 on Nov 21,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/db" C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 22:02:08 on Nov 21,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Aditya\ Srinivasan/Desktop/fpga-logo/src {C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/lcd.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:02:08 on Nov 21,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src" C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/lcd.sv 
# -- Compiling module lcd
# 
# Top level modules:
# 	lcd
# End time: 22:02:08 on Nov 21,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  keyboard_fill_characters_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" keyboard_fill_characters_tb 
# Start time: 22:02:08 on Nov 21,2016
# ** Error: (vsim-3170) Could not find 'C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/simulation/modelsim/rtl_work.keyboard_fill_characters_tb'.
# 
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./skeleton_run_msim_rtl_verilog.do PAUSED at line 28
# End time: 22:02:19 on Nov 21,2016, Elapsed time: 0:00:11
# Errors: 1, Warnings: 0
