run_diagnosis ./tmax_fail/4_fail/0.fail
 Diagnosis simulation will be performed on 4 threads using words of size 64.
 Warning: Check expected data completed: 0 out of 1 failures were checked
 Warning: The fault_type option default will change from "shared" to "all" in 2017.09 or later.
 Diagnosis summary for failure file ./tmax_fail/4_fail/0.fail
 #failing_pat=1, #failures=1, #defects=1, #faults=46, CPU_time=0.34
 Simulated : #failing_pat=1, #passing_pat=22, #failures=1
 ------------------------------------------------------------------------------
 Defect 1: stuck fault model, #faults=46, #failing_pat=1, #passing_pat=22, #failures=1
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_R395_U183/ZN   (NAND2_X1)
 sa0   --   g_R395_U183/A1   (NAND2_X1)
 sa0   --   g_R395_U183/A2   (NAND2_X1)
 sa0   --   g_R395_U97/ZN   (AND3_X1)
 sa0   --   g_R395_U97/A1   (AND3_X1)
 sa0   --   g_R395_U97/A2   (AND3_X1)
 sa0   --   g_R395_U97/A3   (AND3_X1)
 sa0   --   g_R395_U181/ZN   (NAND2_X1)
 sa0   --   g_R395_U186/ZN   (NAND2_X1)
 sa0   --   g_R395_U185/ZN   (NAND2_X1)
 sa0   --   g_R395_U182/ZN   (NAND2_X1)
 sa1   --   g_R395_U6/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_R395_U162/ZN   (NAND2_X1)
 sa0   --   g_R395_U162/A2   (NAND2_X1)
 sa0   --   g_R395_U162/A1   (NAND2_X1)
 sa0   --   g_R395_U52/ZN   (INV_X1)
 sa1   --   g_R395_U52/A   (INV_X1)
 sa1   --   g_R395_U90/A2   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_R395_U55/ZN   (INV_X1)
 sa0   --   g_R395_U55/A   (INV_X1)
 sa1   --   g_R395_U170/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_R395_U58/ZN   (INV_X1)
 sa0   --   g_R395_U58/A   (INV_X1)
 sa1   --   g_R395_U171/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_R395_U59/ZN   (INV_X1)
 sa0   --   g_R395_U59/A   (INV_X1)
 sa1   --   g_R395_U176/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_R395_U90/ZN   (AND2_X1)
 sa1   --   g_R395_U163/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U4695/ZN   (NAND2_X1)
 sa0   --   g_U4695/A2   (NAND2_X1)
 sa0   --   g_U4695/A1   (NAND2_X1)
 sa1   --   g_U3050/A3   (NAND4_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_R395_U166/ZN   (NAND2_X1)
 sa0   --   g_R395_U166/A1   (NAND2_X1)
 sa0   --   g_R395_U166/A2   (NAND2_X1)
 sa0   --   g_R395_U91/ZN   (AND2_X1)
 sa0   --   g_R395_U91/A1   (AND2_X1)
 sa0   --   g_R395_U91/A2   (AND2_X1)
 sa0   --   g_R395_U163/ZN   (NAND2_X1)
 sa0   --   g_R395_U164/ZN   (NAND2_X1)
 sa0   --   g_R395_U165/ZN   (NAND2_X1)
 sa1   --   g_R395_U169/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_R395_U172/ZN   (NAND2_X1)
 sa0   --   g_R395_U172/A1   (NAND2_X1)
 sa0   --   g_R395_U172/A2   (NAND2_X1)
 sa0   --   g_R395_U93/ZN   (AND2_X1)
 sa0   --   g_R395_U93/A1   (AND2_X1)
 sa0   --   g_R395_U93/A2   (AND2_X1)
 sa0   --   g_R395_U169/ZN   (NAND2_X1)
 sa0   --   g_R395_U170/ZN   (NAND2_X1)
 sa0   --   g_R395_U171/ZN   (NAND2_X1)
 sa1   --   g_R395_U175/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U4714/ZN   (NAND2_X1)
 sa0   --   g_U4714/A2   (NAND2_X1)
 sa0   --   g_U4714/A1   (NAND2_X1)
 sa1   --   g_U3051/A3   (NAND4_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_R395_U178/ZN   (NAND2_X1)
 sa0   --   g_R395_U178/A1   (NAND2_X1)
 sa0   --   g_R395_U178/A2   (NAND2_X1)
 sa0   --   g_R395_U95/ZN   (AND2_X1)
 sa0   --   g_R395_U95/A1   (AND2_X1)
 sa0   --   g_R395_U95/A2   (AND2_X1)
 sa0   --   g_R395_U175/ZN   (NAND2_X1)
 sa0   --   g_R395_U176/ZN   (NAND2_X1)
 sa0   --   g_R395_U177/ZN   (NAND2_X1)
 sa1   --   g_R395_U181/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_R395_U165/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_R395_U177/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U4772/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_R395_U182/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_R395_U185/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U4676/ZN   (NAND2_X1)
 sa0   --   g_U4676/A2   (NAND2_X1)
 sa0   --   g_U4676/A1   (NAND2_X1)
 sa1   --   g_U3054/A3   (NAND4_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_R395_U186/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa0   DS   g_R395_U6/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U4638/ZN   (NAND2_X1)
 sa0   --   g_U4638/A2   (NAND2_X1)
 sa0   --   g_U4638/A1   (NAND2_X1)
 sa1   --   g_U3062/A3   (NAND4_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U3082/ZN   (NAND2_X1)
 sa0   --   g_U3082/A2   (NAND2_X1)
 sa0   --   g_U3082/A1   (NAND2_X1)
 sa0   --   g_U5537/ZN   (NAND2_X1)
 sa0   --   g_U5538/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U5538/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa0   DS   g_U3085/ZN   (NAND3_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U5548/ZN   (NAND2_X1)
 sa0   --   g_U5548/A1   (NAND2_X1)
 sa0   --   g_U5548/A2   (NAND2_X1)
 sa1   --   g_U3085/A1   (NAND3_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa0   DS   g_U3086/ZN   (NAND3_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U5551/ZN   (NAND2_X1)
 sa0   --   g_U5551/A1   (NAND2_X1)
 sa0   --   g_U5551/A2   (NAND2_X1)
 sa1   --   g_U3086/A3   (NAND3_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa0   DS   g_U3087/ZN   (NAND3_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U5554/ZN   (NAND2_X1)
 sa0   --   g_U5554/A1   (NAND2_X1)
 sa0   --   g_U5554/A2   (NAND2_X1)
 sa1   --   g_U3087/A1   (NAND3_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa0   DS   g_U3089/ZN   (NAND3_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U5560/ZN   (NAND2_X1)
 sa0   --   g_U5560/A1   (NAND2_X1)
 sa0   --   g_U5560/A2   (NAND2_X1)
 sa1   --   g_U3089/A1   (NAND3_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U3115/ZN   (NAND2_X1)
 sa0   --   g_U3115/A1   (NAND2_X1)
 sa0   --   g_U3115/A2   (NAND2_X1)
 sa0   --   g_U3927/ZN   (AND2_X1)
 sa0   --   g_U3927/A2   (AND2_X1)
 sa0   --   g_U3927/A1   (AND2_X1)
 sa0   --   g_U5444/ZN   (NAND2_X1)
 sa0   --   g_U5446/ZN   (NAND2_X1)
 sa0   --   g_U5445/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U5445/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U3116/ZN   (NAND2_X1)
 sa0   --   g_U3116/A2   (NAND2_X1)
 sa0   --   g_U3116/A1   (NAND2_X1)
 sa0   --   g_U3929/ZN   (AND2_X1)
 sa0   --   g_U3929/A2   (AND2_X1)
 sa0   --   g_U3929/A1   (AND2_X1)
 sa0   --   g_U5450/ZN   (NAND2_X1)
 sa0   --   g_U3930/ZN   (AND2_X1)
 sa0   --   g_U3930/A1   (AND2_X1)
 sa0   --   g_U3930/A2   (AND2_X1)
 sa0   --   g_U5452/ZN   (NAND2_X1)
 sa0   --   g_U5451/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U3424/ZN   (INV_X1)
 sa0   --   g_U3424/A   (INV_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U3419/A1   (NAND3_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U5451/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U3120/ZN   (NAND2_X1)
 sa0   --   g_U3120/A2   (NAND2_X1)
 sa0   --   g_U3120/A1   (NAND2_X1)
 sa0   --   g_U3937/ZN   (AND2_X1)
 sa0   --   g_U3937/A2   (AND2_X1)
 sa0   --   g_U3937/A1   (AND2_X1)
 sa0   --   g_U5462/ZN   (NAND2_X1)
 sa0   --   g_U3938/ZN   (AND2_X1)
 sa0   --   g_U3938/A1   (AND2_X1)
 sa0   --   g_U3938/A2   (AND2_X1)
 sa0   --   g_U5464/ZN   (NAND2_X1)
 sa0   --   g_U5463/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U5463/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U3121/ZN   (NAND2_X1)
 sa0   --   g_U3121/A2   (NAND2_X1)
 sa0   --   g_U3121/A1   (NAND2_X1)
 sa0   --   g_U3939/ZN   (AND2_X1)
 sa0   --   g_U3939/A2   (AND2_X1)
 sa0   --   g_U3939/A1   (AND2_X1)
 sa0   --   g_U5465/ZN   (NAND2_X1)
 sa0   --   g_U3940/ZN   (AND2_X1)
 sa0   --   g_U3940/A1   (AND2_X1)
 sa0   --   g_U3940/A2   (AND2_X1)
 sa0   --   g_U5467/ZN   (NAND2_X1)
 sa0   --   g_U5466/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U5143/A1   (NAND3_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U5467/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U5466/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U5465/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U6249/ZN   (NAND2_X1)
 sa0   --   g_U6249/A1   (NAND2_X1)
 sa0   --   g_U6249/A2   (NAND2_X1)
 sa0   --   g_U6248/ZN   (NAND2_X1)
 sa0   --   g_U6247/ZN   (NAND2_X1)
 sa1   --   g_U6250/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U6247/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=22>
 sa1   DS   g_U6251/A3   (NAND3_X1)
 ------------------------------------------------------------------------------
set_patterns -external ./stil/4_stil/1.stil
 Warning: Current external pattern set is now deleted. (M134)
 End parsing STIL file ./stil/4_stil/1.stil with 0 errors.
 End reading 115 patterns, CPU_time = 0.03 sec, Memory = 0MB
set_messages -log ./diagnosis_report/4_fail/1.diag
