#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 17 23:00:47 2019
# Process ID: 9644
# Current directory: C:/Users/liqingyan/vivado_test/test_traffic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10364 C:\Users\liqingyan\vivado_test\test_traffic\test_traffic.xpr
# Log file: C:/Users/liqingyan/vivado_test/test_traffic/vivado.log
# Journal file: C:/Users/liqingyan/vivado_test/test_traffic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 880.441 ; gain = 143.012
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sources_1/new/clk_wizard.v] -no_script -reset -force -quiet
remove_files  C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sources_1/new/clk_wizard.v
file delete -force C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sources_1/new/clk_wizard.v
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TrafficBoy_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TrafficBoy_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sources_1/new/1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TrafficBoy
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sources_1/new/1.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sim_1/new/1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TrafficBoy_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4080aa5f3c1c4158825de1b80a1351a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TrafficBoy_tb_behav xil_defaultlib.TrafficBoy_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=34,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.TrafficBoy
Compiling module xil_defaultlib.TrafficBoy_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TrafficBoy_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 947.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TrafficBoy_tb_behav -key {Behavioral:sim_1:Functional:TrafficBoy_tb} -tclbatch {TrafficBoy_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TrafficBoy_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TrafficBoy_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 947.902 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TrafficBoy_tb/t1/clk}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TrafficBoy_tb/t1/cnt}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TrafficBoy_tb/t1/locked}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
save_wave_config {C:/Users/liqingyan/vivado_test/test_traffic/TrafficBoy_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/liqingyan/vivado_test/test_traffic/TrafficBoy_tb_behav.wcfg
set_property xsim.view C:/Users/liqingyan/vivado_test/test_traffic/TrafficBoy_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TrafficBoy_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TrafficBoy_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sources_1/new/1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TrafficBoy
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sources_1/new/1.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sim_1/new/1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TrafficBoy_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4080aa5f3c1c4158825de1b80a1351a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TrafficBoy_tb_behav xil_defaultlib.TrafficBoy_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=34,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.TrafficBoy
Compiling module xil_defaultlib.TrafficBoy_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TrafficBoy_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 971.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TrafficBoy_tb_behav -key {Behavioral:sim_1:Functional:TrafficBoy_tb} -tclbatch {TrafficBoy_tb.tcl} -view {C:/Users/liqingyan/vivado_test/test_traffic/TrafficBoy_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/test_traffic/TrafficBoy_tb_behav.wcfg
source TrafficBoy_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TrafficBoy_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 971.551 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 s
run: Time (s): cpu = 00:00:11 ; elapsed = 00:01:15 . Memory (MB): peak = 971.551 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 973.293 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.runs/synth_2

launch_runs synth_2 -jobs 4
[Wed Jul 17 23:20:56 2019] Launched synth_2...
Run output will be captured here: C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
[Wed Jul 17 23:21:47 2019] Launched impl_2...
Run output will be captured here: C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.runs/impl_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TrafficBoy_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TrafficBoy_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sources_1/new/1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TrafficBoy
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sources_1/new/1.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sim_1/new/1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TrafficBoy_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4080aa5f3c1c4158825de1b80a1351a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TrafficBoy_tb_behav xil_defaultlib.TrafficBoy_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=34,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.TrafficBoy
Compiling module xil_defaultlib.TrafficBoy_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TrafficBoy_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TrafficBoy_tb_behav -key {Behavioral:sim_1:Functional:TrafficBoy_tb} -tclbatch {TrafficBoy_tb.tcl} -view {C:/Users/liqingyan/vivado_test/test_traffic/TrafficBoy_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/test_traffic/TrafficBoy_tb_behav.wcfg
source TrafficBoy_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TrafficBoy_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 986.441 ; gain = 0.000
run 5000 ns
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.runs/synth_2

launch_runs synth_2 -jobs 4
[Wed Jul 17 23:33:23 2019] Launched synth_2...
Run output will be captured here: C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
[Wed Jul 17 23:34:39 2019] Launched impl_2...
Run output will be captured here: C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Wed Jul 17 23:36:44 2019] Launched impl_2...
Run output will be captured here: C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 1798.613 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1798.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:53 ; elapsed = 00:00:42 . Memory (MB): peak = 1868.418 ; gain = 881.977
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 18 00:37:09 2019...
