#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jan 19 14:49:24 2020
# Process ID: 6364
# Current directory: C:/EOS_JV/Project3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10276 C:\EOS_JV\Project3\Project3.xpr
# Log file: C:/EOS_JV/Project3/vivado.log
# Journal file: C:/EOS_JV/Project3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/EOS_JV/Project3/Project3.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/EOS_JV/Project3/Project3.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
set_property  ip_repo_paths  C:/EOS_JV/IP_REPO [current_project]
update_ip_catalog
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Ultrasoon:1.0 Ultrasoon_0
endgroup
set_property location {1 189 -375} [get_bd_cells Ultrasoon_0]
startgroup
make_bd_pins_external  [get_bd_pins Ultrasoon_0/sonar_trig]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Ultrasoon_0/sonar_echo]
endgroup
set_property location {1.5 248 -374} [get_bd_cells Ultrasoon_0]
connect_bd_net [get_bd_pins Ultrasoon_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/Ultrasoon_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins Ultrasoon_0/S00_AXI]
regenerate_bd_layout
set_property location {250 633} [get_bd_ports sonar_echo_0]
set_property location {291 667} [get_bd_ports sonar_echo_0]
regenerate_bd_layout
set_property location {809 646} [get_bd_ports sonar_echo_0]
set_property location {795 664} [get_bd_ports sonar_echo_0]
set_property location {824 635} [get_bd_ports sonar_echo_0]
set_property location {802 709} [get_bd_ports sonar_echo_0]
set_property location {1088 628} [get_bd_ports sonar_echo_0]
make_wrapper -files [get_files C:/EOS_JV/Project3/Project3.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/EOS_JV/Project3/Project3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
place_ports sonar_echo_0 F14
place_ports sonar_trig_0 F13
set_property IOSTANDARD LVCMOS33 [get_ports [list sonar_echo_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sonar_trig_0]]
file mkdir C:/EOS_JV/Project3/Project3.srcs/constrs_1/new
close [ open C:/EOS_JV/Project3/Project3.srcs/constrs_1/new/Ultrasoon.xdc w ]
add_files -fileset constrs_1 C:/EOS_JV/Project3/Project3.srcs/constrs_1/new/Ultrasoon.xdc
set_property target_constrs_file C:/EOS_JV/Project3/Project3.srcs/constrs_1/new/Ultrasoon.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
file mkdir C:/EOS_JV/Project3/Project3.sdk
file copy -force C:/EOS_JV/Project3/Project3.runs/impl_1/design_1_wrapper.sysdef C:/EOS_JV/Project3/Project3.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/EOS_JV/Project3/Project3.sdk -hwspec C:/EOS_JV/Project3/Project3.sdk/design_1_wrapper.hdf
