module shift (
    input a[32],
    input b[32],
    input alufn[6],
    output out[32]
  ) {
  
  
  always {
    case(alufn[1:0]){
      // SHL
      2b00:
        out = a << b[4:0];
      // SHR
      2b01:
        out = a >> b[4:0];
      // SRA
      2b11:
        out = a >>> b[4:0];
        
      // Default
      default:
        out = 32b0;
    }
  }
}

        
        