


ARM Macro Assembler    Page 1 


    1 00000000         
    2 00000000         ; GPIO Registers
    3 00000000 400FE608 
                       RCGCGPIO
                               EQU              0x400FE608  ; GPIO clock regist
                                                            er
    4 00000000         ;PORT A base address EQU 0x40004000
    5 00000000 4000451C 
                       PORTA_DEN
                               EQU              0x4000451C  ; Digital Enable
    6 00000000 4000452C 
                       PORTA_PCTL
                               EQU              0x4000452C  ; Alternate functio
                                                            n select
    7 00000000 40004420 
                       PORTA_AFSEL
                               EQU              0x40004420  ; Enable Alt functi
                                                            ons
    8 00000000 40004528 
                       PORTA_AMSEL
                               EQU              0x40004528  ; Enable analog
    9 00000000 40004400 
                       PORTA_DIR
                               EQU              0x40004400  ;Set direction
   10 00000000 400043FC 
                       PORTA_DATA
                               EQU              0x400043FC
   11 00000000         ;PORT E base address EQU 0x40024000
   12 00000000 4002451C 
                       PORTE_DEN
                               EQU              0x4002451C  ; Digital Enable
   13 00000000 4002452C 
                       PORTE_PCTL
                               EQU              0x4002452C  ; Alternate functio
                                                            n select
   14 00000000 40024420 
                       PORTE_AFSEL
                               EQU              0x40024420  ; Enable Alt functi
                                                            ons
   15 00000000 40024528 
                       PORTE_AMSEL
                               EQU              0x40024528  ; Enable analog
   16 00000000 40024400 
                       PORTE_DIR
                               EQU              0x40024400  ;Set direction
   17 00000000         ;PORT F base address EQU 0x40025000
   18 00000000 4002551C 
                       PORTF_DEN
                               EQU              0x4002551C  ; Digital Enable
   19 00000000 4002552C 
                       PORTF_PCTL
                               EQU              0x4002552C  ; Alternate functio
                                                            n select
   20 00000000 40025420 
                       PORTF_AFSEL
                               EQU              0x40025420  ; Enable Alt functi
                                                            ons
   21 00000000 40025528 
                       PORTF_AMSEL



ARM Macro Assembler    Page 2 


                               EQU              0x40025528  ; Enable analog
   22 00000000 40025400 
                       PORTF_DIR
                               EQU              0x40025400  ;Set direction
   23 00000000 400253FC 
                       PORTF_DATA
                               EQU              0x400253FC
   24 00000000         ; ADC Registers
   25 00000000 400FE638 
                       RCGCADC EQU              0x400FE638  ; ADC clock registe
                                                            r
   26 00000000         ;ADC0 base address EQU 0x40038000
   27 00000000 40038000 
                       ADC0_ACTSS
                               EQU              0x40038000  ; Sample sequencer 
                                                            (ADC0 base address)
                                                            
   28 00000000 40038004 
                       ADC0_RIS
                               EQU              0x40038004  ; Interrupt status
   29 00000000 40038008 
                       ADC0_IM EQU              0x40038008  ; Interrupt select
   30 00000000 40038014 
                       ADC0_EMUX
                               EQU              0x40038014  ; Trigger select
   31 00000000 40038028 
                       ADC0_PSSI
                               EQU              0x40038028  ; Initiate sample
   32 00000000 40038080 
                       ADC0_SSMUX2
                               EQU              0x40038080  ; Input channel sel
                                                            ect
   33 00000000 40038084 
                       ADC0_SSCTL2
                               EQU              0x40038084  ; Sample sequence c
                                                            ontrol
   34 00000000 40038088 
                       ADC0_SSFIFO2
                               EQU              0x40038088  ; Channel 2 results
                                                            
   35 00000000 40038FC4 
                       ADC0_PP EQU              0x40038FC4  ; Sample rate
   36 00000000 400380A0 
                       ADC0_SSMUX3
                               EQU              0x400380A0  ; Input channel sel
                                                            ect
   37 00000000 400380A4 
                       ADC0_SSCTL3
                               EQU              0x400380A4  ; Sample sequence c
                                                            ontrol
   38 00000000 400380A8 
                       ADC0_SSFIFO3
                               EQU              0x400380A8  ; Channel 3 results
                                                             
   39 00000000         ;SSI REGISTERS 
   40 00000000 400FE61C 
                       RCGCSSI EQU              0X400FE61C
   41 00000000 40008000 
                       SSICR0  EQU              0X40008000



ARM Macro Assembler    Page 3 


   42 00000000 40008004 
                       SSICR1  EQU              0X40008004
   43 00000000 40008010 
                       SSICPSR EQU              0X40008010
   44 00000000         
   45 00000000         
   46 00000000         
   47 00000000                 AREA             routines, CODE, READONLY
   48 00000000                 THUMB
   49 00000000                 EXPORT           Init
   50 00000000         Init    PROC
   51 00000000 4942            LDR              R1, =RCGCSSI
   52 00000002 6808            LDR              R0, [R1]
   53 00000004 F040 0001       ORR              R0, R0, #0x01
   54 00000008 6008            STR              R0, [R1]
   55 0000000A BF00            NOP
   56 0000000C BF00            NOP
   57 0000000E BF00            NOP
   58 00000010 BF00            NOP
   59 00000012 BF00            NOP
   60 00000014         
   61 00000014 493E            LDR              R1, =RCGCADC 
                                                            ; Turn on ADC clock
                                                            
   62 00000016 6808            LDR              R0, [R1]
   63 00000018 F040 0001       ORR              R0, R0, #0x01 ; set bit 0 to en
                                                            able ADC0 clock
   64 0000001C 6008            STR              R0, [R1]
   65 0000001E BF00            NOP
   66 00000020 BF00            NOP
   67 00000022 BF00            NOP                          ; Let clock stabili
                                                            ze
   68 00000024 BF00            NOP
   69 00000026 BF00            NOP
   70 00000028         
   71 00000028 493A            LDR              R1, =RCGCGPIO ; Turn on GPIO cl
                                                            ock
   72 0000002A 6808            LDR              R0, [R1]
   73 0000002C F040 0031       ORR              R0, R0, #0x31
   74 00000030 6008            STR              R0, [R1]
   75 00000032 BF00            NOP
   76 00000034 BF00            NOP
   77 00000036 BF00            NOP                          ; Let clock stabili
                                                            ze
   78 00000038         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;   
   79 00000038         ;;;;;;;;;; SSI INITIALIZE 
   80 00000038         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;      
   81 00000038 4937            LDR              R1, =PORTA_DEN
   82 0000003A 6808            LDR              R0, [R1]
   83 0000003C F040 00EC       ORR              R0, R0, #0xEC
   84 00000040 6008            STR              R0, [R1]
   85 00000042         
   86 00000042 4936            LDR              R1, =PORTA_DIR
   87 00000044 F04F 00EC       MOV              R0, #0XEC
   88 00000048 6008            STR              R0, [R1]
   89 0000004A         
   90 0000004A 4935            LDR              R1, =PORTA_DATA



ARM Macro Assembler    Page 4 


   91 0000004C 6808            LDR              R0,[R1]
   92 0000004E F041 0180       ORR              R1,#0x80
   93 00000052 6001            STR              R1,[R0]
   94 00000054         
   95 00000054 4933            LDR              R1, =PORTA_AFSEL
   96 00000056 6808            LDR              R0, [R1]
   97 00000058 F040 002C       ORR              R0, R0, #0x2C
   98 0000005C 6008            STR              R0, [R1]
   99 0000005E         
  100 0000005E 4932            LDR              R1, =PORTA_PCTL
  101 00000060 6808            LDR              R0, [R1]
  102 00000062 F242 2000 
              F2C0 0020        MOV32            R0, #0x00202200
  103 0000006A 6008            STR              R0, [R1]
  104 0000006C         
  105 0000006C 492F            LDR              R1, =SSICR1
  106 0000006E 6808            LDR              R0, [R1]
  107 00000070 F020 0006       BIC              R0, R0, #0X06
  108 00000074 6008            STR              R0, [R1]
  109 00000076         
  110 00000076         
  111 00000076 492E            LDR              R1, =SSICPSR
  112 00000078 F04F 0006       MOV              R0, #6
  113 0000007C 6008            STR              R0, [R1]
  114 0000007E         
  115 0000007E 492D            LDR              R1, =SSICR0
  116 00000080 F240 00C7 
              F2C0 0000        MOV32            R0, #0XC7
  117 00000088 6008            STR              R0, [R1]
  118 0000008A         
  119 0000008A 4928            LDR              R1, =SSICR1
  120 0000008C 6808            LDR              R0, [R1]
  121 0000008E F040 0002       ORR              R0, R0, #0X02
  122 00000092 6008            STR              R0, [R1]
  123 00000094         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;   
  124 00000094         ;;;;;;;;;; ADC INITIALIZE 
  125 00000094         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;
  126 00000094         ; Setup GPIO to make PE3 input for ADC0
  127 00000094         ; Setup GPIO to make PE2 input for ADC0
  128 00000094         ; Enable alternate functions
  129 00000094 4928            LDR              R1, =PORTE_AFSEL
  130 00000096 F04F 000C       MOV              R0, #0x0C   ; set bit 3-2 to en
                                                            able alt functions 
                                                            on PE3 AND PE2
  131 0000009A 6008            STR              R0, [R1]
  132 0000009C         
  133 0000009C         
  134 0000009C 4927            LDR              R1, =PORTE_DIR
  135 0000009E 6808            LDR              R0, [R1]
  136 000000A0 F020 000C       BIC              R0, R0, #0x0C ; set bit 3-2 to 
                                                            input for PE3 AND P
                                                            E2
  137 000000A4 6008            STR              R0, [R1]
  138 000000A6         ; PCTL does not have to be configured
  139 000000A6         ; since ADC0 is automatically selected when
  140 000000A6         ; port pin is set to analog.
  141 000000A6         ; Disable digital on PE3 AND PE2



ARM Macro Assembler    Page 5 


  142 000000A6 4926            LDR              R1, =PORTE_DEN
  143 000000A8 6808            LDR              R0, [R1]
  144 000000AA F020 000C       BIC              R0, R0, #0x0C ; clear bit 3-2 t
                                                            o disable analog on
                                                             PE3 AND PE2
  145 000000AE 6008            STR              R0, [R1]
  146 000000B0         ; Enable analog on PE3
  147 000000B0 4924            LDR              R1, =PORTE_AMSEL
  148 000000B2 6808            LDR              R0, [R1]
  149 000000B4 F040 000C       ORR              R0, R0, #0x0C ; set bit 3-2 to 
                                                            enable analog on PE
                                                            3 AND PE2
  150 000000B8 6008            STR              R0, [R1]
  151 000000BA         ; Disable sequencer while ADC setup
  152 000000BA 4923            LDR              R1, =ADC0_ACTSS
  153 000000BC 6808            LDR              R0, [R1]
  154 000000BE F020 000C       BIC              R0, R0, #0x0C ; clear bit 2 to 
                                                            disable seq 2
  155 000000C2 6008            STR              R0, [R1]
  156 000000C4         ; Select trigger source
  157 000000C4 4921            LDR              R1, =ADC0_EMUX
  158 000000C6 6808            LDR              R0, [R1]
  159 000000C8 F420 407F       BIC              R0, R0, #0xFF00 ; clear bits 15
                                                            :12 to select SOFTW
                                                            ARE
  160 000000CC 6008            STR              R0, [R1]    ; trigger
  161 000000CE         ; Select input channel
  162 000000CE 4920            LDR              R1, =ADC0_SSMUX2
  163 000000D0 6808            LDR              R0, [R1]
  164 000000D2 F020 000F       BIC              R0, R0, #0x000F ;AIN0 IS INPUT
  165 000000D6 6008            STR              R0, [R1]
  166 000000D8         ; Config sample sequence
  167 000000D8 491E            LDR              R1, =ADC0_SSCTL2
  168 000000DA 6808            LDR              R0, [R1]
  169 000000DC F040 0006       ORR              R0, R0, #0x6 ; set bits 2:1 (IE
                                                            0, END0)
  170 000000E0 6008            STR              R0, [R1]
  171 000000E2         
  172 000000E2 491D            LDR              R1, =ADC0_SSMUX3
  173 000000E4 6808            LDR              R0, [R1]
  174 000000E6 F040 0010       ORR              R0, R0, #0x0010 ;AIN1 IS INPUT
  175 000000EA 6008            STR              R0, [R1]
  176 000000EC         ; Config sample sequence
  177 000000EC 491B            LDR              R1, =ADC0_SSCTL3
  178 000000EE 6808            LDR              R0, [R1]
  179 000000F0 F040 0006       ORR              R0, R0, #0x6 ; set bits 2:1 (IE
                                                            0, END0)
  180 000000F4 6008            STR              R0, [R1]
  181 000000F6         ; Set sample rate
  182 000000F6 491A            LDR              R1, =ADC0_PP
  183 000000F8 6808            LDR              R0, [R1]
  184 000000FA F040 0001       ORR              R0, R0, #0x01 ; set bits 3:0 to
                                                             1 for 125k sps
  185 000000FE 6008            STR              R0, [R1]
  186 00000100         ; Done with setup, enable sequencer
  187 00000100 4911            LDR              R1, =ADC0_ACTSS
  188 00000102 6808            LDR              R0, [R1]
  189 00000104 F040 000C       ORR              R0, R0, #0x0C ; set bit 2 to en
                                                            able seq 2



ARM Macro Assembler    Page 6 


  190 00000108 6008            STR              R0, [R1]    ; sampling enabled 
                                                            but not initiated y
                                                            et   
  191 0000010A 4770            BX               LR
  192 0000010C                 ENDP
  193 0000010C                 ALIGN
  194 0000010C                 END
              400FE61C 
              400FE638 
              400FE608 
              4000451C 
              40004400 
              400043FC 
              40004420 
              4000452C 
              40008004 
              40008010 
              40008000 
              40024420 
              40024400 
              4002451C 
              40024528 
              40038000 
              40038014 
              40038080 
              40038084 
              400380A0 
              400380A4 
              40038FC4 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\init.d -o.\objects\init.o -I.\RTE\_Target_1 -IC:\Keil
_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123 -IC:\Keil_v5\ARM\CMSIS\
Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 526" --
predefine="TM4C123GH6PM SETA 1" --list=.\listings\init.lst Init.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

Init 00000000

Symbol: Init
   Definitions
      At line 50 in file Init.s
   Uses
      At line 49 in file Init.s
Comment: Init used once
routines 00000000

Symbol: routines
   Definitions
      At line 47 in file Init.s
   Uses
      None
Comment: routines unused
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ADC0_ACTSS 40038000

Symbol: ADC0_ACTSS
   Definitions
      At line 27 in file Init.s
   Uses
      At line 152 in file Init.s
      At line 187 in file Init.s

ADC0_EMUX 40038014

Symbol: ADC0_EMUX
   Definitions
      At line 30 in file Init.s
   Uses
      At line 157 in file Init.s
Comment: ADC0_EMUX used once
ADC0_IM 40038008

Symbol: ADC0_IM
   Definitions
      At line 29 in file Init.s
   Uses
      None
Comment: ADC0_IM unused
ADC0_PP 40038FC4

Symbol: ADC0_PP
   Definitions
      At line 35 in file Init.s
   Uses
      At line 182 in file Init.s
Comment: ADC0_PP used once
ADC0_PSSI 40038028

Symbol: ADC0_PSSI
   Definitions
      At line 31 in file Init.s
   Uses
      None
Comment: ADC0_PSSI unused
ADC0_RIS 40038004

Symbol: ADC0_RIS
   Definitions
      At line 28 in file Init.s
   Uses
      None
Comment: ADC0_RIS unused
ADC0_SSCTL2 40038084

Symbol: ADC0_SSCTL2
   Definitions
      At line 33 in file Init.s
   Uses
      At line 167 in file Init.s
Comment: ADC0_SSCTL2 used once
ADC0_SSCTL3 400380A4




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: ADC0_SSCTL3
   Definitions
      At line 37 in file Init.s
   Uses
      At line 177 in file Init.s
Comment: ADC0_SSCTL3 used once
ADC0_SSFIFO2 40038088

Symbol: ADC0_SSFIFO2
   Definitions
      At line 34 in file Init.s
   Uses
      None
Comment: ADC0_SSFIFO2 unused
ADC0_SSFIFO3 400380A8

Symbol: ADC0_SSFIFO3
   Definitions
      At line 38 in file Init.s
   Uses
      None
Comment: ADC0_SSFIFO3 unused
ADC0_SSMUX2 40038080

Symbol: ADC0_SSMUX2
   Definitions
      At line 32 in file Init.s
   Uses
      At line 162 in file Init.s
Comment: ADC0_SSMUX2 used once
ADC0_SSMUX3 400380A0

Symbol: ADC0_SSMUX3
   Definitions
      At line 36 in file Init.s
   Uses
      At line 172 in file Init.s
Comment: ADC0_SSMUX3 used once
PORTA_AFSEL 40004420

Symbol: PORTA_AFSEL
   Definitions
      At line 7 in file Init.s
   Uses
      At line 95 in file Init.s
Comment: PORTA_AFSEL used once
PORTA_AMSEL 40004528

Symbol: PORTA_AMSEL
   Definitions
      At line 8 in file Init.s
   Uses
      None
Comment: PORTA_AMSEL unused
PORTA_DATA 400043FC

Symbol: PORTA_DATA
   Definitions
      At line 10 in file Init.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 90 in file Init.s
Comment: PORTA_DATA used once
PORTA_DEN 4000451C

Symbol: PORTA_DEN
   Definitions
      At line 5 in file Init.s
   Uses
      At line 81 in file Init.s
Comment: PORTA_DEN used once
PORTA_DIR 40004400

Symbol: PORTA_DIR
   Definitions
      At line 9 in file Init.s
   Uses
      At line 86 in file Init.s
Comment: PORTA_DIR used once
PORTA_PCTL 4000452C

Symbol: PORTA_PCTL
   Definitions
      At line 6 in file Init.s
   Uses
      At line 100 in file Init.s
Comment: PORTA_PCTL used once
PORTE_AFSEL 40024420

Symbol: PORTE_AFSEL
   Definitions
      At line 14 in file Init.s
   Uses
      At line 129 in file Init.s
Comment: PORTE_AFSEL used once
PORTE_AMSEL 40024528

Symbol: PORTE_AMSEL
   Definitions
      At line 15 in file Init.s
   Uses
      At line 147 in file Init.s
Comment: PORTE_AMSEL used once
PORTE_DEN 4002451C

Symbol: PORTE_DEN
   Definitions
      At line 12 in file Init.s
   Uses
      At line 142 in file Init.s
Comment: PORTE_DEN used once
PORTE_DIR 40024400

Symbol: PORTE_DIR
   Definitions
      At line 16 in file Init.s
   Uses
      At line 134 in file Init.s
Comment: PORTE_DIR used once



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols

PORTE_PCTL 4002452C

Symbol: PORTE_PCTL
   Definitions
      At line 13 in file Init.s
   Uses
      None
Comment: PORTE_PCTL unused
PORTF_AFSEL 40025420

Symbol: PORTF_AFSEL
   Definitions
      At line 20 in file Init.s
   Uses
      None
Comment: PORTF_AFSEL unused
PORTF_AMSEL 40025528

Symbol: PORTF_AMSEL
   Definitions
      At line 21 in file Init.s
   Uses
      None
Comment: PORTF_AMSEL unused
PORTF_DATA 400253FC

Symbol: PORTF_DATA
   Definitions
      At line 23 in file Init.s
   Uses
      None
Comment: PORTF_DATA unused
PORTF_DEN 4002551C

Symbol: PORTF_DEN
   Definitions
      At line 18 in file Init.s
   Uses
      None
Comment: PORTF_DEN unused
PORTF_DIR 40025400

Symbol: PORTF_DIR
   Definitions
      At line 22 in file Init.s
   Uses
      None
Comment: PORTF_DIR unused
PORTF_PCTL 4002552C

Symbol: PORTF_PCTL
   Definitions
      At line 19 in file Init.s
   Uses
      None
Comment: PORTF_PCTL unused
RCGCADC 400FE638

Symbol: RCGCADC



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 25 in file Init.s
   Uses
      At line 61 in file Init.s
Comment: RCGCADC used once
RCGCGPIO 400FE608

Symbol: RCGCGPIO
   Definitions
      At line 3 in file Init.s
   Uses
      At line 71 in file Init.s
Comment: RCGCGPIO used once
RCGCSSI 400FE61C

Symbol: RCGCSSI
   Definitions
      At line 40 in file Init.s
   Uses
      At line 51 in file Init.s
Comment: RCGCSSI used once
SSICPSR 40008010

Symbol: SSICPSR
   Definitions
      At line 43 in file Init.s
   Uses
      At line 111 in file Init.s
Comment: SSICPSR used once
SSICR0 40008000

Symbol: SSICR0
   Definitions
      At line 41 in file Init.s
   Uses
      At line 115 in file Init.s
Comment: SSICR0 used once
SSICR1 40008004

Symbol: SSICR1
   Definitions
      At line 42 in file Init.s
   Uses
      At line 105 in file Init.s
      At line 119 in file Init.s

35 symbols
373 symbols in table
