<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_cil.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>dwc_otg_cil.h File Reference</h1>This file contains the interface to the Core Interface Layer. <a href="#_details">More...</a>
<p>
<code>#include &quot;dwc_os.h&quot;</code><br>
<code>#include &quot;dwc_list.h&quot;</code><br>
<code>#include &quot;<a class="el" href="dwc__otg__dbg_8h-source.html">dwc_otg_dbg.h</a>&quot;</code><br>
<code>#include &quot;<a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>&quot;</code><br>
<code>#include &quot;<a class="el" href="dwc__otg__core__if_8h-source.html">dwc_otg_core_if.h</a>&quot;</code><br>

<p>
<a href="dwc__otg__cil_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiso__pkt__info.html">iso_pkt_info</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Information for each ISOC packet.  <a href="structiso__pkt__info.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html">dwc_ep</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The <code><a class="el" href="structdwc__ep.html">dwc_ep</a></code> structure represents the state of a single endpoint when acting in device mode.  <a href="structdwc__ep.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html">dwc_hc</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host channel descriptor.  <a href="structdwc__hc.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html">dwc_otg_core_params</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The following parameters may be specified when starting the module.  <a href="structdwc__otg__core__params.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The <code><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if</a></code> structure contains information needed to manage the DWC_otg controller acting in either host or device mode.  <a href="structdwc__otg__core__if.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__cil__callbacks.html">dwc_otg_cil_callbacks</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DWC_otg CIL callback structure.  <a href="structdwc__otg__cil__callbacks.html#_details">More...</a><br></td></tr>
<tr><td colspan="2"><br><h2>Host CIL Functions</h2></td></tr>
<tr><td colspan="2">The following functions support managing the DWC_otg controller in host mode. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#071cb1f3f29f9a52775e9fff270b1c7c">clear_hc_int</a>(_hc_regs_, _intr_)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#e530fa4a6ed31f67cad65969355651ef">disable_hc_int</a>(_hc_regs_, _intr_)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#f2f5f8703a3292608f1cb756d0d5c4ea">dwc_otg_hc_init</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *_hc)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prepares a host channel for transferring packets to/from a specific endpoint.  <a href="#f2f5f8703a3292608f1cb756d0d5c4ea"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#ec2bad3cbf8baa9b4932d84719e952e1">dwc_otg_hc_halt</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *_hc, dwc_otg_halt_status_e _halt_status)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Attempts to halt a host channel.  <a href="#ec2bad3cbf8baa9b4932d84719e952e1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#99d4028c98b445a925ea5068b399d319">dwc_otg_hc_cleanup</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *_hc)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears the transfer state for a host channel.  <a href="#99d4028c98b445a925ea5068b399d319"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#0e66d54f3126186b0548743eb4641ad6">dwc_otg_hc_start_transfer</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *_hc)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function does the setup for a data transfer for a host channel and starts the transfer.  <a href="#0e66d54f3126186b0548743eb4641ad6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#1677ed41bf5cf0c64cdcec47265a4052">dwc_otg_hc_continue_transfer</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *_hc)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function continues a data transfer that was started by previous call to <code>dwc_otg_hc_start_transfer</code>.  <a href="#1677ed41bf5cf0c64cdcec47265a4052"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#ca1e0ad294962a68562280543947446e">dwc_otg_hc_do_ping</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *_hc)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Starts a PING transfer.  <a href="#ca1e0ad294962a68562280543947446e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="5cc27afc02b8f7199e3cf5f02ddbdeee"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_hc_write_packet" ref="5cc27afc02b8f7199e3cf5f02ddbdeee" args="(dwc_otg_core_if_t *_core_if, dwc_hc_t *_hc)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#5cc27afc02b8f7199e3cf5f02ddbdeee">dwc_otg_hc_write_packet</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *_hc)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#99a7497537db075b95c72816e766acf8">dwc_otg_enable_host_interrupts</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function enables the Host mode interrupts.  <a href="#99a7497537db075b95c72816e766acf8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#6f3cf40d961167bf8c5888bcf577c15b">dwc_otg_disable_host_interrupts</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function disables the Host Mode interrupts.  <a href="#6f3cf40d961167bf8c5888bcf577c15b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#dbc20e9f9cadbdf4df65db3f82bbb820">dwc_otg_hc_start_transfer_ddma</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function does the setup for a data transfer for a host channel and starts the transfer in Descriptor DMA mode.  <a href="#dbc20e9f9cadbdf4df65db3f82bbb820"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#ce67da6af4023cffd25333d20992438e">dwc_otg_read_hprt0</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function Reads HPRT0 in preparation to modify.  <a href="#ce67da6af4023cffd25333d20992438e"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Device CIL Functions</h2></td></tr>
<tr><td colspan="2">The following functions support managing the DWC_otg controller in device mode. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="88a31fe802a64ad8f866e3d362d3a74e"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_wakeup" ref="88a31fe802a64ad8f866e3d362d3a74e" args="(dwc_otg_core_if_t *_core_if)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_wakeup</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#674adeecada7af04f0d43aa819469b71">dwc_otg_read_setup_packet</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, uint32_t *_dest)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function reads a setup packet from the Rx FIFO into the destination buffer.  <a href="#674adeecada7af04f0d43aa819469b71"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#9e8d3f050dc72eeaad2541bfd9796879">dwc_otg_get_frame_number</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the current USB frame number.  <a href="#9e8d3f050dc72eeaad2541bfd9796879"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#382592a5e686a82ece47d7634800aae3">dwc_otg_ep0_activate</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *_ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function enables EP0 OUT to receive SETUP packets and configures EP0 IN for transmitting packets.  <a href="#382592a5e686a82ece47d7634800aae3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#ceb07d2056baad0974dedf55cf9cab80">dwc_otg_ep_activate</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *_ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function activates an EP.  <a href="#ceb07d2056baad0974dedf55cf9cab80"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#e813a4a71aab8a37f63790d3450367ec">dwc_otg_ep_deactivate</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *_ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function deactivates an EP.  <a href="#e813a4a71aab8a37f63790d3450367ec"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#aa731bad72017df1111f0f31bcbc7f33">dwc_otg_ep_start_transfer</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *_ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function does the setup for a data transfer for an EP and starts the transfer.  <a href="#aa731bad72017df1111f0f31bcbc7f33"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#fc1d9180b7d4e894214afddde1f4397e">dwc_otg_ep_start_zl_transfer</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *_ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function setup a zero length transfer in Buffer DMA and Slave modes for usb requests with zero field set.  <a href="#fc1d9180b7d4e894214afddde1f4397e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#d4a111ecd96bec3afd3b7c0421af9652">dwc_otg_ep0_start_transfer</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *_ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function does the setup for a data transfer for EP0 and starts the transfer.  <a href="#d4a111ecd96bec3afd3b7c0421af9652"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#e52e9ca5ecba4797f51be5e30f1c6fbc">dwc_otg_ep0_continue_transfer</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *_ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function continues control IN transfers started by dwc_otg_ep0_start_transfer, when the transfer does not fit in a single packet.  <a href="#e52e9ca5ecba4797f51be5e30f1c6fbc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#42cba51a650375f6a18f4136cb4dba92">dwc_otg_ep_write_packet</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *_ep, int _dma)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function writes a packet into the Tx FIFO associated with the EP.  <a href="#42cba51a650375f6a18f4136cb4dba92"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#e1490c2dd3586403cf3fe12c716b41b2">dwc_otg_ep_set_stall</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *_ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set the EP STALL.  <a href="#e1490c2dd3586403cf3fe12c716b41b2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#45d65850c250067079f80c3ba87ef077">dwc_otg_ep_clear_stall</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *_ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clear the EP STALL.  <a href="#45d65850c250067079f80c3ba87ef077"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#ea31a3abac0bdb1ede29a9d65c402553">dwc_otg_enable_device_interrupts</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function enables the Device mode interrupts.  <a href="#ea31a3abac0bdb1ede29a9d65c402553"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#0f0894ae9890260e1da839aa10af35cc">dwc_otg_iso_ep_start_frm_transfer</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function initializes a descriptor chain for Isochronous transfer.  <a href="#0f0894ae9890260e1da839aa10af35cc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#0b13a31a7ddc82b53862cd06cfed6393">dwc_otg_iso_ep_start_buf_transfer</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function initializes a descriptor chain for Isochronous transfer.  <a href="#0b13a31a7ddc82b53862cd06cfed6393"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Common CIL Functions</h2></td></tr>
<tr><td colspan="2">The following functions support managing the DWC_otg controller in either device or host mode. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#68f59dd23ccfffa9aa1dc590e99b7668">dwc_otg_read_packet</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint8_t *dest, uint16_t bytes)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function reads a packet from the Rx FIFO into the destination buffer.  <a href="#68f59dd23ccfffa9aa1dc590e99b7668"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#f92d866287dce46d9e150c48901086bf">dwc_otg_flush_tx_fifo</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, const int _num)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flush a Tx FIFO.  <a href="#f92d866287dce46d9e150c48901086bf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#07661371177fec53ba6d020320f2bae8">dwc_otg_flush_rx_fifo</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flush Rx FIFO.  <a href="#07661371177fec53ba6d020320f2bae8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#c8466c3cd6229625268ec423c4b44aa4">dwc_otg_core_reset</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Do core a soft reset of the core.  <a href="#c8466c3cd6229625268ec423c4b44aa4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="639809e3c27026b8f956c2a133b1d433"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_read_core_intr" ref="639809e3c27026b8f956c2a133b1d433" args="(dwc_otg_core_if_t *core_if)" -->
static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#639809e3c27026b8f956c2a133b1d433">dwc_otg_read_core_intr</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function returns the Core Interrupt register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="6f5d7863a0e519c8e2e331da3029b579"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_read_otg_intr" ref="6f5d7863a0e519c8e2e331da3029b579" args="(dwc_otg_core_if_t *core_if)" -->
static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#6f5d7863a0e519c8e2e331da3029b579">dwc_otg_read_otg_intr</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function returns the OTG Interrupt register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="574c9a2a3f7fa76d93e735daf2c64e2f"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_read_dev_all_in_ep_intr" ref="574c9a2a3f7fa76d93e735daf2c64e2f" args="(dwc_otg_core_if_t *core_if)" -->
static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#574c9a2a3f7fa76d93e735daf2c64e2f">dwc_otg_read_dev_all_in_ep_intr</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function reads the Device All Endpoints Interrupt register and returns the IN endpoint interrupt bits. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="43d4fc3ed87fc91c58c0299a9f3e82fe"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_read_dev_all_out_ep_intr" ref="43d4fc3ed87fc91c58c0299a9f3e82fe" args="(dwc_otg_core_if_t *core_if)" -->
static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#43d4fc3ed87fc91c58c0299a9f3e82fe">dwc_otg_read_dev_all_out_ep_intr</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function reads the Device All Endpoints Interrupt register and returns the OUT endpoint interrupt bits. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="d14e93e73613cfa13336db4da4ee2f20"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_read_dev_in_ep_intr" ref="d14e93e73613cfa13336db4da4ee2f20" args="(dwc_otg_core_if_t *core_if, dwc_ep_t *ep)" -->
static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#d14e93e73613cfa13336db4da4ee2f20">dwc_otg_read_dev_in_ep_intr</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function returns the Device IN EP Interrupt register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="01199eaadd2a7b875c1841d13ee3728b"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_read_dev_out_ep_intr" ref="01199eaadd2a7b875c1841d13ee3728b" args="(dwc_otg_core_if_t *_core_if, dwc_ep_t *_ep)" -->
static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#01199eaadd2a7b875c1841d13ee3728b">dwc_otg_read_dev_out_ep_intr</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *_ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function returns the Device OUT EP Interrupt register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ddc68d442228b5b0600e7ee26c641700"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_read_host_all_channels_intr" ref="ddc68d442228b5b0600e7ee26c641700" args="(dwc_otg_core_if_t *_core_if)" -->
static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#ddc68d442228b5b0600e7ee26c641700">dwc_otg_read_host_all_channels_intr</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function returns the Host All Channel Interrupt register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="65dda5b1d8f94672a6123536574448c4"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_read_host_channel_intr" ref="65dda5b1d8f94672a6123536574448c4" args="(dwc_otg_core_if_t *_core_if, dwc_hc_t *_hc)" -->
static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#65dda5b1d8f94672a6123536574448c4">dwc_otg_read_host_channel_intr</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *_hc)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#de0ac73b05fc306b04614f73b890a364">dwc_otg_mode</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function returns the mode of the operation, host or device.  <a href="#de0ac73b05fc306b04614f73b890a364"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="c9555551bb7f2d0a51be23d54463f2ec"></a><!-- doxytag: member="dwc_otg_cil.h::__DWC_CIL_H__" ref="c9555551bb7f2d0a51be23d54463f2ec" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#c9555551bb7f2d0a51be23d54463f2ec">__DWC_CIL_H__</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="51536e4844fe9022b60531eebca32a26"></a><!-- doxytag: member="dwc_otg_cil.h::OTG_CORE_REV_2_60a" ref="51536e4844fe9022b60531eebca32a26" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#51536e4844fe9022b60531eebca32a26">OTG_CORE_REV_2_60a</a>&nbsp;&nbsp;&nbsp;0x4F54260A</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Macros defined for DWC OTG HW Release verison. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="aac1e3cc465029aa0a2965b7c6d9fc50"></a><!-- doxytag: member="dwc_otg_cil.h::OTG_CORE_REV_2_71a" ref="aac1e3cc465029aa0a2965b7c6d9fc50" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#aac1e3cc465029aa0a2965b7c6d9fc50">OTG_CORE_REV_2_71a</a>&nbsp;&nbsp;&nbsp;0x4F54271A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="3d25615a19f95042bcc3512b4855cebe"></a><!-- doxytag: member="dwc_otg_cil.h::OTG_CORE_REV_2_72a" ref="3d25615a19f95042bcc3512b4855cebe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#3d25615a19f95042bcc3512b4855cebe">OTG_CORE_REV_2_72a</a>&nbsp;&nbsp;&nbsp;0x4F54272A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="02c75ff58b0b88ae59c89063478648dd"></a><!-- doxytag: member="dwc_otg_cil.h::OTG_CORE_REV_2_80a" ref="02c75ff58b0b88ae59c89063478648dd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#02c75ff58b0b88ae59c89063478648dd">OTG_CORE_REV_2_80a</a>&nbsp;&nbsp;&nbsp;0x4F54280A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ceb592db3a34e7435e6bd9fc4cf5627c"></a><!-- doxytag: member="dwc_otg_cil.h::OTG_CORE_REV_2_81a" ref="ceb592db3a34e7435e6bd9fc4cf5627c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#ceb592db3a34e7435e6bd9fc4cf5627c">OTG_CORE_REV_2_81a</a>&nbsp;&nbsp;&nbsp;0x4F54281A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="c2f4aa7b1cfc164330925404c5029724"></a><!-- doxytag: member="dwc_otg_cil.h::OTG_CORE_REV_2_90a" ref="c2f4aa7b1cfc164330925404c5029724" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#c2f4aa7b1cfc164330925404c5029724">OTG_CORE_REV_2_90a</a>&nbsp;&nbsp;&nbsp;0x4F54290A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="64e5cd756330f5adab79b25cc8067bdc"></a><!-- doxytag: member="dwc_otg_cil.h::DWC_OTG_EP_TYPE_CONTROL" ref="64e5cd756330f5adab79b25cc8067bdc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#64e5cd756330f5adab79b25cc8067bdc">DWC_OTG_EP_TYPE_CONTROL</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="152a3a5e1433bd2197672f0b5105e7a4"></a><!-- doxytag: member="dwc_otg_cil.h::DWC_OTG_EP_TYPE_ISOC" ref="152a3a5e1433bd2197672f0b5105e7a4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#152a3a5e1433bd2197672f0b5105e7a4">DWC_OTG_EP_TYPE_ISOC</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9b079858cda0b917316ad9161b3881e0"></a><!-- doxytag: member="dwc_otg_cil.h::DWC_OTG_EP_TYPE_BULK" ref="9b079858cda0b917316ad9161b3881e0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#9b079858cda0b917316ad9161b3881e0">DWC_OTG_EP_TYPE_BULK</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="1401d1264f88530232cf51ab31cc5347"></a><!-- doxytag: member="dwc_otg_cil.h::DWC_OTG_EP_TYPE_INTR" ref="1401d1264f88530232cf51ab31cc5347" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#1401d1264f88530232cf51ab31cc5347">DWC_OTG_EP_TYPE_INTR</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="1a25260b2e1a06850c26f7b7e5128f31"></a><!-- doxytag: member="dwc_otg_cil.h::DWC_OTG_EP_SPEED_LOW" ref="1a25260b2e1a06850c26f7b7e5128f31" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#1a25260b2e1a06850c26f7b7e5128f31">DWC_OTG_EP_SPEED_LOW</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="2ec9a7665a34074eedf1f40681d124ef"></a><!-- doxytag: member="dwc_otg_cil.h::DWC_OTG_EP_SPEED_FULL" ref="2ec9a7665a34074eedf1f40681d124ef" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#2ec9a7665a34074eedf1f40681d124ef">DWC_OTG_EP_SPEED_FULL</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="b9dc03c6bc3c1113a935a73cf7021fbe"></a><!-- doxytag: member="dwc_otg_cil.h::DWC_OTG_EP_SPEED_HIGH" ref="b9dc03c6bc3c1113a935a73cf7021fbe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#b9dc03c6bc3c1113a935a73cf7021fbe">DWC_OTG_EP_SPEED_HIGH</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="0e843d08e80c29e82962ce9170a02a52"></a><!-- doxytag: member="dwc_otg_cil.h::DWC_OTG_HC_PID_DATA0" ref="0e843d08e80c29e82962ce9170a02a52" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#0e843d08e80c29e82962ce9170a02a52">DWC_OTG_HC_PID_DATA0</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="5a78ac2f42a7e583d849903fa4570fb8"></a><!-- doxytag: member="dwc_otg_cil.h::DWC_OTG_HC_PID_DATA2" ref="5a78ac2f42a7e583d849903fa4570fb8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#5a78ac2f42a7e583d849903fa4570fb8">DWC_OTG_HC_PID_DATA2</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e623eb446c55928b324e9636111315e1"></a><!-- doxytag: member="dwc_otg_cil.h::DWC_OTG_HC_PID_DATA1" ref="e623eb446c55928b324e9636111315e1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#e623eb446c55928b324e9636111315e1">DWC_OTG_HC_PID_DATA1</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="3cea7ef8aa1cfeb50060f07e08fa6aff"></a><!-- doxytag: member="dwc_otg_cil.h::DWC_OTG_HC_PID_MDATA" ref="3cea7ef8aa1cfeb50060f07e08fa6aff" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#3cea7ef8aa1cfeb50060f07e08fa6aff">DWC_OTG_HC_PID_MDATA</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="8d329f92a5ff6f9a72fc755b6b1a4e17"></a><!-- doxytag: member="dwc_otg_cil.h::DWC_OTG_HC_PID_SETUP" ref="8d329f92a5ff6f9a72fc755b6b1a4e17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#8d329f92a5ff6f9a72fc755b6b1a4e17">DWC_OTG_HC_PID_SETUP</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="1e6c4a07594b33ba981e3664a2f3366c"></a><!-- doxytag: member="dwc_otg_cil.h::DWC_OTG_PCGCCTL_OFFSET" ref="1e6c4a07594b33ba981e3664a2f3366c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#1e6c4a07594b33ba981e3664a2f3366c">DWC_OTG_PCGCCTL_OFFSET</a>&nbsp;&nbsp;&nbsp;0xE00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="921e7968f6c39c1d7c8d3b4b95a4f4eb"></a><!-- doxytag: member="dwc_otg_cil.h::DWC_OTG_DATA_FIFO_OFFSET" ref="921e7968f6c39c1d7c8d3b4b95a4f4eb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#921e7968f6c39c1d7c8d3b4b95a4f4eb">DWC_OTG_DATA_FIFO_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="b7aa34c1f7efae9b69e2891fea7b615f"></a><!-- doxytag: member="dwc_otg_cil.h::DWC_OTG_DATA_FIFO_SIZE" ref="b7aa34c1f7efae9b69e2891fea7b615f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#b7aa34c1f7efae9b69e2891fea7b615f">DWC_OTG_DATA_FIFO_SIZE</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a0732b344b6571a4554968e4ee2214dd"></a><!-- doxytag: member="dwc_otg_cil.h::A_HOST" ref="a0732b344b6571a4554968e4ee2214dd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#a0732b344b6571a4554968e4ee2214dd">A_HOST</a>&nbsp;&nbsp;&nbsp;(1)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A-Device is a_host. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="da9f5eb506da71435e8976ceb38bc14d"></a><!-- doxytag: member="dwc_otg_cil.h::A_SUSPEND" ref="da9f5eb506da71435e8976ceb38bc14d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#da9f5eb506da71435e8976ceb38bc14d">A_SUSPEND</a>&nbsp;&nbsp;&nbsp;(2)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A-Device is a_suspend. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="7528970c03451cfc85e86ab92bbaf554"></a><!-- doxytag: member="dwc_otg_cil.h::A_PERIPHERAL" ref="7528970c03451cfc85e86ab92bbaf554" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#7528970c03451cfc85e86ab92bbaf554">A_PERIPHERAL</a>&nbsp;&nbsp;&nbsp;(3)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A-Device is a_peripherial. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="622c3b95c9a587f518a787c05c50ffb7"></a><!-- doxytag: member="dwc_otg_cil.h::B_PERIPHERAL" ref="622c3b95c9a587f518a787c05c50ffb7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#622c3b95c9a587f518a787c05c50ffb7">B_PERIPHERAL</a>&nbsp;&nbsp;&nbsp;(4)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">B-Device is operating as a Peripheral. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="02d6d4d9a0fdcc4fc8c5cf8e6c8577aa"></a><!-- doxytag: member="dwc_otg_cil.h::B_HOST" ref="02d6d4d9a0fdcc4fc8c5cf8e6c8577aa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#02d6d4d9a0fdcc4fc8c5cf8e6c8577aa">B_HOST</a>&nbsp;&nbsp;&nbsp;(5)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">B-Device is operating as a Host. <br></td></tr>
<tr><td colspan="2"><br><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ef7ad72528599bd12fe954ce1899576e"></a><!-- doxytag: member="dwc_otg_cil.h::iso_pkt_info_t" ref="ef7ad72528599bd12fe954ce1899576e" args="" -->
typedef <a class="el" href="structiso__pkt__info.html">iso_pkt_info</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#ef7ad72528599bd12fe954ce1899576e">iso_pkt_info_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Information for each ISOC packet. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structdwc__ep.html">dwc_ep</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#974bc77a560995de85c414ac44799443">dwc_ep_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The <code><a class="el" href="structdwc__ep.html">dwc_ep</a></code> structure represents the state of a single endpoint when acting in device mode.  <a href="#974bc77a560995de85c414ac44799443"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="346dc8786819502ccd295958eaf89c00"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_halt_status_e" ref="346dc8786819502ccd295958eaf89c00" args="" -->
typedef enum <a class="el" href="dwc__otg__cil_8h.html#5535f5641e4293d3ecca5c863863d60d">dwc_otg_halt_status</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_halt_status_e</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structdwc__hc.html">dwc_hc</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#fc0170955f6bcf84c1b8d02ec94a5826">dwc_hc_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host channel descriptor.  <a href="#fc0170955f6bcf84c1b8d02ec94a5826"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structdwc__otg__core__params.html">dwc_otg_core_params</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#b277e9a981ab1d2769a32f6610a52f51">dwc_otg_core_params_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The following parameters may be specified when starting the module.  <a href="#b277e9a981ab1d2769a32f6610a52f51"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="eb81bb79f5836aa8c6a647ca4d928887"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_lx_state_e" ref="eb81bb79f5836aa8c6a647ca4d928887" args="" -->
typedef enum <a class="el" href="dwc__otg__cil_8h.html#8442e49b7c783099ac17bda4f8b3bc3c">dwc_otg_lx_state</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_lx_state_e</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structdwc__otg__cil__callbacks.html">dwc_otg_cil_callbacks</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#b54889e4f4d9fd42235411c317645280">dwc_otg_cil_callbacks_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DWC_otg CIL callback structure.  <a href="#b54889e4f4d9fd42235411c317645280"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#5535f5641e4293d3ecca5c863863d60d">dwc_otg_halt_status</a> { <br>
&nbsp;&nbsp;<b>DWC_OTG_HC_XFER_NO_HALT_STATUS</b>, 
<b>DWC_OTG_HC_XFER_COMPLETE</b>, 
<b>DWC_OTG_HC_XFER_URB_COMPLETE</b>, 
<b>DWC_OTG_HC_XFER_ACK</b>, 
<br>
&nbsp;&nbsp;<b>DWC_OTG_HC_XFER_NAK</b>, 
<b>DWC_OTG_HC_XFER_NYET</b>, 
<b>DWC_OTG_HC_XFER_STALL</b>, 
<b>DWC_OTG_HC_XFER_XACT_ERR</b>, 
<br>
&nbsp;&nbsp;<b>DWC_OTG_HC_XFER_FRAME_OVERRUN</b>, 
<b>DWC_OTG_HC_XFER_BABBLE_ERR</b>, 
<b>DWC_OTG_HC_XFER_DATA_TOGGLE_ERR</b>, 
<b>DWC_OTG_HC_XFER_AHB_ERR</b>, 
<br>
&nbsp;&nbsp;<b>DWC_OTG_HC_XFER_PERIODIC_INCOMPLETE</b>, 
<b>DWC_OTG_HC_XFER_URB_DEQUEUE</b>
<br>
 }</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#8442e49b7c783099ac17bda4f8b3bc3c">dwc_otg_lx_state</a> { <a class="el" href="dwc__otg__cil_8h.html#8442e49b7c783099ac17bda4f8b3bc3c9743a36d9b0b8c66a11a0714fdd27fb5">DWC_OTG_L0</a>, 
<a class="el" href="dwc__otg__cil_8h.html#8442e49b7c783099ac17bda4f8b3bc3cf5b112742a8103f3489107ad26c0ff58">DWC_OTG_L1</a>, 
<a class="el" href="dwc__otg__cil_8h.html#8442e49b7c783099ac17bda4f8b3bc3cd1fadb6fa31de73e8176316a0e0ba905">DWC_OTG_L2</a>, 
<a class="el" href="dwc__otg__cil_8h.html#8442e49b7c783099ac17bda4f8b3bc3c86715d528a59b114b95aaafa8f2142f6">DWC_OTG_L3</a>
 }</td></tr>

<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9ef061e0e79210e6c2a2c2b9cc45bd45"></a><!-- doxytag: member="dwc_otg_cil.h::w_conn_id_status_change" ref="9ef061e0e79210e6c2a2c2b9cc45bd45" args="(void *p)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#9ef061e0e79210e6c2a2c2b9cc45bd45">w_conn_id_status_change</a> (void *p)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#07f0b189448c71e7ea4c7b121320fb89">w_wakeup_detected</a> (void *p)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#9389236ccea6cb2710628143ab771004">dwc_otg_core_host_init</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function initializes the DWC_otg controller registers for host mode.  <a href="#9389236ccea6cb2710628143ab771004"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#16b147d5ce40708fe305d65c869edad8">dwc_otg_core_dev_init</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function initializes the DWC_otg controller registers for device mode.  <a href="#16b147d5ce40708fe305d65c869edad8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#0ffb9dfee005bc3da77eb52f96a87fc8">dwc_otg_cil_register_pcd_callbacks</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, <a class="el" href="structdwc__otg__cil__callbacks.html">dwc_otg_cil_callbacks_t</a> *_cb, void *_p)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Register PCD callbacks.  <a href="#0ffb9dfee005bc3da77eb52f96a87fc8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8h.html#b8a0bb1f2b02714a0186656c4e315ef6">dwc_otg_cil_register_hcd_callbacks</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if, <a class="el" href="structdwc__otg__cil__callbacks.html">dwc_otg_cil_callbacks_t</a> *_cb, void *_p)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Register HCD callbacks.  <a href="#b8a0bb1f2b02714a0186656c4e315ef6"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
This file contains the interface to the Core Interface Layer. 
<p>

<p>
Definition in file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.<hr><h2>Define Documentation</h2>
<a class="anchor" name="071cb1f3f29f9a52775e9fff270b1c7c"></a><!-- doxytag: member="dwc_otg_cil.h::clear_hc_int" ref="071cb1f3f29f9a52775e9fff270b1c7c" args="(_hc_regs_, _intr_)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define clear_hc_int          </td>
          <td>(</td>
          <td class="paramtype">_hc_regs_,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">_intr_&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keywordflow">do</span> { \
        <a class="code" href="unionhcint__data.html">hcint_data_t</a> hcint_clear = {.d32 = 0}; \
        hcint_clear.<a class="code" href="unionhcint__data.html#3ab6af507f45d91a7898dd711f4368ee">b</a>._intr_ = 1; \
        dwc_write_reg32(&amp;(_hc_regs_)-&gt;hcint, hcint_clear.<a class="code" href="unionhcint__data.html#05a82fa7693f875622db744716d7f73e">d32</a>); \
} <span class="keywordflow">while</span> (0)
</pre></div>
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00903">903</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.
</div>
</div><p>
<a class="anchor" name="e530fa4a6ed31f67cad65969355651ef"></a><!-- doxytag: member="dwc_otg_cil.h::disable_hc_int" ref="e530fa4a6ed31f67cad65969355651ef" args="(_hc_regs_, _intr_)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define disable_hc_int          </td>
          <td>(</td>
          <td class="paramtype">_hc_regs_,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">_intr_&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keywordflow">do</span> { \
        <a class="code" href="unionhcintmsk__data.html">hcintmsk_data_t</a> hcintmsk = {.d32 = 0}; \
        hcintmsk.<a class="code" href="unionhcintmsk__data.html#6835f55069c94947b580c8f01f64a075">b</a>._intr_ = 1; \
        dwc_modify_reg32(&amp;(_hc_regs_)-&gt;hcintmsk, hcintmsk.<a class="code" href="unionhcintmsk__data.html#8868299fcc762e005b7f0bf67e5fbe30">d32</a>, 0); \
} <span class="keywordflow">while</span> (0)
</pre></div>
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00917">917</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.
</div>
</div><p>
<hr><h2>Typedef Documentation</h2>
<a class="anchor" name="974bc77a560995de85c414ac44799443"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_ep_t" ref="974bc77a560995de85c414ac44799443" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structdwc__ep.html">dwc_ep</a>  <a class="el" href="structdwc__ep.html">dwc_ep_t</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The <code><a class="el" href="structdwc__ep.html">dwc_ep</a></code> structure represents the state of a single endpoint when acting in device mode. 
<p>
It contains the data items needed for an endpoint to be activated and transfer packets. 
</div>
</div><p>
<a class="anchor" name="fc0170955f6bcf84c1b8d02ec94a5826"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_hc_t" ref="fc0170955f6bcf84c1b8d02ec94a5826" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structdwc__hc.html">dwc_hc</a>  <a class="el" href="structdwc__hc.html">dwc_hc_t</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Host channel descriptor. 
<p>
This structure represents the state of a single host channel when acting in host mode. It contains the data items needed to transfer packets to an endpoint via a host channel. 
</div>
</div><p>
<a class="anchor" name="b277e9a981ab1d2769a32f6610a52f51"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_core_params_t" ref="b277e9a981ab1d2769a32f6610a52f51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structdwc__otg__core__params.html">dwc_otg_core_params</a>  <a class="el" href="structdwc__otg__core__params.html">dwc_otg_core_params_t</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The following parameters may be specified when starting the module. 
<p>
These parameters define how the DWC_otg controller should be configured. 
</div>
</div><p>
<a class="anchor" name="b54889e4f4d9fd42235411c317645280"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_cil_callbacks_t" ref="b54889e4f4d9fd42235411c317645280" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structdwc__otg__cil__callbacks.html">dwc_otg_cil_callbacks</a>  <a class="el" href="structdwc__otg__cil__callbacks.html">dwc_otg_cil_callbacks_t</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DWC_otg CIL callback structure. 
<p>
This structure allows the HCD and PCD to register functions used for starting and stopping the PCD and HCD for role change on for a DRD. 
</div>
</div><p>
<hr><h2>Enumeration Type Documentation</h2>
<a class="anchor" name="8442e49b7c783099ac17bda4f8b3bc3c"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_lx_state" ref="8442e49b7c783099ac17bda4f8b3bc3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="dwc__otg__cil_8h.html#8442e49b7c783099ac17bda4f8b3bc3c">dwc_otg_lx_state</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="8442e49b7c783099ac17bda4f8b3bc3c9743a36d9b0b8c66a11a0714fdd27fb5"></a><!-- doxytag: member="DWC_OTG_L0" ref="8442e49b7c783099ac17bda4f8b3bc3c9743a36d9b0b8c66a11a0714fdd27fb5" args="" -->DWC_OTG_L0</em>&nbsp;</td><td>
On state. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="8442e49b7c783099ac17bda4f8b3bc3cf5b112742a8103f3489107ad26c0ff58"></a><!-- doxytag: member="DWC_OTG_L1" ref="8442e49b7c783099ac17bda4f8b3bc3cf5b112742a8103f3489107ad26c0ff58" args="" -->DWC_OTG_L1</em>&nbsp;</td><td>
LPM sleep state. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="8442e49b7c783099ac17bda4f8b3bc3cd1fadb6fa31de73e8176316a0e0ba905"></a><!-- doxytag: member="DWC_OTG_L2" ref="8442e49b7c783099ac17bda4f8b3bc3cd1fadb6fa31de73e8176316a0e0ba905" args="" -->DWC_OTG_L2</em>&nbsp;</td><td>
USB suspend state. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="8442e49b7c783099ac17bda4f8b3bc3c86715d528a59b114b95aaafa8f2142f6"></a><!-- doxytag: member="DWC_OTG_L3" ref="8442e49b7c783099ac17bda4f8b3bc3c86715d528a59b114b95aaafa8f2142f6" args="" -->DWC_OTG_L3</em>&nbsp;</td><td>
Off state. </td></tr>
</table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00664">664</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.
</div>
</div><p>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="07f0b189448c71e7ea4c7b121320fb89"></a><!-- doxytag: member="dwc_otg_cil.h::w_wakeup_detected" ref="07f0b189448c71e7ea4c7b121320fb89" args="(void *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void w_wakeup_detected           </td>
          <td>(</td>
          <td class="paramtype">void *&nbsp;</td>
          <td class="paramname"> <em>p</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="dwc__otg__cil__intr_8c-source.html#l00473">473</a> of file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="9389236ccea6cb2710628143ab771004"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_core_host_init" ref="9389236ccea6cb2710628143ab771004" args="(dwc_otg_core_if_t *_core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_core_host_init           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function initializes the DWC_otg controller registers for host mode. 
<p>
This function flushes the Tx and Rx FIFOs and it flushes any entries in the request queues. Host channels are reset to ensure that they are ready for performing transfers.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l01196">1196</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="16b147d5ce40708fe305d65c869edad8"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_core_dev_init" ref="16b147d5ce40708fe305d65c869edad8" args="(dwc_otg_core_if_t *_core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_core_dev_init           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function initializes the DWC_otg controller registers for device mode. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller </td></tr>
  </table>
</dl>

<p>
Set Periodic Tx FIFO Mask all bits 0<p>
Set Tx FIFO Mask all bits 0<p>
<dl compact><dt><b><a class="el" href="todo.html#_todo000006">Todo:</a></b></dt><dd>NGS: Fix Periodic FIFO Sizing! </dd></dl>
<p>
<dl compact><dt><b><a class="el" href="todo.html#_todo000006">Todo:</a></b></dt><dd>Finish debug of this </dd></dl>
<p>
<dl compact><dt><b><a class="el" href="todo.html#_todo000006">Todo:</a></b></dt><dd><ul>
<li>if the condition needed to be checked or in any case all pending interrutps should be cleared? </li></ul>
</dd></dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l00843">843</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="674adeecada7af04f0d43aa819469b71"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_read_setup_packet" ref="674adeecada7af04f0d43aa819469b71" args="(dwc_otg_core_if_t *_core_if, uint32_t *_dest)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_read_setup_packet           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&nbsp;</td>
          <td class="paramname"> <em>dest</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function reads a setup packet from the Rx FIFO into the destination buffer. 
<p>
This function is called from the Rx Status Queue Level (RxStsQLvl) Interrupt routine when a SETUP packet has been received in Slave mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>dest</em>&nbsp;</td><td>Destination buffer for packet data. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02199">2199</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="9e8d3f050dc72eeaad2541bfd9796879"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_get_frame_number" ref="9e8d3f050dc72eeaad2541bfd9796879" args="(dwc_otg_core_if_t *_core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dwc_otg_get_frame_number           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Gets the current USB frame number. 
<p>
This is the frame number from the last SOF packet. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02182">2182</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="382592a5e686a82ece47d7634800aae3"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_ep0_activate" ref="382592a5e686a82ece47d7634800aae3" args="(dwc_otg_core_if_t *_core_if, dwc_ep_t *_ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_ep0_activate           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function enables EP0 OUT to receive SETUP packets and configures EP0 IN for transmitting packets. 
<p>
It is normally called when the "Enumeration Done" interrupt occurs.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP0 data. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02216">2216</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="ceb07d2056baad0974dedf55cf9cab80"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_ep_activate" ref="ceb07d2056baad0974dedf55cf9cab80" args="(dwc_otg_core_if_t *_core_if, dwc_ep_t *_ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_ep_activate           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function activates an EP. 
<p>
The Device EP control register for the EP is configured as defined in the ep structure. Note: This function is not used for EP0.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP to activate. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02268">2268</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="e813a4a71aab8a37f63790d3450367ec"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_ep_deactivate" ref="e813a4a71aab8a37f63790d3450367ec" args="(dwc_otg_core_if_t *_core_if, dwc_ep_t *_ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_ep_deactivate           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function deactivates an EP. 
<p>
This is done by clearing the USB Active EP bit in the Device EP control register. Note: This function is not used for EP0. EP0 cannot be deactivated.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP to deactivate. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02367">2367</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="aa731bad72017df1111f0f31bcbc7f33"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_ep_start_transfer" ref="aa731bad72017df1111f0f31bcbc7f33" args="(dwc_otg_core_if_t *_core_if, dwc_ep_t *_ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_ep_start_transfer           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function does the setup for a data transfer for an EP and starts the transfer. 
<p>
For an IN transfer, the packets will be loaded into the appropriate Tx FIFO in the ISR. For OUT transfers, the packets are unloaded from the Rx FIFO in the ISR. the ISR.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP to start the transfer on. </td></tr>
  </table>
</dl>

<p>
DIEPDMAn Register write<p>
Enable the Non-Periodic Tx FIFO empty interrupt, or the Tx FIFO epmty interrupt in dedicated Tx FIFO mode, the data will be written into the fifo by the ISR.<p>
DOEPDMAn Register write 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02475">2475</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="fc1d9180b7d4e894214afddde1f4397e"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_ep_start_zl_transfer" ref="fc1d9180b7d4e894214afddde1f4397e" args="(dwc_otg_core_if_t *_core_if, dwc_ep_t *_ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_ep_start_zl_transfer           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function setup a zero length transfer in Buffer DMA and Slave modes for usb requests with zero field set. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP to start the transfer on. </td></tr>
  </table>
</dl>

<p>
Enable the Non-Periodic Tx FIFO empty interrupt, or the Tx FIFO epmty interrupt in dedicated Tx FIFO mode, the data will be written into the fifo by the ISR. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02678">2678</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="d4a111ecd96bec3afd3b7c0421af9652"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_ep0_start_transfer" ref="d4a111ecd96bec3afd3b7c0421af9652" args="(dwc_otg_core_if_t *_core_if, dwc_ep_t *_ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_ep0_start_transfer           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function does the setup for a data transfer for EP0 and starts the transfer. 
<p>
For an IN transfer, the packets will be loaded into the appropriate Tx FIFO in the ISR. For OUT transfers, the packets are unloaded from the Rx FIFO in the ISR.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP0 data. </td></tr>
  </table>
</dl>

<p>
DMA Descriptor Setup<p>
DIEPDMA0 Register write<p>
Enable the Non-Periodic Tx FIFO empty interrupt, the data will be written into the fifo by the ISR.<p>
DMA Descriptor Setup<p>
DOEPDMA0 Register write 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02785">2785</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="e52e9ca5ecba4797f51be5e30f1c6fbc"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_ep0_continue_transfer" ref="e52e9ca5ecba4797f51be5e30f1c6fbc" args="(dwc_otg_core_if_t *_core_if, dwc_ep_t *_ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_ep0_continue_transfer           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function continues control IN transfers started by dwc_otg_ep0_start_transfer, when the transfer does not fit in a single packet. 
<p>
NOTE: The DIEPCTL0/DOEPCTL0 registers only have one bit for the packet count.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP0 data. </td></tr>
  </table>
</dl>

<p>
<dl compact><dt><b><a class="el" href="todo.html#_todo000009">Todo:</a></b></dt><dd>Should there be check for room in the Tx Status Queue. If not remove the code above this comment. </dd></dl>
<p>
DMA Descriptor Setup<p>
DIEPDMA0 Register write<p>
Enable the Non-Periodic Tx FIFO empty interrupt, the data will be written into the fifo by the ISR.<p>
DMA Descriptor Setup<p>
DOEPDMA0 Register write 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02969">2969</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="42cba51a650375f6a18f4136cb4dba92"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_ep_write_packet" ref="42cba51a650375f6a18f4136cb4dba92" args="(dwc_otg_core_if_t *_core_if, dwc_ep_t *_ep, int _dma)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_ep_write_packet           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>dma</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function writes a packet into the Tx FIFO associated with the EP. 
<p>
For non-periodic EPs the non-periodic Tx FIFO is written. For periodic EPs the periodic Tx FIFO associated with the EP is written with all packets for the next micro-frame.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP to write packet for. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>dma</em>&nbsp;</td><td>Indicates if DMA is being used. </td></tr>
  </table>
</dl>

<p>
The buffer is padded to DWORD on a per packet basis in slave/dma mode if the MPS is not DWORD aligned. The last packet, if short, is also padded to a multiple of DWORD.<p>
ep-&gt;xfer_buff always starts DWORD aligned in memory and is a multiple of DWORD in length<p>
ep-&gt;xfer_len can be any number of bytes<p>
ep-&gt;xfer_count is a multiple of ep-&gt;maxpacket until the last packet<p>
FIFO access is DWORD<p>
<dl compact><dt><b><a class="el" href="todo.html#_todo000010">Todo:</a></b></dt><dd>NGS Where are the Periodic Tx FIFO addresses intialized? What should this be? </dd></dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03165">3165</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="e1490c2dd3586403cf3fe12c716b41b2"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_ep_set_stall" ref="e1490c2dd3586403cf3fe12c716b41b2" args="(dwc_otg_core_if_t *_core_if, dwc_ep_t *_ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_ep_set_stall           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set the EP STALL. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP to set the stall on. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03236">3236</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="45d65850c250067079f80c3ba87ef077"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_ep_clear_stall" ref="45d65850c250067079f80c3ba87ef077" args="(dwc_otg_core_if_t *_core_if, dwc_ep_t *_ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_ep_clear_stall           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear the EP STALL. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP to clear stall from. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03274">3274</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="ea31a3abac0bdb1ede29a9d65c402553"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_enable_device_interrupts" ref="ea31a3abac0bdb1ede29a9d65c402553" args="(dwc_otg_core_if_t *_core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_enable_device_interrupts           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function enables the Device mode interrupts. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller </td></tr>
  </table>
</dl>

<p>
<dl compact><dt><b><a class="el" href="todo.html#_todo000005">Todo:</a></b></dt><dd>NGS: Should this be a module parameter? </dd></dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l00772">772</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="0f0894ae9890260e1da839aa10af35cc"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_iso_ep_start_frm_transfer" ref="0f0894ae9890260e1da839aa10af35cc" args="(dwc_otg_core_if_t *core_if, dwc_ep_t *ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_iso_ep_start_frm_transfer           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function initializes a descriptor chain for Isochronous transfer. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP to start the transfer on. </td></tr>
  </table>
</dl>

<p>
Enable endpoint, clear nak 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03864">3864</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="0b13a31a7ddc82b53862cd06cfed6393"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_iso_ep_start_buf_transfer" ref="0b13a31a7ddc82b53862cd06cfed6393" args="(dwc_otg_core_if_t *core_if, dwc_ep_t *ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_iso_ep_start_buf_transfer           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function initializes a descriptor chain for Isochronous transfer. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP to start the transfer on. </td></tr>
  </table>
</dl>

<p>
Enable endpoint, clear nak 
<p>
Definition at line <a class="el" href="dwc__otg__pcd_8c-source.html#l00517">517</a> of file <a class="el" href="dwc__otg__pcd_8c-source.html">dwc_otg_pcd.c</a>.
</div>
</div><p>
<a class="anchor" name="f2f5f8703a3292608f1cb756d0d5c4ea"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_hc_init" ref="f2f5f8703a3292608f1cb756d0d5c4ea" args="(dwc_otg_core_if_t *_core_if, dwc_hc_t *_hc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_hc_init           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Prepares a host channel for transferring packets to/from a specific endpoint. 
<p>
The HCCHARn register is set up with the characteristics specified in _hc. Host channel interrupts that may need to be serviced while this transfer is in progress are enabled.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>hc</em>&nbsp;</td><td>Information needed to initialize the host channel </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l01352">1352</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="ec2bad3cbf8baa9b4932d84719e952e1"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_hc_halt" ref="ec2bad3cbf8baa9b4932d84719e952e1" args="(dwc_otg_core_if_t *_core_if, dwc_hc_t *_hc, dwc_otg_halt_status_e _halt_status)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_hc_halt           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">dwc_otg_halt_status_e&nbsp;</td>
          <td class="paramname"> <em>halt_status</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Attempts to halt a host channel. 
<p>
This function should only be called in Slave mode or to abort a transfer in either Slave mode or DMA mode. Under normal circumstances in DMA mode, the controller halts the channel when the transfer is complete or a condition occurs that requires application intervention.<p>
In slave mode, checks for a free request queue entry, then sets the Channel Enable and Channel Disable bits of the Host Channel Characteristics register of the specified channel to intiate the halt. If there is no free request queue entry, sets only the Channel Disable bit of the HCCHARn register to flush requests for this channel. In the latter case, sets a flag to indicate that the host channel needs to be halted when a request queue slot is open.<p>
In DMA mode, always sets the Channel Enable and Channel Disable bits of the HCCHARn register. The controller ensures there is space in the request queue before submitting the halt request.<p>
Some time may elapse before the core flushes any posted requests for this host channel and halts. The Channel Halted interrupt handler completes the deactivation of the host channel.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Controller register interface. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>hc</em>&nbsp;</td><td>Host channel to halt. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>halt_status</em>&nbsp;</td><td>Reason for halting the channel. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l01540">1540</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="99d4028c98b445a925ea5068b399d319"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_hc_cleanup" ref="99d4028c98b445a925ea5068b399d319" args="(dwc_otg_core_if_t *_core_if, dwc_hc_t *_hc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_hc_cleanup           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clears the transfer state for a host channel. 
<p>
This function is normally called after a transfer is done and the host channel is being released.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>hc</em>&nbsp;</td><td>Identifies the host channel to clean up. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l01667">1667</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="0e66d54f3126186b0548743eb4641ad6"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_hc_start_transfer" ref="0e66d54f3126186b0548743eb4641ad6" args="(dwc_otg_core_if_t *_core_if, dwc_hc_t *_hc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_hc_start_transfer           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function does the setup for a data transfer for a host channel and starts the transfer. 
<p>
May be called in either Slave mode or DMA mode. In Slave mode, the caller must ensure that there is sufficient space in the request queue and Tx Data FIFO.<p>
For an OUT transfer in Slave mode, it loads a data packet into the appropriate FIFO. If necessary, additional data packets will be loaded in the Host ISR.<p>
For an IN transfer in Slave mode, a data packet is requested. The data packets are unloaded from the Rx FIFO in the Host ISR. If necessary, additional data packets are requested in the Host ISR.<p>
For a PING transfer in Slave mode, the Do Ping bit is set in the HCTSIZ register along with a packet count of 1 and the channel is enabled. This causes a single PING transaction to occur. Other fields in HCTSIZ are simply set to 0 since no data transfer occurs in this case.<p>
For a PING transfer in DMA mode, the HCTSIZ register is initialized with all the information required to perform the subsequent data transfer. In addition, the Do Ping bit is set in the HCTSIZ register. In this case, the controller performs the entire PING protocol, then starts the data transfer.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>hc</em>&nbsp;</td><td>Information needed to initialize the host channel. The xfer_len value may be reduced to accommodate the max widths of the XferSize and PktCnt fields in the HCTSIZn register. The multi_count value may be changed to reflect the final xfer_len value. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l01800">1800</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="1677ed41bf5cf0c64cdcec47265a4052"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_hc_continue_transfer" ref="1677ed41bf5cf0c64cdcec47265a4052" args="(dwc_otg_core_if_t *_core_if, dwc_hc_t *_hc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_hc_continue_transfer           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function continues a data transfer that was started by previous call to <code>dwc_otg_hc_start_transfer</code>. 
<p>
The caller must ensure there is sufficient space in the request queue and Tx Data FIFO. This function should only be called in Slave mode. In DMA mode, the controller acts autonomously to complete transfers programmed to a host channel.<p>
For an OUT transfer, a new data packet is loaded into the appropriate FIFO if there is any data remaining to be queued. For an IN transfer, another data packet is always requested. For the SETUP phase of a control transfer, this function does nothing.<p>
<dl compact><dt><b>Returns:</b></dt><dd>1 if a new request is queued, 0 if no more requests are required for this transfer. </dd></dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02048">2048</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="ca1e0ad294962a68562280543947446e"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_hc_do_ping" ref="ca1e0ad294962a68562280543947446e" args="(dwc_otg_core_if_t *_core_if, dwc_hc_t *_hc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_hc_do_ping           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Starts a PING transfer. 
<p>
This function should only be called in Slave mode. The Do Ping bit is set in the HCTSIZ register, then the channel is enabled. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02110">2110</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="99a7497537db075b95c72816e766acf8"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_enable_host_interrupts" ref="99a7497537db075b95c72816e766acf8" args="(dwc_otg_core_if_t *_core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_enable_host_interrupts           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function enables the Host mode interrupts. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l01130">1130</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="6f3cf40d961167bf8c5888bcf577c15b"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_disable_host_interrupts" ref="6f3cf40d961167bf8c5888bcf577c15b" args="(dwc_otg_core_if_t *_core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_disable_host_interrupts           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function disables the Host Mode interrupts. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l01165">1165</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="dbc20e9f9cadbdf4df65db3f82bbb820"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_hc_start_transfer_ddma" ref="dbc20e9f9cadbdf4df65db3f82bbb820" args="(dwc_otg_core_if_t *core_if, dwc_hc_t *hc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_hc_start_transfer_ddma           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function does the setup for a data transfer for a host channel and starts the transfer in Descriptor DMA mode. 
<p>
Initializes HCTSIZ register. For a PING transfer the Do Ping bit is set. Sets PID and NTD values. For periodic transfers initializes SCHED_INFO field with micro-frame bitmap.<p>
Initializes HCDMA register with descriptor list address and CTD value then starts the transfer via enabling the channel.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>hc</em>&nbsp;</td><td>Information needed to initialize the host channel. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l01968">1968</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="ce67da6af4023cffd25333d20992438e"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_read_hprt0" ref="ce67da6af4023cffd25333d20992438e" args="(dwc_otg_core_if_t *_core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t dwc_otg_read_hprt0           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>_core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function Reads HPRT0 in preparation to modify. 
<p>
It keeps the WC bits 0 so that if they are read as 1, they won't clear when you write it back 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00929">929</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.
</div>
</div><p>
<a class="anchor" name="68f59dd23ccfffa9aa1dc590e99b7668"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_read_packet" ref="68f59dd23ccfffa9aa1dc590e99b7668" args="(dwc_otg_core_if_t *core_if, uint8_t *dest, uint16_t bytes)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_read_packet           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&nbsp;</td>
          <td class="paramname"> <em>dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>bytes</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function reads a packet from the Rx FIFO into the destination buffer. 
<p>
To read SETUP data use dwc_otg_read_setup_packet.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>dest</em>&nbsp;</td><td>Destination buffer for the packet. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>bytes</em>&nbsp;</td><td>Number of bytes to copy to the destination. </td></tr>
  </table>
</dl>

<p>
<dl compact><dt><b><a class="el" href="todo.html#_todo000011">Todo:</a></b></dt><dd>Account for the case where _dest is not dword aligned. This requires reading data from the FIFO into a uint32_t temp buffer, then moving it into the data buffer. </dd></dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03317">3317</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="f92d866287dce46d9e150c48901086bf"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_flush_tx_fifo" ref="f92d866287dce46d9e150c48901086bf" args="(dwc_otg_core_if_t *_core_if, const int _num)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_flush_tx_fifo           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const int&nbsp;</td>
          <td class="paramname"> <em>num</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Flush a Tx FIFO. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>num</em>&nbsp;</td><td>Tx FIFO to flush. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03662">3662</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="07661371177fec53ba6d020320f2bae8"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_flush_rx_fifo" ref="07661371177fec53ba6d020320f2bae8" args="(dwc_otg_core_if_t *_core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_flush_rx_fifo           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Flush Rx FIFO. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03694">3694</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="c8466c3cd6229625268ec423c4b44aa4"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_core_reset" ref="c8466c3cd6229625268ec423c4b44aa4" args="(dwc_otg_core_if_t *_core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_core_reset           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Do core a soft reset of the core. 
<p>
Be careful with this because it resets all the internal state machines of the core. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03725">3725</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="de0ac73b05fc306b04614f73b890a364"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_mode" ref="de0ac73b05fc306b04614f73b890a364" args="(dwc_otg_core_if_t *_core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t dwc_otg_mode           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>_core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function returns the mode of the operation, host or device. 
<p>
<dl compact><dt><b>Returns:</b></dt><dd>0 - Device Mode, 1 - Host Mode </dd></dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l01097">1097</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.
</div>
</div><p>
<a class="anchor" name="0ffb9dfee005bc3da77eb52f96a87fc8"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_cil_register_pcd_callbacks" ref="0ffb9dfee005bc3da77eb52f96a87fc8" args="(dwc_otg_core_if_t *_core_if, dwc_otg_cil_callbacks_t *_cb, void *_p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_cil_register_pcd_callbacks           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__cil__callbacks.html">dwc_otg_cil_callbacks_t</a> *&nbsp;</td>
          <td class="paramname"> <em>cb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&nbsp;</td>
          <td class="paramname"> <em>p</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register PCD callbacks. 
<p>
The callbacks are used to start and stop the PCD for interrupt processing.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>cb</em>&nbsp;</td><td>the PCD callback structure. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p</em>&nbsp;</td><td>pointer to be passed to callback function (pcd*). </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03796">3796</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="b8a0bb1f2b02714a0186656c4e315ef6"></a><!-- doxytag: member="dwc_otg_cil.h::dwc_otg_cil_register_hcd_callbacks" ref="b8a0bb1f2b02714a0186656c4e315ef6" args="(dwc_otg_core_if_t *_core_if, dwc_otg_cil_callbacks_t *_cb, void *_p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_cil_register_hcd_callbacks           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__cil__callbacks.html">dwc_otg_cil_callbacks_t</a> *&nbsp;</td>
          <td class="paramname"> <em>cb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&nbsp;</td>
          <td class="paramname"> <em>p</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register HCD callbacks. 
<p>
The callbacks are used to start and stop the HCD for interrupt processing.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>cb</em>&nbsp;</td><td>the HCD callback structure. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p</em>&nbsp;</td><td>pointer to be passed to callback function (usb_hcd*). </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03781">3781</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<hr size="1"><address style="align: right;"><small>Generated on Tue May 5 02:22:48 2009 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
