

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size e953cae30c19528cc2057c2342a5d635  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_2304/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_2304/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_2304/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_2304/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_2304/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_2304/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x55e6db72549e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_2304/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_2304/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e6db72d270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e6db72d500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e6db72d790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e6db72da20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e6db72dcb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e6db72df40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e6db72e1d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e6db72e460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e6db72e6e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e6db72e960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e6db72ebe0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e6db72ee60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e6db72f0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e6db72f360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e6db72f5e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e6db72f860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e6db72fa80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e6db72fca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e6db72fec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e6db7300e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e6db730300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e6db730520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e6db730740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e6db730960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e6db730b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e6db730da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e6db730fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e6db7311e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e6db731400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e6db731620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e6db731840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e6db731a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e6db9c9100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e6db9c9140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e6db9c9180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e6db9c91c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e6db9c8380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e6db9c90e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e6db734900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e6db734920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e6db9c90e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e6db734904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e6db9c90f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7fff6b0e5920..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e6db72549e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (25,4,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 410007
gpu_sim_insn = 291376640
gpu_ipc =     710.6626
gpu_tot_sim_cycle = 410007
gpu_tot_sim_insn = 291376640
gpu_tot_ipc =     710.6626
gpu_tot_issued_cta = 100
gpu_occupancy = 12.4894% 
gpu_tot_occupancy = 12.4894% 
max_total_param_size = 0
gpu_stall_dramfull = 248
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.3907
partiton_level_parallism_total  =       9.3907
partiton_level_parallism_util =      15.4655
partiton_level_parallism_util_total  =      15.4655
L2_BW  =     340.1676 GB/Sec
L2_BW_total  =     340.1676 GB/Sec
gpu_total_sim_rate=121812

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1388
	L1D_cache_core[1]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1328
	L1D_cache_core[2]: Access = 67584, Miss = 67584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 443
	L1D_cache_core[3]: Access = 77824, Miss = 77824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 384
	L1D_cache_core[4]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[5]: Access = 77824, Miss = 77824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 267
	L1D_cache_core[6]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1336
	L1D_cache_core[7]: Access = 77824, Miss = 77824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[8]: Access = 77824, Miss = 77824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 396
	L1D_cache_core[9]: Access = 77824, Miss = 77824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[10]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 543
	L1D_cache_core[11]: Access = 77824, Miss = 77824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 449
	L1D_cache_core[13]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 951
	L1D_cache_core[14]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1143
	L1D_cache_core[15]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 496
	L1D_cache_core[16]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 307
	L1D_cache_core[17]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 726
	L1D_cache_core[18]: Access = 77824, Miss = 77824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 346
	L1D_cache_core[19]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 800
	L1D_cache_core[20]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1654
	L1D_cache_core[21]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1094
	L1D_cache_core[22]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 597
	L1D_cache_core[23]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 794
	L1D_cache_core[24]: Access = 67584, Miss = 67584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1529
	L1D_cache_core[26]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1637
	L1D_cache_core[27]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 931
	L1D_cache_core[28]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 710
	L1D_cache_core[29]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1097
	L1D_cache_core[30]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 999
	L1D_cache_core[31]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1553
	L1D_cache_core[32]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 565
	L1D_cache_core[33]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 485
	L1D_cache_core[34]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 347
	L1D_cache_core[35]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 847
	L1D_cache_core[36]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1272
	L1D_cache_core[37]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 467
	L1D_cache_core[38]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 458
	L1D_cache_core[39]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 871
	L1D_cache_core[40]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1014
	L1D_cache_core[41]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 662
	L1D_cache_core[42]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 989
	L1D_cache_core[43]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[44]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1189
	L1D_cache_core[45]: Access = 77824, Miss = 77824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 194
	L1D_cache_core[46]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1893
	L1D_cache_core[47]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1241
	L1D_cache_core[48]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[49]: Access = 67584, Miss = 67584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97
	L1D_cache_core[50]: Access = 77824, Miss = 77824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1978
	L1D_cache_core[52]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1394
	L1D_cache_core[53]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1028
	L1D_cache_core[54]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1657
	L1D_cache_core[55]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1592
	L1D_cache_core[56]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1863
	L1D_cache_core[57]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 514
	L1D_cache_core[58]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 742
	L1D_cache_core[59]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 449
	L1D_cache_core[60]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 726
	L1D_cache_core[61]: Access = 77824, Miss = 77824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 369
	L1D_cache_core[62]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 559
	L1D_cache_core[63]: Access = 77824, Miss = 77824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 327
	L1D_cache_core[64]: Access = 77824, Miss = 77824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[65]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 591
	L1D_cache_core[66]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1038
	L1D_cache_core[67]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1078
	L1D_cache_core[68]: Access = 77824, Miss = 77824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 382
	L1D_cache_core[69]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1439
	L1D_cache_core[70]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1633
	L1D_cache_core[71]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1112
	L1D_cache_core[72]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1003
	L1D_cache_core[73]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1116
	L1D_cache_core[74]: Access = 67584, Miss = 67584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 150
	L1D_cache_core[75]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1094
	L1D_cache_core[76]: Access = 38912, Miss = 38912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 890
	L1D_cache_core[77]: Access = 77824, Miss = 77824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 308
	L1D_cache_core[78]: Access = 77824, Miss = 77824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 511
	L1D_cache_core[79]: Access = 77824, Miss = 77824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 625
	L1D_total_cache_accesses = 3850240
	L1D_total_cache_misses = 3850240
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 66332
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.180
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3649536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 34179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3649536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 34179
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32153
ctas_completed 100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
11693, 11693, 11693, 11693, 11693, 11693, 11693, 11693, 
gpgpu_n_tot_thrd_icount = 299267072
gpgpu_n_tot_w_icount = 9352096
gpgpu_n_stall_shd_mem = 5104594
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3649536
gpgpu_n_mem_write_global = 200704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7299072
gpgpu_n_store_insn = 401408
gpgpu_n_shmem_insn = 30104576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 562176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1439872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3664722
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45784496	W0_Idle:4148364	W0_Scoreboard:21906228	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2272	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9349824
single_issue_nums: WS0:2338024	WS1:2338024	WS2:2338024	WS3:2338024	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29196288 {8:3649536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8028160 {40:200704,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 145981440 {40:3649536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1605632 {8:200704,}
maxmflatency = 2111 
max_icnt2mem_latency = 1946 
maxmrqlatency = 752 
max_icnt2sh_latency = 1016 
averagemflatency = 678 
avg_icnt2mem_latency = 358 
avg_mrq_latency = 44 
avg_icnt2sh_latency = 111 
mrq_lat_table:144377 	57176 	13729 	10021 	58000 	504633 	100350 	39981 	14600 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	118766 	1111103 	2182384 	437797 	190 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	411952 	396011 	535438 	545282 	718126 	1176014 	67417 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	493313 	273050 	302909 	360448 	458019 	685853 	793771 	410416 	72461 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	313 	256 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8        12        12        20         8        16         8         8         8         8         8         8         8         8         8 
dram[1]:         8         8        12        12        16         8        20         8         8         8         8         8         8         8         8         8 
dram[2]:         8         8        12        12         8         8         8         8         8         8         8         8        16        16        12        12 
dram[3]:         8         8        12        12         8         8         8        12        12         8         8         8        20        12         8         8 
dram[4]:         8         8        12        12        16         8         8         8         8         8        12         8        12        12         8         8 
dram[5]:         8         8        12        12        20         8         8        12         8         8        12         8        16         8         8         8 
dram[6]:        12         8        12        12         8         8         8         8         8         8         8         8        12        16         8         8 
dram[7]:        12         8        12        12         8         8        16         8         8         8         8         8         8        12         8         8 
dram[8]:        12         8         8        16         8         8        12        12         8         8         8        12         8         8         8         8 
dram[9]:        12        16         8        20         8         8        12        12        12         8         8        16        12         8         8         8 
dram[10]:        12         8         8         8         8         8        12        16        16         8         8         8         8         8         8         8 
dram[11]:        12         8         8         8         8         8        12         8         8         8         8         8         8         8         8        12 
dram[12]:         8        16        12         8         8         8        12        12         8         8         8         8         8         8         8         8 
dram[13]:        12        20        12         8         8         8        12        12         8         8         8         8         8        12         8         8 
dram[14]:        12         8        12        20         8         8        12        12         8        12         8         8         8         8         8         8 
dram[15]:        12         8         8        16         8         8         8        12         8        12         8         8        12         8         8         8 
dram[16]:        12         8         8         8         8         8         8         8         8         8        12        12         8         8         8         8 
dram[17]:         8         8         8         8         8         8         8         8        16         8        12        16         8         8         8         8 
dram[18]:         8         8         8         8         8        20         8        12         8         8        12        12         8        12         8         8 
dram[19]:         8         8         8         8         8        16         8        20        12         8        12        16         8         8         8         8 
dram[20]:         8        12         8         8        12         8         8         8         8         8        12        12         8         8         8         8 
dram[21]:         8         8         8         8         8         8         8         8         8        16        16        12         8         8         8         8 
dram[22]:         8         8         8         8         8        16         8         8         8        12        12        12         8         8         8        12 
dram[23]:         8         8         8         8         8        20         8         8         8         8        12        12         8         8         8         8 
dram[24]:         8         8         8         8         8        12         8         8        16         8         8        12         8         8         8         8 
dram[25]:         8         8         8         8        12         8        12         8        20         8         8        12         8        20         8         8 
dram[26]:         8        20         8         8         8         8         8         8         8         8        16         8         8         8         8         8 
dram[27]:         8        16         8        16        12         8         8         8         8         8        20        12         8        12         8         8 
dram[28]:         8         8        16         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[29]:         8         8        12         8        12         8         8         8         8         8         8         8         8         8         8         8 
dram[30]:         8        16         8        12         8        12         8         8        16        12        16         8         8         8         8         8 
dram[31]:         8         8         8         8         8         8         8        12        20         8        20         8         8         8         8         8 
maximum service time to same row:
dram[0]:      9825      6876     10993     11034     10694     10216     10387      5764      6948     13064      8055      7379     10687      7905      5898     10557 
dram[1]:     10891      9863     10711     11208     10853      9160     10563      7516      9289     13017      6848      7833      9886      6788      5764     10506 
dram[2]:      9775      9487     10877     10508     13654      9681     13881      5866      9024      9911      9093     10419     10881     12938      7510     13850 
dram[3]:     10891      7246     10945     10553     14151     10545     14310      8530      7229     11159     11281      7801     11061      9684      8964      9980 
dram[4]:      6888     10646     10361     10990     10349      8856     13639     10586      9824      6852     10733      9594      8457      9728     10497      8106 
dram[5]:      5883      9318     10626     10709     10605     10263     15658     15032     10534      9254     10563     11392      6872      8514     10546      7462 
dram[6]:     10800     10289     10462     10499     13485     10972      5747     11721      9908      7095      8850      7981     12945     14158     13400      5799 
dram[7]:     10584     10880     10706     10924     13167     11553      8540     10549     11305      8930     11494     11468     13321     10547     13838      5794 
dram[8]:     11035      5882     10848     11107      9713     10702     10650     11349     10462     13436      6839      8944     13050      6515      6032      6096 
dram[9]:     10466      8618     10518     10694     10086      9952     10448     11083     14131     13220      7955      6880     13472      8037      7557      6999 
dram[10]:     11046     13544     10412     13504      6429     10445     10409     10800      8365     13108     11349     10902     10939      8092     10408      7350 
dram[11]:     10659     13956      9793     13993      7852     11675     10597      5775      5803     13387     10043     13705     11280      7149      5823      9731 
dram[12]:      6036     11028     11117     13628     10711     10079     11207     10356     10708      5862      7982      9975      5795      7518      6957      9811 
dram[13]:      9934     10536     10657     13603      9497      8672     10936     10554     11410      6225      6884     10238      5894      9714      8678      8641 
dram[14]:     10671     13510      7916     10465     10323      5790      7900     10940     13137     10906     10617     11336      8040     11117      8337      6808 
dram[15]:     11221     13728      5818     10580     10434      7847      6230     10594     13354     10762     10795     10034     10700     10558      9713      9610 
dram[16]:     10480     10957      7276      9679     10867     12958     13898      8669      5985     10616      9618     11017      9865      8223      7357     13798 
dram[17]:      8660      9931      7602      8774     10505     13997     13842     10582     11959     11342      9714     14399     11253      6841      6004     12875 
dram[18]:      5915     10556      9986      7881      9830     10872     10387      9063      5802     10616     11174     11161     12965      8390      6109      9808 
dram[19]:      5875     11211      8947      7675      8775     10963      9911      7254      7701     10894      9498     13804     13111      5862      5747     11378 
dram[20]:     10394     10440      7273      8691     14028     13419      5755     10985     11392      5964     11046      9674     10566     10380     10442      5818 
dram[21]:     11085      9017      7028     10157     10032     13565      5795     10870      9698     11963     13918      9702     10147     12439      9577      5783 
dram[22]:     10161      7242      9285      8173      8494     10659     11246     13897      9377      7797     11161      9606      5907      7895     13297      8550 
dram[23]:     10692      5776     10361      6976     10101     10597     10566     13199     11052      5911     10848     10023      5868     10121     13610      6119 
dram[24]:      9864     13793     13512     10379      7382     14507      7194     10496     10945      7718     12991     10793     10034      6172      5819     12715 
dram[25]:     10662     13627     13664     10358     10797     13841     11171      8794     11213      7418     13358     10035     11367      8125      5819     13493 
dram[26]:      6696     11053     10971      5792      5767     10267     11003      9965     14284     11143     10790      5812     10078      5900      6036     13072 
dram[27]:      6728     11017     11040     15463      8068     10795      8750      7728     14349     10717     10015      7960     10659     10059      6128     13408 
dram[28]:     11029     13491      7048     10990     10530      7375      7142      8821     12258     10937     13726     11429      8006     10092     12842      5826 
dram[29]:      9827     13572     10185     10688     13948      8562      6241     11179     13230      9808     13169     10041      6246     13582     13495      5855 
dram[30]:      8997      8651     10444     14053     10248      8070      9251      6839     10755      6873     10929     11351      5912     10653     12606      6027 
dram[31]:      9939      5764     10768     14255     10799      6111     10150     11005     10728      7897     10465      9939      5863      9756     12872      6172 
average row accesses per activate:
dram[0]:  3.816284  3.836478  3.779167  3.705522  3.818947  3.806723  3.734151  3.749487  3.778226  3.722222  3.706931  3.813008  3.786885  3.733333  3.808163  3.765656 
dram[1]:  3.804167  3.792961  3.705522  3.672065  3.702041  3.740206  3.734151  3.681452  3.785859  3.696253  3.736527  3.696253  3.782787  3.794661  3.785425  3.784553 
dram[2]:  3.816284  3.719512  3.739669  3.740206  3.818947  3.724846  3.772727  3.718941  3.748000  3.740519  3.789474  3.696253  3.849687  3.813665  3.847107  3.839175 
dram[3]:  3.816284  3.731161  3.751553  3.686992  3.806723  3.747934  3.674044  3.734151  3.763052  3.703557  3.774194  3.770624  3.841667  3.829875  3.792683  3.780933 
dram[4]:  3.812890  3.792531  3.743271  3.855011  3.770833  3.810526  3.745902  3.753593  3.729622  3.722222  3.722222  3.704142  3.783231  3.890526  3.907563  3.835391 
dram[5]:  3.761807  3.742331  3.774530  3.758836  3.743271  3.770833  3.757202  3.719512  3.692913  3.722222  3.744511  3.704142  3.767821  3.806584  3.811476  3.819672 
dram[6]:  3.777320  3.777320  3.774530  3.810127  3.762994  3.724280  3.796258  3.711967  3.737052  3.774194  3.767068  3.752000  3.798768  3.834368  3.815574  3.713147 
dram[7]:  3.761807  3.812500  3.794549  3.802521  3.794549  3.755187  3.804167  3.765432  3.714851  3.729084  3.748000  3.711462  3.822314  3.834368  3.823409  3.780933 
dram[8]:  3.754098  3.797101  3.751553  3.767152  3.834746  3.755187  3.745902  3.742331  3.714851  3.770624  3.696850  3.778672  3.837838  3.826087  3.823409  3.803681 
dram[9]:  3.792961  3.840671  3.709016  3.774530  3.767152  3.790795  3.753593  3.692929  3.789899  3.733068  3.741036  3.771084  3.874214  3.829875  3.882845  3.831276 
dram[10]:  3.824635  3.808732  3.758836  3.810127  3.755187  3.720739  3.670683  3.738241  3.801620  3.793522  3.737052  3.748503  3.830228  3.798768  3.887265  3.765182 
dram[11]:  3.769547  3.808732  3.755187  3.770355  3.759336  3.747412  3.707911  3.742331  3.844262  3.801217  3.711462  3.733598  3.798768  3.760163  3.784553  3.757576 
dram[12]:  3.780992  3.796680  3.794549  3.771310  3.843220  3.814737  3.753593  3.769072  3.782258  3.692913  3.736527  3.700197  3.878407  3.853556  3.811861  3.792261 
dram[13]:  3.812500  3.780992  3.739669  3.657258  3.779167  3.767152  3.772727  3.723014  3.707510  3.805274  3.722222  3.755511  3.837500  3.845511  3.796334  3.823409 
dram[14]:  3.761807  3.777320  3.701432  3.782881  3.747934  3.743802  3.788382  3.723014  3.797571  3.759519  3.737052  3.782258  3.890064  3.837838  3.835391  3.850932 
dram[15]:  3.856842  3.761807  3.770833  3.806723  3.775468  3.690428  3.772727  3.703854  3.737052  3.797571  3.752000  3.755511  3.806185  3.809524  3.807771  3.835729 
dram[16]:  3.828452  3.796258  3.763485  3.743802  3.702041  3.713115  3.745380  3.685484  3.726191  3.763052  3.703557  3.736527  3.810309  3.878151  3.835391  3.732000 
dram[17]:  3.816667  3.804167  3.767152  3.694501  3.763485  3.694501  3.760825  3.718941  3.771084  3.793522  3.736527  3.729084  3.794661  3.786885  3.811861  3.800407 
dram[18]:  3.785124  3.808333  3.747934  3.759336  3.686992  3.717213  3.768595  3.796258  3.836401  3.785859  3.820408  3.759036  3.767347  3.809917  3.827869  3.769697 
dram[19]:  3.769547  3.796258  3.835095  3.713115  3.720739  3.747934  3.692929  3.769072  3.782258  3.785859  3.778226  3.797160  3.853556  3.740365  3.750503  3.754527 
dram[20]:  3.800416  3.840336  3.751037  3.770355  3.794549  3.716632  3.780538  3.764948  3.722222  3.710891  3.770624  3.737052  3.862213  3.814433  3.839175  3.811476 
dram[21]:  3.897655  3.792531  3.790356  3.762500  3.755187  3.724280  3.757202  3.796258  3.755511  3.752000  3.785859  3.759519  3.802469  3.814433  3.823771  3.800000 
dram[22]:  3.828452  3.816667  3.758836  3.782427  3.770833  3.774530  3.761317  3.718941  3.733068  3.767068  3.820774  3.725646  3.787321  3.737374  3.875260  3.915789 
dram[23]:  3.792531  3.812500  3.818182  3.774530  3.786611  3.739669  3.792531  3.796258  3.737052  3.740519  3.759519  3.774648  3.818557  3.714859  3.807771  3.792261 
dram[24]:  3.840671  3.800830  3.739669  3.770833  3.720739  3.798742  3.738241  3.692929  3.718254  3.700197  3.752000  3.696850  3.814049  3.759674  3.819672  3.788187 
dram[25]:  3.856842  3.758197  3.743802  3.778706  3.875803  3.782881  3.685484  3.715447  3.793522  3.778226  3.685658  3.704142  3.798768  3.806185  3.875000  3.807771 
dram[26]:  3.816667  3.773196  3.818182  3.739669  3.806723  3.786611  3.696970  3.738241  3.755511  3.707510  3.752000  3.733598  3.707415  3.778688  3.842975  3.776876 
dram[27]:  3.812500  3.761807  3.782427  3.834395  3.775000  3.770833  3.674699  3.745902  3.774648  3.767068  3.759519  3.704142  3.790984  3.809917  3.827161  3.795918 
dram[28]:  3.792961  3.816284  3.720739  3.713701  3.740206  3.740206  3.738241  3.674044  3.789899  3.759519  3.816701  3.763052  3.927505  3.873950  3.792261  3.807771 
dram[29]:  3.765432  3.777320  3.694501  3.709611  3.787056  3.755694  3.753593  3.749487  3.748503  3.763527  3.710891  3.740519  3.869748  3.857741  3.807771  3.800000 
dram[30]:  3.769547  3.785124  3.775000  3.744330  3.713701  3.747934  3.757202  3.772727  3.722222  3.741036  3.737052  3.782258  3.829522  3.841667  3.754032  3.732000 
dram[31]:  3.785124  3.765914  3.751553  3.694501  3.698574  3.724846  3.741803  3.666667  3.789899  3.737052  3.685658  3.782258  3.910828  3.849687  3.780488  3.765656 
average row locality = 943392/250128 = 3.771637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1796      1776      1776      1792      1792 
dram[1]:      1760      1764      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1796      1792 
dram[2]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[3]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[4]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[5]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[6]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[7]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[8]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[9]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[10]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[11]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[12]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1784      1776      1792      1792 
dram[13]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[14]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[15]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1796 
dram[16]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[17]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[18]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1796      1792 
dram[19]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[20]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[21]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[22]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[23]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[24]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1796      1792 
dram[25]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[26]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[27]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[28]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[29]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[30]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
dram[31]:      1760      1760      1728      1728      1728      1728      1744      1744      1792      1792      1792      1792      1776      1776      1792      1792 
total dram reads = 903200
bank skew: 1796/1728 = 1.04
chip skew: 28232/28224 = 1.00
number of total write accesses:
dram[0]:       272       280       344       336       344       336       328       328       328       336       320       320       288       288       296       288 
dram[1]:       264       272       336       344       344       344       328       328       328       328       320       328       280       288       296       280 
dram[2]:       272       280       328       344       344       344       328       328       328       328       320       328       272       264       280       280 
dram[3]:       272       288       336       344       336       344       328       328       328       328       320       328       272       280       296       288 
dram[4]:       296       272       320       320       328       328       336       336       336       336       336       344       296       288       272       288 
dram[5]:       288       280       320       320       320       328       328       344       336       336       336       344       296       296       272       288 
dram[6]:       288       288       320       312       328       328       328       344       336       320       336       336       296       304       280       288 
dram[7]:       288       280       328       328       328       328       328       344       336       320       328       344       296       304       280       288 
dram[8]:       288       296       336       336       328       328       336       344       336       328       344       344       280       288       280       272 
dram[9]:       288       288       328       320       336       336       336       336       336       328       344       344       288       280       256       280 
dram[10]:       288       288       320       312       328       336       336       336       344       328       336       344       296       296       280       272 
dram[11]:       288       288       328       312       336       328       336       344       336       328       344       344       296       296       280       272 
dram[12]:       280       280       328       344       344       336       336       336       336       336       320       336       264       264       288       280 
dram[13]:       280       280       328       344       344       336       328       336       336       336       336       328       264       264       288       280 
dram[14]:       288       288       328       336       344       336       328       336       336       336       336       336       256       280       288       272 
dram[15]:       288       288       328       336       352       336       328       328       336       336       336       328       280       256       280       288 
dram[16]:       280       264       344       336       344       336       320       336       344       328       328       320       288       280       288       296 
dram[17]:       288       264       336       344       344       344       320       328       344       328       320       320       288       288       288       296 
dram[18]:       288       272       344       336       344       344       320       328       336       328       320       320       280       272       288       296 
dram[19]:       288       264       344       336       336       344       336       336       336       328       328       320       264       272       288       296 
dram[20]:       272       272       320       312       328       328       328       328       336       328       328       336       296       296       280       272 
dram[21]:       272       272       320       312       328       328       328       328       328       336       328       336       288       296       296       280 
dram[22]:       280       288       320       320       328       320       336       328       328       336       336       328       304       296       288       272 
dram[23]:       272       280       312       320       328       328       336       328       336       328       336       336       304       296       280       280 
dram[24]:       288       288       328       328       336       336       336       336       328       336       336       344       280       280       272       272 
dram[25]:       288       296       336       328       328       336       336       336       328       328       336       344       296       280       272       280 
dram[26]:       288       280       312       328       336       328       344       336       328       336       336       344       296       272       272       280 
dram[27]:       280       288       320       312       336       328       344       336       336       336       336       344       296       272       272       272 
dram[28]:       288       272       336       352       344       344       336       328       336       336       328       328       264       272       280       280 
dram[29]:       280       288       344       344       344       344       336       328       344       344       328       328       264       272       280       280 
dram[30]:       288       288       336       352       352       344       328       328       336       344       336       336       264       272       280       296 
dram[31]:       288       296       336       344       352       344       328       328       336       336       336       336       264       272       272       288 
total dram writes = 160768
bank skew: 352/256 = 1.38
chip skew: 5080/4960 = 1.02
average mf latency per bank:
dram[0]:       2567      2394      2400      2408      2501      2453      2293      2342      2090      2129      2272      2291      2769      2747      2775      2803
dram[1]:       2541      2438      2434      2450      2513      2476      2327      2381      2147      2143      2318      2263      2762      2727      2736      2811
dram[2]:       2531      2393      2439      2472      2497      2420      2300      2380      2066      2150      2258      2220      2820      2729      2754      2714
dram[3]:       2534      2453      2464      2476      2537      2452      2305      2443      2102      2167      2280      2305      2802      2800      2702      2737
dram[4]:       2509      2587      2573      2394      2506      2559      2386      2355      2089      2148      2183      2281      2757      2729      2885      2792
dram[5]:       2577      2570      2595      2422      2552      2567      2452      2345      2152      2205      2213      2343      2814      2766      2846      2797
dram[6]:       2505      2486      2543      2385      2471      2641      2410      2328      2174      2195      2196      2293      2746      2726      2790      2756
dram[7]:       2524      2470      2505      2355      2486      2572      2394      2288      2101      2227      2214      2251      2678      2699      2783      2812
dram[8]:       2560      2379      2404      2416      2475      2468      2257      2283      2063      2093      2158      2229      2719      2704      2757      2794
dram[9]:       2543      2392      2452      2464      2458      2536      2287      2327      2030      2084      2115      2274      2733      2723      2727      2793
dram[10]:       2593      2497      2445      2541      2534      2499      2397      2433      2064      2154      2231      2257      2752      2754      2722      2727
dram[11]:       2598      2490      2450      2527      2497      2528      2424      2406      2030      2175      2292      2244      2749      2760      2783      2794
dram[12]:       2534      2551      2504      2347      2422      2576      2381      2345      2106      2142      2249      2306      2789      2785      2745      2710
dram[13]:       2524      2565      2545      2393      2439      2534      2383      2328      2115      2197      2185      2263      2849      2763      2789      2735
dram[14]:       2505      2562      2536      2388      2413      2473      2377      2303      2138      2194      2207      2278      2831      2727      2802      2833
dram[15]:       2488      2558      2524      2336      2413      2475      2311      2260      2145      2135      2185      2235      2812      2785      2787      2791
dram[16]:       2477      2520      2365      2531      2500      2370      2316      2398      2064      2093      2284      2229      2640      2660      2659      2635
dram[17]:       2501      2632      2410      2451      2550      2454      2396      2400      2100      2159      2283      2274      2697      2671      2701      2666
dram[18]:       2485      2592      2403      2423      2541      2387      2313      2341      2121      2125      2292      2245      2667      2652      2733      2665
dram[19]:       2510      2565      2401      2452      2548      2393      2303      2390      2113      2145      2280      2237      2656      2666      2675      2659
dram[20]:       2604      2477      2546      2444      2457      2593      2357      2321      2169      2146      2192      2277      2744      2624      2698      2771
dram[21]:       2583      2455      2466      2447      2532      2542      2336      2337      2187      2127      2186      2265      2691      2668      2668      2712
dram[22]:       2547      2461      2479      2494      2497      2535      2381      2305      2129      2140      2186      2313      2628      2730      2652      2737
dram[23]:       2542      2545      2522      2510      2539      2490      2371      2339      2197      2133      2231      2267      2726      2695      2643      2779
dram[24]:       2510      2450      2345      2433      2468      2382      2448      2227      2060      2063      2187      2161      2660      2635      2679      2715
dram[25]:       2568      2538      2493      2528      2536      2409      2498      2355      2128      2129      2292      2246      2673      2772      2767      2751
dram[26]:       2576      2513      2451      2455      2548      2395      2420      2367      2081      2084      2296      2245      2668      2708      2714      2724
dram[27]:       2488      2542      2440      2427      2555      2371      2389      2337      2047      2113      2247      2184      2602      2680      2734      2702
dram[28]:       2513      2533      2457      2454      2451      2436      2401      2319      2092      2092      2262      2243      2739      2712      2648      2664
dram[29]:       2562      2565      2436      2447      2457      2451      2367      2331      2131      2130      2230      2266      2821      2687      2663      2723
dram[30]:       2511      2548      2503      2457      2441      2557      2370      2341      2215      2130      2211      2294      2679      2784      2749      2718
dram[31]:       2514      2487      2490      2511      2474      2564      2408      2337      2271      2113      2257      2318      2720      2786      2726      2735
maximum mf latency per bank:
dram[0]:       1728      1366      1450      1467      1802      1415      1399      1467      1419      1377      2039      2051      1827      1578      1698      1539
dram[1]:       1729      1608      1468      1504      1804      1409      1496      1773      1713      1395      1914      1537      1529      2090      1586      1529
dram[2]:       1446      1382      1670      1863      1916      1604      1486      1751      1501      1505      1530      1480      2068      1568      1655      1477
dram[3]:       1410      1540      1706      1806      1932      1540      1451      1753      1508      1516      1489      1503      1392      2067      1398      1587
dram[4]:       1423      1729      1727      1391      1495      1804      1735      1563      1547      1402      1582      1484      1577      1399      2084      1637
dram[5]:       1606      1730      1427      1407      1584      1459      1843      1489      1569      1477      1587      1914      2092      1463      1495      1584
dram[6]:       1420      1319      1873      1468      1653      1914      1404      1421      1667      1700      1497      1567      2066      2088      1457      1598
dram[7]:       1624      1449      1803      1462      1498      1905      1759      1559      1438      1722      1396      1815      1357      1515      1597      1578
dram[8]:       1796      1536      1364      1900      1835      1373      1358      1792      1730      1754      2078      1481      1423      2084      1603      2111
dram[9]:       1730      1527      1458      1861      1909      1820      1462      1809      1468      1449      1534      2005      1559      2103      1406      1403
dram[10]:       1545      1346      1376      1756      1796      1430      1452      1755      1610      1653      1410      1794      1370      2058      1567      1500
dram[11]:       1609      1443      1421      1790      1867      1729      1488      1447      1490      1428      1845      1550      1420      2038      1618      1425
dram[12]:       1597      1788      1877      1517      1436      1845      1787      1480      1786      1388      1929      2076      1603      1523      1583      1416
dram[13]:       1404      1734      1859      1447      1379      1845      1813      1419      1388      1742      1478      1549      1606      1482      2101      1604
dram[14]:       1405      1616      1755      1427      1370      1543      1740      1395      1430      1586      1808      1854      2045      1457      1537      1536
dram[15]:       1422      1574      1785      1429      1753      1774      1471      1480      1623      1474      1575      1384      2107      1459      1428      1602
dram[16]:       1409      1399      1443      1894      1857      1350      1449      1741      1503      1448      1533      1425      1459      2081      1523      1416
dram[17]:       1419      1565      1418      1701      1932      1912      1759      1765      1526      1718      1571      1476      1474      2076      1510      1586
dram[18]:       1439      1728      1387      1433      1771      1446      1415      1423      1447      1494      2056      1440      1373      1814      2086      1645
dram[19]:       1728      1494      1473      1503      1432      1799      1428      1760      1403      1530      1913      1454      1302      2089      1585      1456
dram[20]:       1644      1427      1888      1429      1422      1922      1409      1514      1664      1697      1446      1840      2069      1374      1659      1453
dram[21]:       1571      1422      1710      1807      1907      1725      1384      1519      1723      1497      1442      1840      2095      1393      1598      1564
dram[22]:       1417      1443      1730      1430      1804      1461      1734      1378      1527      1456      1560      2043      1832      1573      1456      2079
dram[23]:       1730      1727      1729      1451      1573      1456      1781      1430      1585      1586      1419      1913      2094      1474      1529      1584
dram[24]:       1474      1542      1435      1510      1798      1396      1751      1520      1457      1643      1810      1460      1574      1567      1557      1543
dram[25]:       1609      1514      1753      1784      1750      1379      1622      1537      1494      1631      1846      1604      1340      2035      1626      1556
dram[26]:       1803      1428      1429      1890      1844      1378      1489      1802      1534      1749      2082      1522      1555      1565      1600      1466
dram[27]:       1451      1732      1453      1531      1817      1367      1840      1558      1388      1731      2028      1435      1353      2090      2106      1338
dram[28]:       1458      1475      1723      1754      1404      1754      1444      1449      1587      1422      1538      1846      2065      2049      1398      1529
dram[29]:       1555      1615      1771      1723      1407      1770      1486      1730      1631      1373      1525      1807      2100      1350      1512      1603
dram[30]:       1428      1789      1870      1639      1418      1838      1435      1418      1774      1444      1406      2063      1546      1390      1384      1579
dram[31]:       1456      1604      1502      1861      1905      1941      1823      1809      1743      1430      1459      1986      1486      1569      1444      2094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264677 n_act=7817 n_pre=7801 n_ref_event=0 n_req=29486 n_rd=28228 n_rd_L2_A=0 n_write=0 n_wr_bk=5032 bw_util=0.108
n_activity=111759 dram_eff=0.2976
bk0: 1760a 289640i bk1: 1760a 290212i bk2: 1728a 288854i bk3: 1728a 288575i bk4: 1728a 288292i bk5: 1728a 289369i bk6: 1744a 289081i bk7: 1744a 288901i bk8: 1792a 288460i bk9: 1792a 287680i bk10: 1792a 287850i bk11: 1796a 289215i bk12: 1776a 288944i bk13: 1776a 289561i bk14: 1792a 289579i bk15: 1792a 288655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734891
Row_Buffer_Locality_read = 0.758467
Row_Buffer_Locality_write = 0.205882
Bank_Level_Parallism = 3.425472
Bank_Level_Parallism_Col = 2.579661
Bank_Level_Parallism_Ready = 1.521046
write_to_read_ratio_blp_rw_average = 0.149098
GrpLevelPara = 1.860907 

BW Util details:
bwutil = 0.108034 
total_CMD = 307867 
util_bw = 33260 
Wasted_Col = 47260 
Wasted_Row = 16544 
Idle = 210803 

BW Util Bottlenecks: 
RCDc_limit = 51632 
RCDWRc_limit = 4513 
WTRc_limit = 6045 
RTWc_limit = 19176 
CCDLc_limit = 20034 
rwq = 0 
CCDLc_limit_alone = 18063 
WTRc_limit_alone = 5465 
RTWc_limit_alone = 17785 

Commands details: 
total_CMD = 307867 
n_nop = 264677 
Read = 28228 
Write = 0 
L2_Alloc = 0 
L2_WB = 5032 
n_act = 7817 
n_pre = 7801 
n_ref = 0 
n_req = 29486 
total_req = 33260 

Dual Bus Interface Util: 
issued_total_row = 15618 
issued_total_col = 33260 
Row_Bus_Util =  0.050730 
CoL_Bus_Util = 0.108034 
Either_Row_CoL_Bus_Util = 0.140288 
Issued_on_Two_Bus_Simul_Util = 0.018476 
issued_two_Eff = 0.131697 
queue_avg = 3.111149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11115
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264530 n_act=7877 n_pre=7861 n_ref_event=0 n_req=29484 n_rd=28232 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.108
n_activity=111334 dram_eff=0.2986
bk0: 1760a 290155i bk1: 1764a 289753i bk2: 1728a 288232i bk3: 1728a 288675i bk4: 1728a 288334i bk5: 1728a 288806i bk6: 1744a 288825i bk7: 1744a 288605i bk8: 1792a 288396i bk9: 1792a 288500i bk10: 1792a 288668i bk11: 1792a 288298i bk12: 1776a 289314i bk13: 1776a 289380i bk14: 1796a 288691i bk15: 1792a 289381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.732838
Row_Buffer_Locality_read = 0.757261
Row_Buffer_Locality_write = 0.182109
Bank_Level_Parallism = 3.433163
Bank_Level_Parallism_Col = 2.569673
Bank_Level_Parallism_Ready = 1.528911
write_to_read_ratio_blp_rw_average = 0.147509
GrpLevelPara = 1.860756 

BW Util details:
bwutil = 0.107969 
total_CMD = 307867 
util_bw = 33240 
Wasted_Col = 47405 
Wasted_Row = 16450 
Idle = 210772 

BW Util Bottlenecks: 
RCDc_limit = 52366 
RCDWRc_limit = 4502 
WTRc_limit = 5820 
RTWc_limit = 19066 
CCDLc_limit = 19949 
rwq = 0 
CCDLc_limit_alone = 18110 
WTRc_limit_alone = 5317 
RTWc_limit_alone = 17730 

Commands details: 
total_CMD = 307867 
n_nop = 264530 
Read = 28232 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 7877 
n_pre = 7861 
n_ref = 0 
n_req = 29484 
total_req = 33240 

Dual Bus Interface Util: 
issued_total_row = 15738 
issued_total_col = 33240 
Row_Bus_Util =  0.051119 
CoL_Bus_Util = 0.107969 
Either_Row_CoL_Bus_Util = 0.140765 
Issued_on_Two_Bus_Simul_Util = 0.018323 
issued_two_Eff = 0.130166 
queue_avg = 3.060542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.06054
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264469 n_act=7810 n_pre=7794 n_ref_event=0 n_req=29466 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=4968 bw_util=0.1078
n_activity=111832 dram_eff=0.2968
bk0: 1760a 289383i bk1: 1760a 289376i bk2: 1728a 288755i bk3: 1728a 289145i bk4: 1728a 288522i bk5: 1728a 289214i bk6: 1744a 288983i bk7: 1744a 288382i bk8: 1792a 288455i bk9: 1792a 288886i bk10: 1792a 289153i bk11: 1792a 288591i bk12: 1776a 289505i bk13: 1776a 290482i bk14: 1792a 289030i bk15: 1792a 289855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734949
Row_Buffer_Locality_read = 0.758220
Row_Buffer_Locality_write = 0.206119
Bank_Level_Parallism = 3.384929
Bank_Level_Parallism_Col = 2.540937
Bank_Level_Parallism_Ready = 1.491293
write_to_read_ratio_blp_rw_average = 0.148541
GrpLevelPara = 1.855992 

BW Util details:
bwutil = 0.107813 
total_CMD = 307867 
util_bw = 33192 
Wasted_Col = 47482 
Wasted_Row = 16705 
Idle = 210488 

BW Util Bottlenecks: 
RCDc_limit = 52408 
RCDWRc_limit = 4567 
WTRc_limit = 6583 
RTWc_limit = 19017 
CCDLc_limit = 20172 
rwq = 0 
CCDLc_limit_alone = 18160 
WTRc_limit_alone = 5906 
RTWc_limit_alone = 17682 

Commands details: 
total_CMD = 307867 
n_nop = 264469 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 4968 
n_act = 7810 
n_pre = 7794 
n_ref = 0 
n_req = 29466 
total_req = 33192 

Dual Bus Interface Util: 
issued_total_row = 15604 
issued_total_col = 33192 
Row_Bus_Util =  0.050684 
CoL_Bus_Util = 0.107813 
Either_Row_CoL_Bus_Util = 0.140963 
Issued_on_Two_Bus_Simul_Util = 0.017534 
issued_two_Eff = 0.124384 
queue_avg = 3.130336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.13034
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264651 n_act=7835 n_pre=7819 n_ref_event=0 n_req=29478 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5016 bw_util=0.108
n_activity=109721 dram_eff=0.303
bk0: 1760a 290170i bk1: 1760a 289635i bk2: 1728a 288659i bk3: 1728a 288284i bk4: 1728a 288463i bk5: 1728a 288736i bk6: 1744a 288170i bk7: 1744a 288687i bk8: 1792a 287929i bk9: 1792a 288393i bk10: 1792a 289066i bk11: 1792a 288031i bk12: 1776a 289610i bk13: 1776a 289856i bk14: 1792a 289072i bk15: 1792a 289128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734209
Row_Buffer_Locality_read = 0.757972
Row_Buffer_Locality_write = 0.199362
Bank_Level_Parallism = 3.482476
Bank_Level_Parallism_Col = 2.601767
Bank_Level_Parallism_Ready = 1.537726
write_to_read_ratio_blp_rw_average = 0.143798
GrpLevelPara = 1.886314 

BW Util details:
bwutil = 0.107969 
total_CMD = 307867 
util_bw = 33240 
Wasted_Col = 46549 
Wasted_Row = 15965 
Idle = 212113 

BW Util Bottlenecks: 
RCDc_limit = 51767 
RCDWRc_limit = 4316 
WTRc_limit = 6005 
RTWc_limit = 19109 
CCDLc_limit = 19862 
rwq = 0 
CCDLc_limit_alone = 17854 
WTRc_limit_alone = 5490 
RTWc_limit_alone = 17616 

Commands details: 
total_CMD = 307867 
n_nop = 264651 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5016 
n_act = 7835 
n_pre = 7819 
n_ref = 0 
n_req = 29478 
total_req = 33240 

Dual Bus Interface Util: 
issued_total_row = 15654 
issued_total_col = 33240 
Row_Bus_Util =  0.050847 
CoL_Bus_Util = 0.107969 
Either_Row_CoL_Bus_Util = 0.140372 
Issued_on_Two_Bus_Simul_Util = 0.018443 
issued_two_Eff = 0.131387 
queue_avg = 3.110749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11075
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264455 n_act=7789 n_pre=7773 n_ref_event=0 n_req=29482 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5032 bw_util=0.108
n_activity=111979 dram_eff=0.297
bk0: 1760a 289591i bk1: 1760a 289441i bk2: 1728a 289609i bk3: 1728a 289387i bk4: 1728a 288795i bk5: 1728a 289031i bk6: 1744a 288662i bk7: 1744a 288731i bk8: 1792a 288707i bk9: 1792a 288032i bk10: 1792a 288007i bk11: 1792a 288199i bk12: 1776a 288806i bk13: 1776a 289448i bk14: 1792a 289264i bk15: 1792a 289556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735805
Row_Buffer_Locality_read = 0.758007
Row_Buffer_Locality_write = 0.237679
Bank_Level_Parallism = 3.403971
Bank_Level_Parallism_Col = 2.561666
Bank_Level_Parallism_Ready = 1.521500
write_to_read_ratio_blp_rw_average = 0.149876
GrpLevelPara = 1.860744 

BW Util details:
bwutil = 0.108021 
total_CMD = 307867 
util_bw = 33256 
Wasted_Col = 47728 
Wasted_Row = 16575 
Idle = 210308 

BW Util Bottlenecks: 
RCDc_limit = 52923 
RCDWRc_limit = 4449 
WTRc_limit = 6416 
RTWc_limit = 19388 
CCDLc_limit = 20243 
rwq = 0 
CCDLc_limit_alone = 18181 
WTRc_limit_alone = 5850 
RTWc_limit_alone = 17892 

Commands details: 
total_CMD = 307867 
n_nop = 264455 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5032 
n_act = 7789 
n_pre = 7773 
n_ref = 0 
n_req = 29482 
total_req = 33256 

Dual Bus Interface Util: 
issued_total_row = 15562 
issued_total_col = 33256 
Row_Bus_Util =  0.050548 
CoL_Bus_Util = 0.108021 
Either_Row_CoL_Bus_Util = 0.141009 
Issued_on_Two_Bus_Simul_Util = 0.017560 
issued_two_Eff = 0.124528 
queue_avg = 3.175153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.17515
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264314 n_act=7850 n_pre=7834 n_ref_event=0 n_req=29482 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5032 bw_util=0.108
n_activity=112967 dram_eff=0.2944
bk0: 1760a 289701i bk1: 1760a 289224i bk2: 1728a 289939i bk3: 1728a 289446i bk4: 1728a 289089i bk5: 1728a 288889i bk6: 1744a 288863i bk7: 1744a 289139i bk8: 1792a 288137i bk9: 1792a 288972i bk10: 1792a 288504i bk11: 1792a 288065i bk12: 1776a 289234i bk13: 1776a 288955i bk14: 1792a 288888i bk15: 1792a 289273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733736
Row_Buffer_Locality_read = 0.757192
Row_Buffer_Locality_write = 0.207472
Bank_Level_Parallism = 3.359544
Bank_Level_Parallism_Col = 2.517213
Bank_Level_Parallism_Ready = 1.474892
write_to_read_ratio_blp_rw_average = 0.153845
GrpLevelPara = 1.851379 

BW Util details:
bwutil = 0.108021 
total_CMD = 307867 
util_bw = 33256 
Wasted_Col = 48553 
Wasted_Row = 16727 
Idle = 209331 

BW Util Bottlenecks: 
RCDc_limit = 53137 
RCDWRc_limit = 4676 
WTRc_limit = 6339 
RTWc_limit = 20003 
CCDLc_limit = 20374 
rwq = 0 
CCDLc_limit_alone = 18400 
WTRc_limit_alone = 5798 
RTWc_limit_alone = 18570 

Commands details: 
total_CMD = 307867 
n_nop = 264314 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5032 
n_act = 7850 
n_pre = 7834 
n_ref = 0 
n_req = 29482 
total_req = 33256 

Dual Bus Interface Util: 
issued_total_row = 15684 
issued_total_col = 33256 
Row_Bus_Util =  0.050944 
CoL_Bus_Util = 0.108021 
Either_Row_CoL_Bus_Util = 0.141467 
Issued_on_Two_Bus_Simul_Util = 0.017498 
issued_two_Eff = 0.123688 
queue_avg = 3.107826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.10783
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264478 n_act=7820 n_pre=7804 n_ref_event=0 n_req=29482 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5032 bw_util=0.108
n_activity=112321 dram_eff=0.2961
bk0: 1760a 289269i bk1: 1760a 289645i bk2: 1728a 289397i bk3: 1728a 289514i bk4: 1728a 289894i bk5: 1728a 289300i bk6: 1744a 289260i bk7: 1744a 288859i bk8: 1792a 288536i bk9: 1792a 289410i bk10: 1792a 288554i bk11: 1792a 289281i bk12: 1776a 289807i bk13: 1776a 288938i bk14: 1792a 289512i bk15: 1792a 288909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734753
Row_Buffer_Locality_read = 0.758468
Row_Buffer_Locality_write = 0.202703
Bank_Level_Parallism = 3.336416
Bank_Level_Parallism_Col = 2.488082
Bank_Level_Parallism_Ready = 1.488874
write_to_read_ratio_blp_rw_average = 0.150667
GrpLevelPara = 1.842808 

BW Util details:
bwutil = 0.108021 
total_CMD = 307867 
util_bw = 33256 
Wasted_Col = 48269 
Wasted_Row = 16565 
Idle = 209777 

BW Util Bottlenecks: 
RCDc_limit = 52730 
RCDWRc_limit = 4468 
WTRc_limit = 5915 
RTWc_limit = 18475 
CCDLc_limit = 20156 
rwq = 0 
CCDLc_limit_alone = 18167 
WTRc_limit_alone = 5356 
RTWc_limit_alone = 17045 

Commands details: 
total_CMD = 307867 
n_nop = 264478 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5032 
n_act = 7820 
n_pre = 7804 
n_ref = 0 
n_req = 29482 
total_req = 33256 

Dual Bus Interface Util: 
issued_total_row = 15624 
issued_total_col = 33256 
Row_Bus_Util =  0.050749 
CoL_Bus_Util = 0.108021 
Either_Row_CoL_Bus_Util = 0.140934 
Issued_on_Two_Bus_Simul_Util = 0.017836 
issued_two_Eff = 0.126553 
queue_avg = 3.041196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.0412
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264489 n_act=7805 n_pre=7789 n_ref_event=0 n_req=29486 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5048 bw_util=0.1081
n_activity=112472 dram_eff=0.2958
bk0: 1760a 289519i bk1: 1760a 289848i bk2: 1728a 289071i bk3: 1728a 288856i bk4: 1728a 289163i bk5: 1728a 289458i bk6: 1744a 288832i bk7: 1744a 289116i bk8: 1792a 288748i bk9: 1792a 288721i bk10: 1792a 288507i bk11: 1792a 288825i bk12: 1776a 289207i bk13: 1776a 289441i bk14: 1792a 289085i bk15: 1792a 288224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735298
Row_Buffer_Locality_read = 0.758114
Row_Buffer_Locality_write = 0.225040
Bank_Level_Parallism = 3.390957
Bank_Level_Parallism_Col = 2.551654
Bank_Level_Parallism_Ready = 1.504508
write_to_read_ratio_blp_rw_average = 0.149159
GrpLevelPara = 1.857509 

BW Util details:
bwutil = 0.108073 
total_CMD = 307867 
util_bw = 33272 
Wasted_Col = 47605 
Wasted_Row = 16658 
Idle = 210332 

BW Util Bottlenecks: 
RCDc_limit = 52200 
RCDWRc_limit = 4624 
WTRc_limit = 6482 
RTWc_limit = 19032 
CCDLc_limit = 19968 
rwq = 0 
CCDLc_limit_alone = 17899 
WTRc_limit_alone = 5879 
RTWc_limit_alone = 17566 

Commands details: 
total_CMD = 307867 
n_nop = 264489 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5048 
n_act = 7805 
n_pre = 7789 
n_ref = 0 
n_req = 29486 
total_req = 33272 

Dual Bus Interface Util: 
issued_total_row = 15594 
issued_total_col = 33272 
Row_Bus_Util =  0.050652 
CoL_Bus_Util = 0.108073 
Either_Row_CoL_Bus_Util = 0.140899 
Issued_on_Two_Bus_Simul_Util = 0.017826 
issued_two_Eff = 0.126516 
queue_avg = 3.143653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.14365
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264428 n_act=7813 n_pre=7797 n_ref_event=0 n_req=29490 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5064 bw_util=0.1081
n_activity=112567 dram_eff=0.2957
bk0: 1760a 289356i bk1: 1760a 289430i bk2: 1728a 289423i bk3: 1728a 288645i bk4: 1728a 289207i bk5: 1728a 289164i bk6: 1744a 288973i bk7: 1744a 288871i bk8: 1792a 288269i bk9: 1792a 288839i bk10: 1792a 288383i bk11: 1792a 288503i bk12: 1776a 289323i bk13: 1776a 289549i bk14: 1792a 289820i bk15: 1792a 289584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735063
Row_Buffer_Locality_read = 0.758362
Row_Buffer_Locality_write = 0.215640
Bank_Level_Parallism = 3.369714
Bank_Level_Parallism_Col = 2.533579
Bank_Level_Parallism_Ready = 1.514780
write_to_read_ratio_blp_rw_average = 0.147683
GrpLevelPara = 1.849428 

BW Util details:
bwutil = 0.108125 
total_CMD = 307867 
util_bw = 33288 
Wasted_Col = 47880 
Wasted_Row = 16770 
Idle = 209929 

BW Util Bottlenecks: 
RCDc_limit = 52838 
RCDWRc_limit = 4631 
WTRc_limit = 6390 
RTWc_limit = 18322 
CCDLc_limit = 20211 
rwq = 0 
CCDLc_limit_alone = 18127 
WTRc_limit_alone = 5637 
RTWc_limit_alone = 16991 

Commands details: 
total_CMD = 307867 
n_nop = 264428 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5064 
n_act = 7813 
n_pre = 7797 
n_ref = 0 
n_req = 29490 
total_req = 33288 

Dual Bus Interface Util: 
issued_total_row = 15610 
issued_total_col = 33288 
Row_Bus_Util =  0.050704 
CoL_Bus_Util = 0.108125 
Either_Row_CoL_Bus_Util = 0.141097 
Issued_on_Two_Bus_Simul_Util = 0.017732 
issued_two_Eff = 0.125670 
queue_avg = 3.015338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.01534
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264485 n_act=7788 n_pre=7772 n_ref_event=0 n_req=29480 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5024 bw_util=0.108
n_activity=113060 dram_eff=0.2941
bk0: 1760a 289785i bk1: 1760a 289883i bk2: 1728a 288690i bk3: 1728a 288914i bk4: 1728a 288690i bk5: 1728a 288695i bk6: 1744a 288962i bk7: 1744a 289075i bk8: 1792a 288678i bk9: 1792a 288130i bk10: 1792a 287973i bk11: 1792a 288635i bk12: 1776a 289662i bk13: 1776a 289575i bk14: 1792a 289923i bk15: 1792a 288775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735821
Row_Buffer_Locality_read = 0.758574
Row_Buffer_Locality_write = 0.224522
Bank_Level_Parallism = 3.374314
Bank_Level_Parallism_Col = 2.549635
Bank_Level_Parallism_Ready = 1.492481
write_to_read_ratio_blp_rw_average = 0.153781
GrpLevelPara = 1.851533 

BW Util details:
bwutil = 0.107995 
total_CMD = 307867 
util_bw = 33248 
Wasted_Col = 48461 
Wasted_Row = 16476 
Idle = 209682 

BW Util Bottlenecks: 
RCDc_limit = 52942 
RCDWRc_limit = 4646 
WTRc_limit = 6674 
RTWc_limit = 21380 
CCDLc_limit = 21150 
rwq = 0 
CCDLc_limit_alone = 18770 
WTRc_limit_alone = 5971 
RTWc_limit_alone = 19703 

Commands details: 
total_CMD = 307867 
n_nop = 264485 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5024 
n_act = 7788 
n_pre = 7772 
n_ref = 0 
n_req = 29480 
total_req = 33248 

Dual Bus Interface Util: 
issued_total_row = 15560 
issued_total_col = 33248 
Row_Bus_Util =  0.050541 
CoL_Bus_Util = 0.107995 
Either_Row_CoL_Bus_Util = 0.140912 
Issued_on_Two_Bus_Simul_Util = 0.017624 
issued_two_Eff = 0.125075 
queue_avg = 3.111587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11159
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264440 n_act=7805 n_pre=7789 n_ref_event=0 n_req=29484 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5040 bw_util=0.108
n_activity=111557 dram_eff=0.2982
bk0: 1760a 289404i bk1: 1760a 290421i bk2: 1728a 289519i bk3: 1728a 289737i bk4: 1728a 288873i bk5: 1728a 288435i bk6: 1744a 288862i bk7: 1744a 289317i bk8: 1792a 288626i bk9: 1792a 288525i bk10: 1792a 288776i bk11: 1792a 288665i bk12: 1776a 289499i bk13: 1776a 289302i bk14: 1792a 289268i bk15: 1792a 288954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735280
Row_Buffer_Locality_read = 0.757972
Row_Buffer_Locality_write = 0.226984
Bank_Level_Parallism = 3.371638
Bank_Level_Parallism_Col = 2.512291
Bank_Level_Parallism_Ready = 1.492665
write_to_read_ratio_blp_rw_average = 0.149351
GrpLevelPara = 1.837292 

BW Util details:
bwutil = 0.108047 
total_CMD = 307867 
util_bw = 33264 
Wasted_Col = 48141 
Wasted_Row = 16225 
Idle = 210237 

BW Util Bottlenecks: 
RCDc_limit = 52836 
RCDWRc_limit = 4691 
WTRc_limit = 6205 
RTWc_limit = 18786 
CCDLc_limit = 20321 
rwq = 0 
CCDLc_limit_alone = 18386 
WTRc_limit_alone = 5630 
RTWc_limit_alone = 17426 

Commands details: 
total_CMD = 307867 
n_nop = 264440 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5040 
n_act = 7805 
n_pre = 7789 
n_ref = 0 
n_req = 29484 
total_req = 33264 

Dual Bus Interface Util: 
issued_total_row = 15594 
issued_total_col = 33264 
Row_Bus_Util =  0.050652 
CoL_Bus_Util = 0.108047 
Either_Row_CoL_Bus_Util = 0.141058 
Issued_on_Two_Bus_Simul_Util = 0.017641 
issued_two_Eff = 0.125060 
queue_avg = 3.058506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05851
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264396 n_act=7831 n_pre=7815 n_ref_event=0 n_req=29488 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5056 bw_util=0.1081
n_activity=112909 dram_eff=0.2948
bk0: 1760a 289600i bk1: 1760a 289298i bk2: 1728a 288818i bk3: 1728a 288876i bk4: 1728a 288786i bk5: 1728a 288796i bk6: 1744a 288415i bk7: 1744a 288873i bk8: 1792a 288383i bk9: 1792a 288601i bk10: 1792a 288457i bk11: 1792a 288276i bk12: 1776a 288524i bk13: 1776a 289508i bk14: 1792a 289196i bk15: 1792a 288911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734434
Row_Buffer_Locality_read = 0.757937
Row_Buffer_Locality_write = 0.209652
Bank_Level_Parallism = 3.396772
Bank_Level_Parallism_Col = 2.563485
Bank_Level_Parallism_Ready = 1.529838
write_to_read_ratio_blp_rw_average = 0.152614
GrpLevelPara = 1.860099 

BW Util details:
bwutil = 0.108099 
total_CMD = 307867 
util_bw = 33280 
Wasted_Col = 48137 
Wasted_Row = 16924 
Idle = 209526 

BW Util Bottlenecks: 
RCDc_limit = 52765 
RCDWRc_limit = 4704 
WTRc_limit = 6024 
RTWc_limit = 20368 
CCDLc_limit = 20615 
rwq = 0 
CCDLc_limit_alone = 18410 
WTRc_limit_alone = 5428 
RTWc_limit_alone = 18759 

Commands details: 
total_CMD = 307867 
n_nop = 264396 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5056 
n_act = 7831 
n_pre = 7815 
n_ref = 0 
n_req = 29488 
total_req = 33280 

Dual Bus Interface Util: 
issued_total_row = 15646 
issued_total_col = 33280 
Row_Bus_Util =  0.050821 
CoL_Bus_Util = 0.108099 
Either_Row_CoL_Bus_Util = 0.141201 
Issued_on_Two_Bus_Simul_Util = 0.017719 
issued_two_Eff = 0.125486 
queue_avg = 3.134649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.13465
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264482 n_act=7790 n_pre=7774 n_ref_event=0 n_req=29484 n_rd=28232 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.108
n_activity=112789 dram_eff=0.2947
bk0: 1760a 288690i bk1: 1760a 289626i bk2: 1728a 288728i bk3: 1728a 288563i bk4: 1728a 289486i bk5: 1728a 289212i bk6: 1744a 288161i bk7: 1744a 288883i bk8: 1792a 288155i bk9: 1792a 287825i bk10: 1792a 287676i bk11: 1792a 288473i bk12: 1784a 289922i bk13: 1776a 289912i bk14: 1792a 288986i bk15: 1792a 289107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735789
Row_Buffer_Locality_read = 0.758536
Row_Buffer_Locality_write = 0.222843
Bank_Level_Parallism = 3.405196
Bank_Level_Parallism_Col = 2.575580
Bank_Level_Parallism_Ready = 1.523947
write_to_read_ratio_blp_rw_average = 0.152601
GrpLevelPara = 1.862590 

BW Util details:
bwutil = 0.107969 
total_CMD = 307867 
util_bw = 33240 
Wasted_Col = 47979 
Wasted_Row = 16852 
Idle = 209796 

BW Util Bottlenecks: 
RCDc_limit = 52344 
RCDWRc_limit = 4640 
WTRc_limit = 6215 
RTWc_limit = 20717 
CCDLc_limit = 20548 
rwq = 0 
CCDLc_limit_alone = 18374 
WTRc_limit_alone = 5586 
RTWc_limit_alone = 19172 

Commands details: 
total_CMD = 307867 
n_nop = 264482 
Read = 28232 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 7790 
n_pre = 7774 
n_ref = 0 
n_req = 29484 
total_req = 33240 

Dual Bus Interface Util: 
issued_total_row = 15564 
issued_total_col = 33240 
Row_Bus_Util =  0.050554 
CoL_Bus_Util = 0.107969 
Either_Row_CoL_Bus_Util = 0.140921 
Issued_on_Two_Bus_Simul_Util = 0.017602 
issued_two_Eff = 0.124905 
queue_avg = 3.244203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.2442
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264572 n_act=7819 n_pre=7803 n_ref_event=0 n_req=29476 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.1079
n_activity=111702 dram_eff=0.2975
bk0: 1760a 289620i bk1: 1760a 289311i bk2: 1728a 288638i bk3: 1728a 288438i bk4: 1728a 289611i bk5: 1728a 289030i bk6: 1744a 289197i bk7: 1744a 288910i bk8: 1792a 288606i bk9: 1792a 288714i bk10: 1792a 288497i bk11: 1792a 288639i bk12: 1776a 289381i bk13: 1776a 289963i bk14: 1792a 289075i bk15: 1792a 289302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734733
Row_Buffer_Locality_read = 0.757937
Row_Buffer_Locality_write = 0.211661
Bank_Level_Parallism = 3.401616
Bank_Level_Parallism_Col = 2.553379
Bank_Level_Parallism_Ready = 1.533823
write_to_read_ratio_blp_rw_average = 0.147891
GrpLevelPara = 1.859743 

BW Util details:
bwutil = 0.107943 
total_CMD = 307867 
util_bw = 33232 
Wasted_Col = 47199 
Wasted_Row = 16704 
Idle = 210732 

BW Util Bottlenecks: 
RCDc_limit = 51922 
RCDWRc_limit = 4473 
WTRc_limit = 6125 
RTWc_limit = 18432 
CCDLc_limit = 19917 
rwq = 0 
CCDLc_limit_alone = 18098 
WTRc_limit_alone = 5618 
RTWc_limit_alone = 17120 

Commands details: 
total_CMD = 307867 
n_nop = 264572 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 7819 
n_pre = 7803 
n_ref = 0 
n_req = 29476 
total_req = 33232 

Dual Bus Interface Util: 
issued_total_row = 15622 
issued_total_col = 33232 
Row_Bus_Util =  0.050743 
CoL_Bus_Util = 0.107943 
Either_Row_CoL_Bus_Util = 0.140629 
Issued_on_Two_Bus_Simul_Util = 0.018056 
issued_two_Eff = 0.128398 
queue_avg = 3.114455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11446
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264529 n_act=7795 n_pre=7779 n_ref_event=0 n_req=29480 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5024 bw_util=0.108
n_activity=111193 dram_eff=0.299
bk0: 1760a 289488i bk1: 1760a 289052i bk2: 1728a 289052i bk3: 1728a 288797i bk4: 1728a 289422i bk5: 1728a 288831i bk6: 1744a 288386i bk7: 1744a 288819i bk8: 1792a 289027i bk9: 1792a 288498i bk10: 1792a 288169i bk11: 1792a 288404i bk12: 1776a 290226i bk13: 1776a 289376i bk14: 1792a 289285i bk15: 1792a 289909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735583
Row_Buffer_Locality_read = 0.758043
Row_Buffer_Locality_write = 0.230892
Bank_Level_Parallism = 3.407518
Bank_Level_Parallism_Col = 2.557410
Bank_Level_Parallism_Ready = 1.516633
write_to_read_ratio_blp_rw_average = 0.148951
GrpLevelPara = 1.866100 

BW Util details:
bwutil = 0.107995 
total_CMD = 307867 
util_bw = 33248 
Wasted_Col = 47242 
Wasted_Row = 16534 
Idle = 210843 

BW Util Bottlenecks: 
RCDc_limit = 52137 
RCDWRc_limit = 4409 
WTRc_limit = 5985 
RTWc_limit = 18655 
CCDLc_limit = 20069 
rwq = 0 
CCDLc_limit_alone = 18063 
WTRc_limit_alone = 5414 
RTWc_limit_alone = 17220 

Commands details: 
total_CMD = 307867 
n_nop = 264529 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5024 
n_act = 7795 
n_pre = 7779 
n_ref = 0 
n_req = 29480 
total_req = 33248 

Dual Bus Interface Util: 
issued_total_row = 15574 
issued_total_col = 33248 
Row_Bus_Util =  0.050587 
CoL_Bus_Util = 0.107995 
Either_Row_CoL_Bus_Util = 0.140769 
Issued_on_Two_Bus_Simul_Util = 0.017813 
issued_two_Eff = 0.126540 
queue_avg = 3.098192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.09819
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264392 n_act=7806 n_pre=7790 n_ref_event=0 n_req=29484 n_rd=28228 n_rd_L2_A=0 n_write=0 n_wr_bk=5024 bw_util=0.108
n_activity=111921 dram_eff=0.2971
bk0: 1760a 289425i bk1: 1760a 289623i bk2: 1728a 289451i bk3: 1728a 288729i bk4: 1728a 289338i bk5: 1728a 288796i bk6: 1744a 288035i bk7: 1744a 289094i bk8: 1792a 288005i bk9: 1792a 288817i bk10: 1792a 288228i bk11: 1792a 288719i bk12: 1776a 289532i bk13: 1776a 289234i bk14: 1792a 289288i bk15: 1796a 289328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735246
Row_Buffer_Locality_read = 0.758361
Row_Buffer_Locality_write = 0.215764
Bank_Level_Parallism = 3.403836
Bank_Level_Parallism_Col = 2.552480
Bank_Level_Parallism_Ready = 1.514435
write_to_read_ratio_blp_rw_average = 0.147983
GrpLevelPara = 1.842836 

BW Util details:
bwutil = 0.108008 
total_CMD = 307867 
util_bw = 33252 
Wasted_Col = 47836 
Wasted_Row = 16365 
Idle = 210414 

BW Util Bottlenecks: 
RCDc_limit = 52728 
RCDWRc_limit = 4456 
WTRc_limit = 5947 
RTWc_limit = 19279 
CCDLc_limit = 20731 
rwq = 0 
CCDLc_limit_alone = 18665 
WTRc_limit_alone = 5302 
RTWc_limit_alone = 17858 

Commands details: 
total_CMD = 307867 
n_nop = 264392 
Read = 28228 
Write = 0 
L2_Alloc = 0 
L2_WB = 5024 
n_act = 7806 
n_pre = 7790 
n_ref = 0 
n_req = 29484 
total_req = 33252 

Dual Bus Interface Util: 
issued_total_row = 15596 
issued_total_col = 33252 
Row_Bus_Util =  0.050658 
CoL_Bus_Util = 0.108008 
Either_Row_CoL_Bus_Util = 0.141214 
Issued_on_Two_Bus_Simul_Util = 0.017452 
issued_two_Eff = 0.123588 
queue_avg = 3.199008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19901
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264386 n_act=7842 n_pre=7826 n_ref_event=0 n_req=29482 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5032 bw_util=0.108
n_activity=112446 dram_eff=0.2958
bk0: 1760a 289523i bk1: 1760a 289918i bk2: 1728a 289208i bk3: 1728a 289032i bk4: 1728a 289147i bk5: 1728a 289137i bk6: 1744a 289123i bk7: 1744a 288493i bk8: 1792a 288649i bk9: 1792a 288411i bk10: 1792a 288351i bk11: 1792a 288718i bk12: 1776a 289414i bk13: 1776a 289700i bk14: 1792a 289732i bk15: 1792a 289102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734007
Row_Buffer_Locality_read = 0.757122
Row_Buffer_Locality_write = 0.215421
Bank_Level_Parallism = 3.354012
Bank_Level_Parallism_Col = 2.510115
Bank_Level_Parallism_Ready = 1.498286
write_to_read_ratio_blp_rw_average = 0.147232
GrpLevelPara = 1.838363 

BW Util details:
bwutil = 0.108021 
total_CMD = 307867 
util_bw = 33256 
Wasted_Col = 48327 
Wasted_Row = 16716 
Idle = 209568 

BW Util Bottlenecks: 
RCDc_limit = 53150 
RCDWRc_limit = 4499 
WTRc_limit = 5781 
RTWc_limit = 18918 
CCDLc_limit = 20372 
rwq = 0 
CCDLc_limit_alone = 18471 
WTRc_limit_alone = 5266 
RTWc_limit_alone = 17532 

Commands details: 
total_CMD = 307867 
n_nop = 264386 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5032 
n_act = 7842 
n_pre = 7826 
n_ref = 0 
n_req = 29482 
total_req = 33256 

Dual Bus Interface Util: 
issued_total_row = 15668 
issued_total_col = 33256 
Row_Bus_Util =  0.050892 
CoL_Bus_Util = 0.108021 
Either_Row_CoL_Bus_Util = 0.141233 
Issued_on_Two_Bus_Simul_Util = 0.017680 
issued_two_Eff = 0.125181 
queue_avg = 3.040138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04014
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264369 n_act=7831 n_pre=7815 n_ref_event=0 n_req=29484 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5040 bw_util=0.108
n_activity=111578 dram_eff=0.2981
bk0: 1760a 289727i bk1: 1760a 289569i bk2: 1728a 288919i bk3: 1728a 288718i bk4: 1728a 289037i bk5: 1728a 288165i bk6: 1744a 289722i bk7: 1744a 288730i bk8: 1792a 288543i bk9: 1792a 288402i bk10: 1792a 288648i bk11: 1792a 288403i bk12: 1776a 289211i bk13: 1776a 289589i bk14: 1792a 289198i bk15: 1792a 289034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734398
Row_Buffer_Locality_read = 0.757370
Row_Buffer_Locality_write = 0.219841
Bank_Level_Parallism = 3.393319
Bank_Level_Parallism_Col = 2.533776
Bank_Level_Parallism_Ready = 1.506313
write_to_read_ratio_blp_rw_average = 0.146037
GrpLevelPara = 1.845576 

BW Util details:
bwutil = 0.108047 
total_CMD = 307867 
util_bw = 33264 
Wasted_Col = 48079 
Wasted_Row = 16420 
Idle = 210104 

BW Util Bottlenecks: 
RCDc_limit = 53090 
RCDWRc_limit = 4668 
WTRc_limit = 6434 
RTWc_limit = 19139 
CCDLc_limit = 20550 
rwq = 0 
CCDLc_limit_alone = 18362 
WTRc_limit_alone = 5774 
RTWc_limit_alone = 17611 

Commands details: 
total_CMD = 307867 
n_nop = 264369 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5040 
n_act = 7831 
n_pre = 7815 
n_ref = 0 
n_req = 29484 
total_req = 33264 

Dual Bus Interface Util: 
issued_total_row = 15646 
issued_total_col = 33264 
Row_Bus_Util =  0.050821 
CoL_Bus_Util = 0.108047 
Either_Row_CoL_Bus_Util = 0.141288 
Issued_on_Two_Bus_Simul_Util = 0.017579 
issued_two_Eff = 0.124420 
queue_avg = 3.127237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.12724
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264560 n_act=7804 n_pre=7788 n_ref_event=0 n_req=29482 n_rd=28228 n_rd_L2_A=0 n_write=0 n_wr_bk=5016 bw_util=0.108
n_activity=112441 dram_eff=0.2957
bk0: 1760a 289430i bk1: 1760a 289074i bk2: 1728a 288285i bk3: 1728a 288612i bk4: 1728a 288503i bk5: 1728a 288101i bk6: 1744a 289128i bk7: 1744a 288837i bk8: 1792a 288688i bk9: 1792a 287912i bk10: 1792a 288926i bk11: 1792a 288309i bk12: 1776a 289249i bk13: 1776a 289815i bk14: 1796a 288393i bk15: 1792a 288756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735296
Row_Buffer_Locality_read = 0.757510
Row_Buffer_Locality_write = 0.235247
Bank_Level_Parallism = 3.420086
Bank_Level_Parallism_Col = 2.584610
Bank_Level_Parallism_Ready = 1.541752
write_to_read_ratio_blp_rw_average = 0.148322
GrpLevelPara = 1.847969 

BW Util details:
bwutil = 0.107982 
total_CMD = 307867 
util_bw = 33244 
Wasted_Col = 48125 
Wasted_Row = 16680 
Idle = 209818 

BW Util Bottlenecks: 
RCDc_limit = 52708 
RCDWRc_limit = 4514 
WTRc_limit = 6128 
RTWc_limit = 20396 
CCDLc_limit = 20994 
rwq = 0 
CCDLc_limit_alone = 18807 
WTRc_limit_alone = 5456 
RTWc_limit_alone = 18881 

Commands details: 
total_CMD = 307867 
n_nop = 264560 
Read = 28228 
Write = 0 
L2_Alloc = 0 
L2_WB = 5016 
n_act = 7804 
n_pre = 7788 
n_ref = 0 
n_req = 29482 
total_req = 33244 

Dual Bus Interface Util: 
issued_total_row = 15592 
issued_total_col = 33244 
Row_Bus_Util =  0.050645 
CoL_Bus_Util = 0.107982 
Either_Row_CoL_Bus_Util = 0.140668 
Issued_on_Two_Bus_Simul_Util = 0.017959 
issued_two_Eff = 0.127670 
queue_avg = 3.155707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.15571
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264480 n_act=7824 n_pre=7808 n_ref_event=0 n_req=29478 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5016 bw_util=0.108
n_activity=112208 dram_eff=0.2962
bk0: 1760a 289197i bk1: 1760a 289360i bk2: 1728a 289428i bk3: 1728a 288557i bk4: 1728a 288166i bk5: 1728a 288776i bk6: 1744a 288948i bk7: 1744a 288447i bk8: 1792a 289532i bk9: 1792a 288567i bk10: 1792a 288544i bk11: 1792a 288110i bk12: 1776a 289740i bk13: 1776a 289004i bk14: 1792a 289216i bk15: 1792a 288293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734582
Row_Buffer_Locality_read = 0.757547
Row_Buffer_Locality_write = 0.217703
Bank_Level_Parallism = 3.403711
Bank_Level_Parallism_Col = 2.571086
Bank_Level_Parallism_Ready = 1.517178
write_to_read_ratio_blp_rw_average = 0.148727
GrpLevelPara = 1.860267 

BW Util details:
bwutil = 0.107969 
total_CMD = 307867 
util_bw = 33240 
Wasted_Col = 47668 
Wasted_Row = 17063 
Idle = 209896 

BW Util Bottlenecks: 
RCDc_limit = 52808 
RCDWRc_limit = 4471 
WTRc_limit = 5751 
RTWc_limit = 20302 
CCDLc_limit = 20036 
rwq = 0 
CCDLc_limit_alone = 18043 
WTRc_limit_alone = 5193 
RTWc_limit_alone = 18867 

Commands details: 
total_CMD = 307867 
n_nop = 264480 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5016 
n_act = 7824 
n_pre = 7808 
n_ref = 0 
n_req = 29478 
total_req = 33240 

Dual Bus Interface Util: 
issued_total_row = 15632 
issued_total_col = 33240 
Row_Bus_Util =  0.050775 
CoL_Bus_Util = 0.107969 
Either_Row_CoL_Bus_Util = 0.140928 
Issued_on_Two_Bus_Simul_Util = 0.017816 
issued_two_Eff = 0.126420 
queue_avg = 3.165477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.16548
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264672 n_act=7795 n_pre=7779 n_ref_event=0 n_req=29464 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=4960 bw_util=0.1078
n_activity=111686 dram_eff=0.2971
bk0: 1760a 289957i bk1: 1760a 290289i bk2: 1728a 289324i bk3: 1728a 289096i bk4: 1728a 289519i bk5: 1728a 288950i bk6: 1744a 289654i bk7: 1744a 288881i bk8: 1792a 288678i bk9: 1792a 288696i bk10: 1792a 288143i bk11: 1792a 288810i bk12: 1776a 289157i bk13: 1776a 289657i bk14: 1792a 289703i bk15: 1792a 288830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735440
Row_Buffer_Locality_read = 0.758503
Row_Buffer_Locality_write = 0.210484
Bank_Level_Parallism = 3.361745
Bank_Level_Parallism_Col = 2.522236
Bank_Level_Parallism_Ready = 1.486017
write_to_read_ratio_blp_rw_average = 0.145499
GrpLevelPara = 1.841605 

BW Util details:
bwutil = 0.107787 
total_CMD = 307867 
util_bw = 33184 
Wasted_Col = 47650 
Wasted_Row = 16732 
Idle = 210301 

BW Util Bottlenecks: 
RCDc_limit = 52314 
RCDWRc_limit = 4321 
WTRc_limit = 6615 
RTWc_limit = 18091 
CCDLc_limit = 20234 
rwq = 0 
CCDLc_limit_alone = 18260 
WTRc_limit_alone = 5993 
RTWc_limit_alone = 16739 

Commands details: 
total_CMD = 307867 
n_nop = 264672 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 4960 
n_act = 7795 
n_pre = 7779 
n_ref = 0 
n_req = 29464 
total_req = 33184 

Dual Bus Interface Util: 
issued_total_row = 15574 
issued_total_col = 33184 
Row_Bus_Util =  0.050587 
CoL_Bus_Util = 0.107787 
Either_Row_CoL_Bus_Util = 0.140304 
Issued_on_Two_Bus_Simul_Util = 0.018069 
issued_two_Eff = 0.128788 
queue_avg = 3.085186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.08519
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264688 n_act=7785 n_pre=7769 n_ref_event=0 n_req=29468 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=4976 bw_util=0.1078
n_activity=111485 dram_eff=0.2978
bk0: 1760a 289983i bk1: 1760a 289961i bk2: 1728a 289709i bk3: 1728a 289152i bk4: 1728a 288692i bk5: 1728a 289364i bk6: 1744a 289230i bk7: 1744a 288679i bk8: 1792a 288406i bk9: 1792a 288714i bk10: 1792a 288705i bk11: 1792a 288648i bk12: 1776a 289448i bk13: 1776a 289486i bk14: 1792a 289696i bk15: 1792a 289277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735815
Row_Buffer_Locality_read = 0.758681
Row_Buffer_Locality_write = 0.217042
Bank_Level_Parallism = 3.376544
Bank_Level_Parallism_Col = 2.535775
Bank_Level_Parallism_Ready = 1.495211
write_to_read_ratio_blp_rw_average = 0.146208
GrpLevelPara = 1.852049 

BW Util details:
bwutil = 0.107839 
total_CMD = 307867 
util_bw = 33200 
Wasted_Col = 47296 
Wasted_Row = 16701 
Idle = 210670 

BW Util Bottlenecks: 
RCDc_limit = 52061 
RCDWRc_limit = 4428 
WTRc_limit = 6103 
RTWc_limit = 17924 
CCDLc_limit = 20168 
rwq = 0 
CCDLc_limit_alone = 18220 
WTRc_limit_alone = 5461 
RTWc_limit_alone = 16618 

Commands details: 
total_CMD = 307867 
n_nop = 264688 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 4976 
n_act = 7785 
n_pre = 7769 
n_ref = 0 
n_req = 29468 
total_req = 33200 

Dual Bus Interface Util: 
issued_total_row = 15554 
issued_total_col = 33200 
Row_Bus_Util =  0.050522 
CoL_Bus_Util = 0.107839 
Either_Row_CoL_Bus_Util = 0.140252 
Issued_on_Two_Bus_Simul_Util = 0.018108 
issued_two_Eff = 0.129114 
queue_avg = 3.055141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05514
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264474 n_act=7787 n_pre=7771 n_ref_event=0 n_req=29476 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.1079
n_activity=112559 dram_eff=0.2952
bk0: 1760a 289832i bk1: 1760a 289312i bk2: 1728a 289079i bk3: 1728a 289011i bk4: 1728a 288680i bk5: 1728a 289173i bk6: 1744a 289076i bk7: 1744a 288416i bk8: 1792a 288201i bk9: 1792a 288073i bk10: 1792a 288453i bk11: 1792a 288451i bk12: 1776a 288914i bk13: 1776a 288494i bk14: 1792a 289261i bk15: 1792a 289766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735819
Row_Buffer_Locality_read = 0.758503
Row_Buffer_Locality_write = 0.224441
Bank_Level_Parallism = 3.408908
Bank_Level_Parallism_Col = 2.568735
Bank_Level_Parallism_Ready = 1.519499
write_to_read_ratio_blp_rw_average = 0.148247
GrpLevelPara = 1.851028 

BW Util details:
bwutil = 0.107943 
total_CMD = 307867 
util_bw = 33232 
Wasted_Col = 47779 
Wasted_Row = 16720 
Idle = 210136 

BW Util Bottlenecks: 
RCDc_limit = 52688 
RCDWRc_limit = 4440 
WTRc_limit = 5969 
RTWc_limit = 19697 
CCDLc_limit = 20170 
rwq = 0 
CCDLc_limit_alone = 18221 
WTRc_limit_alone = 5446 
RTWc_limit_alone = 18271 

Commands details: 
total_CMD = 307867 
n_nop = 264474 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 7787 
n_pre = 7771 
n_ref = 0 
n_req = 29476 
total_req = 33232 

Dual Bus Interface Util: 
issued_total_row = 15558 
issued_total_col = 33232 
Row_Bus_Util =  0.050535 
CoL_Bus_Util = 0.107943 
Either_Row_CoL_Bus_Util = 0.140947 
Issued_on_Two_Bus_Simul_Util = 0.017530 
issued_two_Eff = 0.124375 
queue_avg = 3.162785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.16278
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264455 n_act=7801 n_pre=7785 n_ref_event=0 n_req=29474 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.1079
n_activity=114156 dram_eff=0.291
bk0: 1760a 290113i bk1: 1760a 289577i bk2: 1728a 289510i bk3: 1728a 288927i bk4: 1728a 289142i bk5: 1728a 290015i bk6: 1744a 288895i bk7: 1744a 289450i bk8: 1792a 288658i bk9: 1792a 288930i bk10: 1792a 288598i bk11: 1792a 288724i bk12: 1776a 289063i bk13: 1776a 288499i bk14: 1792a 289207i bk15: 1792a 289230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735326
Row_Buffer_Locality_read = 0.758362
Row_Buffer_Locality_write = 0.215200
Bank_Level_Parallism = 3.322535
Bank_Level_Parallism_Col = 2.506518
Bank_Level_Parallism_Ready = 1.496960
write_to_read_ratio_blp_rw_average = 0.146340
GrpLevelPara = 1.826631 

BW Util details:
bwutil = 0.107917 
total_CMD = 307867 
util_bw = 33224 
Wasted_Col = 48457 
Wasted_Row = 17282 
Idle = 208904 

BW Util Bottlenecks: 
RCDc_limit = 53051 
RCDWRc_limit = 4482 
WTRc_limit = 6574 
RTWc_limit = 18141 
CCDLc_limit = 20422 
rwq = 0 
CCDLc_limit_alone = 18461 
WTRc_limit_alone = 5861 
RTWc_limit_alone = 16893 

Commands details: 
total_CMD = 307867 
n_nop = 264455 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 7801 
n_pre = 7785 
n_ref = 0 
n_req = 29474 
total_req = 33224 

Dual Bus Interface Util: 
issued_total_row = 15586 
issued_total_col = 33224 
Row_Bus_Util =  0.050626 
CoL_Bus_Util = 0.107917 
Either_Row_CoL_Bus_Util = 0.141009 
Issued_on_Two_Bus_Simul_Util = 0.017534 
issued_two_Eff = 0.124343 
queue_avg = 3.051097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.0511
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264327 n_act=7844 n_pre=7828 n_ref_event=0 n_req=29484 n_rd=28228 n_rd_L2_A=0 n_write=0 n_wr_bk=5024 bw_util=0.108
n_activity=112126 dram_eff=0.2966
bk0: 1760a 289811i bk1: 1760a 289408i bk2: 1728a 289194i bk3: 1728a 289119i bk4: 1728a 288744i bk5: 1728a 288639i bk6: 1744a 288900i bk7: 1744a 288375i bk8: 1792a 289120i bk9: 1792a 288962i bk10: 1792a 289040i bk11: 1792a 287583i bk12: 1776a 289644i bk13: 1776a 288894i bk14: 1796a 289538i bk15: 1792a 289344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733957
Row_Buffer_Locality_read = 0.757227
Row_Buffer_Locality_write = 0.210987
Bank_Level_Parallism = 3.369717
Bank_Level_Parallism_Col = 2.505306
Bank_Level_Parallism_Ready = 1.498045
write_to_read_ratio_blp_rw_average = 0.149759
GrpLevelPara = 1.831477 

BW Util details:
bwutil = 0.108008 
total_CMD = 307867 
util_bw = 33252 
Wasted_Col = 48665 
Wasted_Row = 16323 
Idle = 209627 

BW Util Bottlenecks: 
RCDc_limit = 53161 
RCDWRc_limit = 4745 
WTRc_limit = 6138 
RTWc_limit = 18947 
CCDLc_limit = 20596 
rwq = 0 
CCDLc_limit_alone = 18655 
WTRc_limit_alone = 5576 
RTWc_limit_alone = 17568 

Commands details: 
total_CMD = 307867 
n_nop = 264327 
Read = 28228 
Write = 0 
L2_Alloc = 0 
L2_WB = 5024 
n_act = 7844 
n_pre = 7828 
n_ref = 0 
n_req = 29484 
total_req = 33252 

Dual Bus Interface Util: 
issued_total_row = 15672 
issued_total_col = 33252 
Row_Bus_Util =  0.050905 
CoL_Bus_Util = 0.108008 
Either_Row_CoL_Bus_Util = 0.141425 
Issued_on_Two_Bus_Simul_Util = 0.017488 
issued_two_Eff = 0.123656 
queue_avg = 3.053526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05353
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264431 n_act=7807 n_pre=7791 n_ref_event=0 n_req=29486 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5048 bw_util=0.1081
n_activity=112905 dram_eff=0.2947
bk0: 1760a 289901i bk1: 1760a 289837i bk2: 1728a 289280i bk3: 1728a 288134i bk4: 1728a 289476i bk5: 1728a 289256i bk6: 1744a 288395i bk7: 1744a 288876i bk8: 1792a 288705i bk9: 1792a 288460i bk10: 1792a 288294i bk11: 1792a 288646i bk12: 1776a 289361i bk13: 1776a 289957i bk14: 1792a 289758i bk15: 1792a 289353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735230
Row_Buffer_Locality_read = 0.758220
Row_Buffer_Locality_write = 0.221078
Bank_Level_Parallism = 3.342584
Bank_Level_Parallism_Col = 2.513829
Bank_Level_Parallism_Ready = 1.491705
write_to_read_ratio_blp_rw_average = 0.151842
GrpLevelPara = 1.838189 

BW Util details:
bwutil = 0.108073 
total_CMD = 307867 
util_bw = 33272 
Wasted_Col = 48342 
Wasted_Row = 17013 
Idle = 209240 

BW Util Bottlenecks: 
RCDc_limit = 52653 
RCDWRc_limit = 4511 
WTRc_limit = 6028 
RTWc_limit = 18914 
CCDLc_limit = 20509 
rwq = 0 
CCDLc_limit_alone = 18500 
WTRc_limit_alone = 5464 
RTWc_limit_alone = 17469 

Commands details: 
total_CMD = 307867 
n_nop = 264431 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5048 
n_act = 7807 
n_pre = 7791 
n_ref = 0 
n_req = 29486 
total_req = 33272 

Dual Bus Interface Util: 
issued_total_row = 15598 
issued_total_col = 33272 
Row_Bus_Util =  0.050665 
CoL_Bus_Util = 0.108073 
Either_Row_CoL_Bus_Util = 0.141087 
Issued_on_Two_Bus_Simul_Util = 0.017650 
issued_two_Eff = 0.125104 
queue_avg = 3.077404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.0774
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264511 n_act=7832 n_pre=7816 n_ref_event=0 n_req=29478 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5016 bw_util=0.108
n_activity=112643 dram_eff=0.2951
bk0: 1760a 289615i bk1: 1760a 289708i bk2: 1728a 289317i bk3: 1728a 288825i bk4: 1728a 288943i bk5: 1728a 289501i bk6: 1744a 288685i bk7: 1744a 288626i bk8: 1792a 288509i bk9: 1792a 288422i bk10: 1792a 288450i bk11: 1792a 288757i bk12: 1776a 289173i bk13: 1776a 289139i bk14: 1792a 289385i bk15: 1792a 289481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734310
Row_Buffer_Locality_read = 0.757724
Row_Buffer_Locality_write = 0.207337
Bank_Level_Parallism = 3.373381
Bank_Level_Parallism_Col = 2.549250
Bank_Level_Parallism_Ready = 1.512455
write_to_read_ratio_blp_rw_average = 0.149046
GrpLevelPara = 1.853683 

BW Util details:
bwutil = 0.107969 
total_CMD = 307867 
util_bw = 33240 
Wasted_Col = 47766 
Wasted_Row = 17060 
Idle = 209801 

BW Util Bottlenecks: 
RCDc_limit = 52586 
RCDWRc_limit = 4421 
WTRc_limit = 6147 
RTWc_limit = 19501 
CCDLc_limit = 20100 
rwq = 0 
CCDLc_limit_alone = 18153 
WTRc_limit_alone = 5541 
RTWc_limit_alone = 18160 

Commands details: 
total_CMD = 307867 
n_nop = 264511 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5016 
n_act = 7832 
n_pre = 7816 
n_ref = 0 
n_req = 29478 
total_req = 33240 

Dual Bus Interface Util: 
issued_total_row = 15648 
issued_total_col = 33240 
Row_Bus_Util =  0.050827 
CoL_Bus_Util = 0.107969 
Either_Row_CoL_Bus_Util = 0.140827 
Issued_on_Two_Bus_Simul_Util = 0.017969 
issued_two_Eff = 0.127595 
queue_avg = 3.105490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.10549
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264563 n_act=7811 n_pre=7795 n_ref_event=0 n_req=29476 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.1079
n_activity=112042 dram_eff=0.2966
bk0: 1760a 289992i bk1: 1760a 289273i bk2: 1728a 289611i bk3: 1728a 290145i bk4: 1728a 289533i bk5: 1728a 289202i bk6: 1744a 288946i bk7: 1744a 288518i bk8: 1792a 288830i bk9: 1792a 288170i bk10: 1792a 288939i bk11: 1792a 287826i bk12: 1776a 289279i bk13: 1776a 289345i bk14: 1792a 289300i bk15: 1792a 289438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735005
Row_Buffer_Locality_read = 0.758114
Row_Buffer_Locality_write = 0.214058
Bank_Level_Parallism = 3.371257
Bank_Level_Parallism_Col = 2.524742
Bank_Level_Parallism_Ready = 1.491093
write_to_read_ratio_blp_rw_average = 0.148265
GrpLevelPara = 1.852493 

BW Util details:
bwutil = 0.107943 
total_CMD = 307867 
util_bw = 33232 
Wasted_Col = 47972 
Wasted_Row = 16386 
Idle = 210277 

BW Util Bottlenecks: 
RCDc_limit = 52638 
RCDWRc_limit = 4489 
WTRc_limit = 6427 
RTWc_limit = 19398 
CCDLc_limit = 20495 
rwq = 0 
CCDLc_limit_alone = 18401 
WTRc_limit_alone = 5842 
RTWc_limit_alone = 17889 

Commands details: 
total_CMD = 307867 
n_nop = 264563 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 7811 
n_pre = 7795 
n_ref = 0 
n_req = 29476 
total_req = 33232 

Dual Bus Interface Util: 
issued_total_row = 15606 
issued_total_col = 33232 
Row_Bus_Util =  0.050691 
CoL_Bus_Util = 0.107943 
Either_Row_CoL_Bus_Util = 0.140658 
Issued_on_Two_Bus_Simul_Util = 0.017975 
issued_two_Eff = 0.127794 
queue_avg = 3.140902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.1409
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264464 n_act=7802 n_pre=7786 n_ref_event=0 n_req=29480 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5024 bw_util=0.108
n_activity=111350 dram_eff=0.2986
bk0: 1760a 288903i bk1: 1760a 289480i bk2: 1728a 288455i bk3: 1728a 288948i bk4: 1728a 288751i bk5: 1728a 289023i bk6: 1744a 288908i bk7: 1744a 288986i bk8: 1792a 288721i bk9: 1792a 288493i bk10: 1792a 288427i bk11: 1792a 289067i bk12: 1776a 289317i bk13: 1776a 289746i bk14: 1792a 289215i bk15: 1792a 289396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735346
Row_Buffer_Locality_read = 0.758149
Row_Buffer_Locality_write = 0.222930
Bank_Level_Parallism = 3.403166
Bank_Level_Parallism_Col = 2.560241
Bank_Level_Parallism_Ready = 1.524844
write_to_read_ratio_blp_rw_average = 0.146172
GrpLevelPara = 1.856730 

BW Util details:
bwutil = 0.107995 
total_CMD = 307867 
util_bw = 33248 
Wasted_Col = 47449 
Wasted_Row = 16717 
Idle = 210453 

BW Util Bottlenecks: 
RCDc_limit = 52652 
RCDWRc_limit = 4448 
WTRc_limit = 6126 
RTWc_limit = 18865 
CCDLc_limit = 20210 
rwq = 0 
CCDLc_limit_alone = 18254 
WTRc_limit_alone = 5613 
RTWc_limit_alone = 17422 

Commands details: 
total_CMD = 307867 
n_nop = 264464 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5024 
n_act = 7802 
n_pre = 7786 
n_ref = 0 
n_req = 29480 
total_req = 33248 

Dual Bus Interface Util: 
issued_total_row = 15588 
issued_total_col = 33248 
Row_Bus_Util =  0.050632 
CoL_Bus_Util = 0.107995 
Either_Row_CoL_Bus_Util = 0.140980 
Issued_on_Two_Bus_Simul_Util = 0.017647 
issued_two_Eff = 0.125176 
queue_avg = 3.148441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.14844
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264433 n_act=7826 n_pre=7810 n_ref_event=0 n_req=29486 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5048 bw_util=0.1081
n_activity=112218 dram_eff=0.2965
bk0: 1760a 289505i bk1: 1760a 288982i bk2: 1728a 288971i bk3: 1728a 289044i bk4: 1728a 287995i bk5: 1728a 289090i bk6: 1744a 288362i bk7: 1744a 288076i bk8: 1792a 288336i bk9: 1792a 288167i bk10: 1792a 287986i bk11: 1792a 287833i bk12: 1776a 289543i bk13: 1776a 289189i bk14: 1792a 289461i bk15: 1792a 288967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734586
Row_Buffer_Locality_read = 0.757440
Row_Buffer_Locality_write = 0.223455
Bank_Level_Parallism = 3.432270
Bank_Level_Parallism_Col = 2.598421
Bank_Level_Parallism_Ready = 1.528973
write_to_read_ratio_blp_rw_average = 0.151009
GrpLevelPara = 1.865968 

BW Util details:
bwutil = 0.108073 
total_CMD = 307867 
util_bw = 33272 
Wasted_Col = 47975 
Wasted_Row = 16604 
Idle = 210016 

BW Util Bottlenecks: 
RCDc_limit = 52976 
RCDWRc_limit = 4507 
WTRc_limit = 5860 
RTWc_limit = 22118 
CCDLc_limit = 20612 
rwq = 0 
CCDLc_limit_alone = 18523 
WTRc_limit_alone = 5314 
RTWc_limit_alone = 20575 

Commands details: 
total_CMD = 307867 
n_nop = 264433 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5048 
n_act = 7826 
n_pre = 7810 
n_ref = 0 
n_req = 29486 
total_req = 33272 

Dual Bus Interface Util: 
issued_total_row = 15636 
issued_total_col = 33272 
Row_Bus_Util =  0.050788 
CoL_Bus_Util = 0.108073 
Either_Row_CoL_Bus_Util = 0.141080 
Issued_on_Two_Bus_Simul_Util = 0.017780 
issued_two_Eff = 0.126030 
queue_avg = 3.212653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.21265
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264444 n_act=7839 n_pre=7823 n_ref_event=0 n_req=29494 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5080 bw_util=0.1082
n_activity=112234 dram_eff=0.2967
bk0: 1760a 289910i bk1: 1760a 289488i bk2: 1728a 288845i bk3: 1728a 288940i bk4: 1728a 288604i bk5: 1728a 288644i bk6: 1744a 288645i bk7: 1744a 288720i bk8: 1792a 287891i bk9: 1792a 287465i bk10: 1792a 288191i bk11: 1792a 288124i bk12: 1776a 289919i bk13: 1776a 289383i bk14: 1792a 289076i bk15: 1792a 288866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734217
Row_Buffer_Locality_read = 0.758185
Row_Buffer_Locality_write = 0.201575
Bank_Level_Parallism = 3.435424
Bank_Level_Parallism_Col = 2.598608
Bank_Level_Parallism_Ready = 1.559993
write_to_read_ratio_blp_rw_average = 0.148919
GrpLevelPara = 1.865236 

BW Util details:
bwutil = 0.108177 
total_CMD = 307867 
util_bw = 33304 
Wasted_Col = 47037 
Wasted_Row = 17072 
Idle = 210454 

BW Util Bottlenecks: 
RCDc_limit = 51868 
RCDWRc_limit = 4486 
WTRc_limit = 5763 
RTWc_limit = 19268 
CCDLc_limit = 19988 
rwq = 0 
CCDLc_limit_alone = 18060 
WTRc_limit_alone = 5276 
RTWc_limit_alone = 17827 

Commands details: 
total_CMD = 307867 
n_nop = 264444 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5080 
n_act = 7839 
n_pre = 7823 
n_ref = 0 
n_req = 29494 
total_req = 33304 

Dual Bus Interface Util: 
issued_total_row = 15662 
issued_total_col = 33304 
Row_Bus_Util =  0.050873 
CoL_Bus_Util = 0.108177 
Either_Row_CoL_Bus_Util = 0.141045 
Issued_on_Two_Bus_Simul_Util = 0.018005 
issued_two_Eff = 0.127651 
queue_avg = 3.239418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.23942
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307867 n_nop=264504 n_act=7848 n_pre=7832 n_ref_event=0 n_req=29488 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=5056 bw_util=0.1081
n_activity=112098 dram_eff=0.2969
bk0: 1760a 289896i bk1: 1760a 289290i bk2: 1728a 288688i bk3: 1728a 288905i bk4: 1728a 288352i bk5: 1728a 288505i bk6: 1744a 288652i bk7: 1744a 288016i bk8: 1792a 288391i bk9: 1792a 288965i bk10: 1792a 288122i bk11: 1792a 288958i bk12: 1776a 289550i bk13: 1776a 289846i bk14: 1792a 289149i bk15: 1792a 289355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733858
Row_Buffer_Locality_read = 0.757724
Row_Buffer_Locality_write = 0.200949
Bank_Level_Parallism = 3.417385
Bank_Level_Parallism_Col = 2.577776
Bank_Level_Parallism_Ready = 1.528125
write_to_read_ratio_blp_rw_average = 0.150811
GrpLevelPara = 1.865928 

BW Util details:
bwutil = 0.108099 
total_CMD = 307867 
util_bw = 33280 
Wasted_Col = 47209 
Wasted_Row = 16872 
Idle = 210506 

BW Util Bottlenecks: 
RCDc_limit = 51755 
RCDWRc_limit = 4433 
WTRc_limit = 6008 
RTWc_limit = 19471 
CCDLc_limit = 19965 
rwq = 0 
CCDLc_limit_alone = 17902 
WTRc_limit_alone = 5453 
RTWc_limit_alone = 17963 

Commands details: 
total_CMD = 307867 
n_nop = 264504 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 5056 
n_act = 7848 
n_pre = 7832 
n_ref = 0 
n_req = 29488 
total_req = 33280 

Dual Bus Interface Util: 
issued_total_row = 15680 
issued_total_col = 33280 
Row_Bus_Util =  0.050931 
CoL_Bus_Util = 0.108099 
Either_Row_CoL_Bus_Util = 0.140850 
Issued_on_Two_Bus_Simul_Util = 0.018180 
issued_two_Eff = 0.129073 
queue_avg = 3.127756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.12776

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60160, Miss = 17252, Miss_rate = 0.287, Pending_hits = 3128, Reservation_fails = 5
L2_cache_bank[1]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 3072, Reservation_fails = 109
L2_cache_bank[2]: Access = 60160, Miss = 17256, Miss_rate = 0.287, Pending_hits = 2783, Reservation_fails = 10
L2_cache_bank[3]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2942, Reservation_fails = 18
L2_cache_bank[4]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2910, Reservation_fails = 71
L2_cache_bank[5]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 3074, Reservation_fails = 52
L2_cache_bank[6]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2750, Reservation_fails = 0
L2_cache_bank[7]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 3007, Reservation_fails = 63
L2_cache_bank[8]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2936, Reservation_fails = 0
L2_cache_bank[9]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2892, Reservation_fails = 47
L2_cache_bank[10]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 3004, Reservation_fails = 0
L2_cache_bank[11]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2899, Reservation_fails = 137
L2_cache_bank[12]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 3055, Reservation_fails = 39
L2_cache_bank[13]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2794, Reservation_fails = 48
L2_cache_bank[14]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 3071, Reservation_fails = 166
L2_cache_bank[15]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2801, Reservation_fails = 0
L2_cache_bank[16]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2908, Reservation_fails = 0
L2_cache_bank[17]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 3122, Reservation_fails = 0
L2_cache_bank[18]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2945, Reservation_fails = 81
L2_cache_bank[19]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2940, Reservation_fails = 0
L2_cache_bank[20]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2845, Reservation_fails = 0
L2_cache_bank[21]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2922, Reservation_fails = 0
L2_cache_bank[22]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2834, Reservation_fails = 124
L2_cache_bank[23]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2939, Reservation_fails = 36
L2_cache_bank[24]: Access = 60160, Miss = 17256, Miss_rate = 0.287, Pending_hits = 2992, Reservation_fails = 104
L2_cache_bank[25]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2946, Reservation_fails = 0
L2_cache_bank[26]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 3107, Reservation_fails = 111
L2_cache_bank[27]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 3037, Reservation_fails = 82
L2_cache_bank[28]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 3002, Reservation_fails = 0
L2_cache_bank[29]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2863, Reservation_fails = 0
L2_cache_bank[30]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2837, Reservation_fails = 23
L2_cache_bank[31]: Access = 60160, Miss = 17252, Miss_rate = 0.287, Pending_hits = 2831, Reservation_fails = 2
L2_cache_bank[32]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2824, Reservation_fails = 83
L2_cache_bank[33]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2994, Reservation_fails = 122
L2_cache_bank[34]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2745, Reservation_fails = 0
L2_cache_bank[35]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2932, Reservation_fails = 18
L2_cache_bank[36]: Access = 60160, Miss = 17252, Miss_rate = 0.287, Pending_hits = 2748, Reservation_fails = 0
L2_cache_bank[37]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 3029, Reservation_fails = 192
L2_cache_bank[38]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2846, Reservation_fails = 1
L2_cache_bank[39]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 3119, Reservation_fails = 31
L2_cache_bank[40]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2905, Reservation_fails = 44
L2_cache_bank[41]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2928, Reservation_fails = 56
L2_cache_bank[42]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2981, Reservation_fails = 1
L2_cache_bank[43]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2905, Reservation_fails = 72
L2_cache_bank[44]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 3005, Reservation_fails = 0
L2_cache_bank[45]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2954, Reservation_fails = 0
L2_cache_bank[46]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2938, Reservation_fails = 27
L2_cache_bank[47]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2979, Reservation_fails = 118
L2_cache_bank[48]: Access = 60160, Miss = 17252, Miss_rate = 0.287, Pending_hits = 2923, Reservation_fails = 50
L2_cache_bank[49]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2924, Reservation_fails = 0
L2_cache_bank[50]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2870, Reservation_fails = 106
L2_cache_bank[51]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2906, Reservation_fails = 43
L2_cache_bank[52]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 3005, Reservation_fails = 0
L2_cache_bank[53]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 3137, Reservation_fails = 0
L2_cache_bank[54]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 3120, Reservation_fails = 156
L2_cache_bank[55]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 3127, Reservation_fails = 0
L2_cache_bank[56]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 3066, Reservation_fails = 0
L2_cache_bank[57]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2804, Reservation_fails = 6
L2_cache_bank[58]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 3055, Reservation_fails = 24
L2_cache_bank[59]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2736, Reservation_fails = 0
L2_cache_bank[60]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 3080, Reservation_fails = 98
L2_cache_bank[61]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2979, Reservation_fails = 0
L2_cache_bank[62]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2974, Reservation_fails = 79
L2_cache_bank[63]: Access = 60160, Miss = 17248, Miss_rate = 0.287, Pending_hits = 2859, Reservation_fails = 64
L2_total_cache_accesses = 3850240
L2_total_cache_misses = 1103904
L2_total_cache_miss_rate = 0.2867
L2_total_cache_pending_hits = 188585
L2_total_cache_reservation_fails = 2719
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2557751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 188585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 225800
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2719
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 677400
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50176
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 150528
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3649536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2719
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.034
average_pipeline_duty_cycle=14612.771484
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7614912
	Total NON REG=1006848
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7612832
	Total NON REG=1006848
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=189552
	Total FP Deocded Instructions=33792
	Total INT Deocded Instructions=146368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=104288256
	Total FP Acesses=590336
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=606208
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=37748736
	Total SP Acesses=7903232
	Total MEM Acesses=750592
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=23456
	Total REG Reads=20829184
	Total REG Writes=14037408
	Total NON REG=1995264
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=188976
	Total FP Deocded Instructions=33792
	Total INT Deocded Instructions=145792
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=104316928
	Total FP Acesses=590336
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=606208
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=37748736
	Total SP Acesses=7903232
	Total MEM Acesses=769024
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=24032
	Total REG Reads=20847616
	Total REG Writes=15204608
	Total NON REG=2013696
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7609248
	Total NON REG=1006848
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=188976
	Total FP Deocded Instructions=33792
	Total INT Deocded Instructions=145792
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=104316928
	Total FP Acesses=590336
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=606208
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=37748736
	Total SP Acesses=7903232
	Total MEM Acesses=769024
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=24032
	Total REG Reads=20847616
	Total REG Writes=15182624
	Total NON REG=2013696
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7609760
	Total NON REG=1006848
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=188976
	Total FP Deocded Instructions=33792
	Total INT Deocded Instructions=145792
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=104316928
	Total FP Acesses=590336
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=606208
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=37748736
	Total SP Acesses=7903232
	Total MEM Acesses=769024
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=24032
	Total REG Reads=20847616
	Total REG Writes=15185632
	Total NON REG=2013696
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=188976
	Total FP Deocded Instructions=33792
	Total INT Deocded Instructions=145792
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=104316928
	Total FP Acesses=590336
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=606208
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=37748736
	Total SP Acesses=7903232
	Total MEM Acesses=769024
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=24032
	Total REG Reads=20847616
	Total REG Writes=15202560
	Total NON REG=2013696
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=188976
	Total FP Deocded Instructions=33792
	Total INT Deocded Instructions=145792
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=104316928
	Total FP Acesses=590336
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=606208
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=37748736
	Total SP Acesses=7903232
	Total MEM Acesses=769024
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=24032
	Total REG Reads=20847616
	Total REG Writes=15170400
	Total NON REG=2013696
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7602144
	Total NON REG=1006848
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=188976
	Total FP Deocded Instructions=33792
	Total INT Deocded Instructions=145792
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=104316928
	Total FP Acesses=590336
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=606208
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=37748736
	Total SP Acesses=7903232
	Total MEM Acesses=769024
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=24032
	Total REG Reads=20847616
	Total REG Writes=15184448
	Total NON REG=2013696
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7606496
	Total NON REG=1006848
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7608384
	Total NON REG=1006848
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7607104
	Total NON REG=1006848
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7603712
	Total NON REG=1006848
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7598528
	Total NON REG=1006848
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7607488
	Total NON REG=1006848
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=188976
	Total FP Deocded Instructions=33792
	Total INT Deocded Instructions=145792
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=104316928
	Total FP Acesses=590336
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=606208
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=37748736
	Total SP Acesses=7903232
	Total MEM Acesses=769024
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=24032
	Total REG Reads=20847616
	Total REG Writes=15187840
	Total NON REG=2013696
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7607776
	Total NON REG=1006848
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7608864
	Total NON REG=1006848
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7608832
	Total NON REG=1006848
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7595424
	Total NON REG=1006848
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7605888
	Total NON REG=1006848
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=189552
	Total FP Deocded Instructions=33792
	Total INT Deocded Instructions=146368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=104288256
	Total FP Acesses=590336
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=606208
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=37748736
	Total SP Acesses=7903232
	Total MEM Acesses=750592
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=23456
	Total REG Reads=20829184
	Total REG Writes=14011904
	Total NON REG=1995264
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7611168
	Total NON REG=1006848
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7608544
	Total NON REG=1006848
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7613184
	Total NON REG=1006848
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7608800
	Total NON REG=1006848
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7614080
	Total NON REG=1006848
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7605024
	Total NON REG=1006848
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7611296
	Total NON REG=1006848
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7610464
	Total NON REG=1006848
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7603744
	Total NON REG=1006848
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7603904
	Total NON REG=1006848
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7599456
	Total NON REG=1006848
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7604960
	Total NON REG=1006848
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7607488
	Total NON REG=1006848
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7596320
	Total NON REG=1006848
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7607648
	Total NON REG=1006848
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7612864
	Total NON REG=1006848
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7604064
	Total NON REG=1006848
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7604512
	Total NON REG=1006848
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7614784
	Total NON REG=1006848
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7610880
	Total NON REG=1006848
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=188976
	Total FP Deocded Instructions=33792
	Total INT Deocded Instructions=145792
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=104316928
	Total FP Acesses=590336
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=606208
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=37748736
	Total SP Acesses=7903232
	Total MEM Acesses=769024
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=24032
	Total REG Reads=20847616
	Total REG Writes=15171520
	Total NON REG=2013696
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7614112
	Total NON REG=1006848
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7604480
	Total NON REG=1006848
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7608256
	Total NON REG=1006848
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=189552
	Total FP Deocded Instructions=33792
	Total INT Deocded Instructions=146368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=104288256
	Total FP Acesses=590336
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=606208
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=37748736
	Total SP Acesses=7903232
	Total MEM Acesses=750592
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=23456
	Total REG Reads=20829184
	Total REG Writes=14022144
	Total NON REG=1995264
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=188976
	Total FP Deocded Instructions=33792
	Total INT Deocded Instructions=145792
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=104316928
	Total FP Acesses=590336
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=606208
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=37748736
	Total SP Acesses=7903232
	Total MEM Acesses=769024
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=24032
	Total REG Reads=20847616
	Total REG Writes=15155616
	Total NON REG=2013696
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7605696
	Total NON REG=1006848
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7610752
	Total NON REG=1006848
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7610592
	Total NON REG=1006848
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7610016
	Total NON REG=1006848
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7611168
	Total NON REG=1006848
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7614400
	Total NON REG=1006848
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7604800
	Total NON REG=1006848
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7607264
	Total NON REG=1006848
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7591040
	Total NON REG=1006848
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7605184
	Total NON REG=1006848
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=188976
	Total FP Deocded Instructions=33792
	Total INT Deocded Instructions=145792
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=104316928
	Total FP Acesses=590336
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=606208
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=37748736
	Total SP Acesses=7903232
	Total MEM Acesses=769024
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=24032
	Total REG Reads=20847616
	Total REG Writes=15184480
	Total NON REG=2013696
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7601024
	Total NON REG=1006848
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=188976
	Total FP Deocded Instructions=33792
	Total INT Deocded Instructions=145792
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=104316928
	Total FP Acesses=590336
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=606208
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=37748736
	Total SP Acesses=7903232
	Total MEM Acesses=769024
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=24032
	Total REG Reads=20847616
	Total REG Writes=15186208
	Total NON REG=2013696
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=188976
	Total FP Deocded Instructions=33792
	Total INT Deocded Instructions=145792
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=104316928
	Total FP Acesses=590336
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=606208
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=37748736
	Total SP Acesses=7903232
	Total MEM Acesses=769024
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=24032
	Total REG Reads=20847616
	Total REG Writes=15194560
	Total NON REG=2013696
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7601632
	Total NON REG=1006848
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7615968
	Total NON REG=1006848
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7606208
	Total NON REG=1006848
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=188976
	Total FP Deocded Instructions=33792
	Total INT Deocded Instructions=145792
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=104316928
	Total FP Acesses=590336
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=606208
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=37748736
	Total SP Acesses=7903232
	Total MEM Acesses=769024
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=24032
	Total REG Reads=20847616
	Total REG Writes=15203072
	Total NON REG=2013696
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7603104
	Total NON REG=1006848
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7613984
	Total NON REG=1006848
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7607712
	Total NON REG=1006848
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7613728
	Total NON REG=1006848
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7609696
	Total NON REG=1006848
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=189552
	Total FP Deocded Instructions=33792
	Total INT Deocded Instructions=146368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=104288256
	Total FP Acesses=590336
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=606208
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=37748736
	Total SP Acesses=7903232
	Total MEM Acesses=750592
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=23456
	Total REG Reads=20829184
	Total REG Writes=14026656
	Total NON REG=1995264
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7606112
	Total NON REG=1006848
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=94488
	Total FP Deocded Instructions=16896
	Total INT Deocded Instructions=72896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=52158464
	Total FP Acesses=295168
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=303104
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=3951616
	Total MEM Acesses=384512
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=12016
	Total REG Reads=10423808
	Total REG Writes=7608928
	Total NON REG=1006848
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=188976
	Total FP Deocded Instructions=33792
	Total INT Deocded Instructions=145792
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=104316928
	Total FP Acesses=590336
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=606208
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=37748736
	Total SP Acesses=7903232
	Total MEM Acesses=769024
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=24032
	Total REG Reads=20847616
	Total REG Writes=15201664
	Total NON REG=2013696
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=188976
	Total FP Deocded Instructions=33792
	Total INT Deocded Instructions=145792
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=104316928
	Total FP Acesses=590336
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=606208
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=37748736
	Total SP Acesses=7903232
	Total MEM Acesses=769024
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=24032
	Total REG Reads=20847616
	Total REG Writes=15203904
	Total NON REG=2013696
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=188976
	Total FP Deocded Instructions=33792
	Total INT Deocded Instructions=145792
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=104316928
	Total FP Acesses=590336
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=606208
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=37748736
	Total SP Acesses=7903232
	Total MEM Acesses=769024
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=24032
	Total REG Reads=20847616
	Total REG Writes=15190496
	Total NON REG=2013696


==========Power Metrics -- Memory==========
Total memory controller accesses: 903200
Total memory controller reads: 903200
Total memory controller writes: 0
!!!Total Shared memory access: 976064
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 3649536
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 34179
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 200704
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 32153
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 3649536
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 2557751
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 188585
	Cache_stats[GLOBAL_ACC_R][MISS] = 225800
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 2719
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 677400
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 50176
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 150528
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 3649536
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704

icnt_total_pkts_mem_to_simt=3850240
icnt_total_pkts_simt_to_mem=3850240
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3850240
Req_Network_cycles = 410007
Req_Network_injected_packets_per_cycle =       9.3907 
Req_Network_conflicts_per_cycle =       6.8079
Req_Network_conflicts_per_cycle_util =      11.2119
Req_Bank_Level_Parallism =      15.4655
Req_Network_in_buffer_full_per_cycle =       0.2100
Req_Network_in_buffer_avg_util =      39.2270
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1473

Reply_Network_injected_packets_num = 3850240
Reply_Network_cycles = 410007
Reply_Network_injected_packets_per_cycle =        9.3907
Reply_Network_conflicts_per_cycle =       18.0569
Reply_Network_conflicts_per_cycle_util =      28.8171
Reply_Bank_Level_Parallism =      14.9866
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      16.0960
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1174
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 52 sec (2392 sec)
gpgpu_simulation_rate = 121812 (inst/sec)
gpgpu_simulation_rate = 171 (cycle/sec)
gpgpu_silicon_slowdown = 6619883x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
