{
    "id": "dbpedia_8298_0",
    "rank": 68,
    "data": {
        "url": "https://eda.sw.siemens.com/en-US/ic/catapult-high-level-synthesis/resources/",
        "read_more_link": "",
        "language": "en",
        "title": "Catapult High-Level Synthesis Resource Library",
        "top_image": "https://images.ctfassets.net/17si5cpawjzf/35Gi9thOLOV0fZs0tTXWAX/6b8d2d84f0844285673d30b444311ce1/catapult-hls-resource-library-og-1200x630.jpg",
        "meta_img": "https://images.ctfassets.net/17si5cpawjzf/35Gi9thOLOV0fZs0tTXWAX/6b8d2d84f0844285673d30b444311ce1/catapult-hls-resource-library-og-1200x630.jpg",
        "images": [
            "https://images.sw.cdn.siemens.com/siemens-disw-assets/public/2tF6NQBMyryXittGE9JorI/en-US/TinyML-nodate-RussKlein_640x360_0524.jpg?auto=format%2Ccompress&w=320&h=360&q=60&fit=crop 320w, https://images.sw.cdn.siemens.com/siemens-disw-assets/public/2tF6NQBMyryXittGE9JorI/en-US/TinyML-nodate-RussKlein_640x360_0524.jpg?auto=format%2Ccompress&w=640&h=360&q=60&fit=crop 640w, ",
            "https://images.sw.cdn.siemens.com/siemens-disw-assets/public/6cIyS0aK7Wq7yxrtVTK9eO/en-US/CSD%20Division%20-%20HLS%20BiometricImage-FacialRecognition_640x360.jpg?auto=format%2Ccompress&w=320&h=360&q=60&fit=crop 320w, https://images.sw.cdn.siemens.com/siemens-disw-assets/public/6cIyS0aK7Wq7yxrtVTK9eO/en-US/CSD%20Division%20-%20HLS%20BiometricImage-FacialRecognition_640x360.jpg?auto=format%2Ccompress&w=640&h=360&q=60&fit=crop 640w, ",
            "https://images.sw.cdn.siemens.com/siemens-disw-assets/public/0JF3y3RNQoY2kNKc3Zl5g/en-US/VirtualHLSSpaceCodesignSeminarCard-ODT_640x360_2022.svg?auto=format%2Ccompress&w=320&h=360&q=60&fit=crop 320w, https://images.sw.cdn.siemens.com/siemens-disw-assets/public/0JF3y3RNQoY2kNKc3Zl5g/en-US/VirtualHLSSpaceCodesignSeminarCard-ODT_640x360_2022.svg?auto=format%2Ccompress&w=640&h=360&q=60&fit=crop 640w, ",
            "https://images.sw.cdn.siemens.com/siemens-disw-assets/public/5thBTAlpDwsloRbm2IAt2C/en-US/VirtualHLSSeminarSMCard_OD_2022_640x360.svg?auto=format%2Ccompress&w=320&h=360&q=60&fit=crop 320w, https://images.sw.cdn.siemens.com/siemens-disw-assets/public/5thBTAlpDwsloRbm2IAt2C/en-US/VirtualHLSSeminarSMCard_OD_2022_640x360.svg?auto=format%2Ccompress&w=640&h=360&q=60&fit=crop 640w, ",
            "https://images.sw.cdn.siemens.com/siemens-disw-assets/public/77EBniR7GhYlj4KZsvqgGL/en-US/RISC-VSummit_640x360_session.png?auto=format%2Ccompress&w=320&h=360&q=60&fit=crop 320w, https://images.sw.cdn.siemens.com/siemens-disw-assets/public/77EBniR7GhYlj4KZsvqgGL/en-US/RISC-VSummit_640x360_session.png?auto=format%2Ccompress&w=640&h=360&q=60&fit=crop 640w, ",
            "https://images.sw.cdn.siemens.com/siemens-disw-assets/public/6OngtkkRQ1CMkTcJ4oVUef/en-US/Google-VCUChip_640x360.jpg?auto=format%2Ccompress&w=320&h=360&q=60&fit=crop 320w, https://images.sw.cdn.siemens.com/siemens-disw-assets/public/6OngtkkRQ1CMkTcJ4oVUef/en-US/Google-VCUChip_640x360.jpg?auto=format%2Ccompress&w=640&h=360&q=60&fit=crop 640w, ",
            "https://images.sw.cdn.siemens.com/siemens-disw-assets/public/3P69gRa0mebai4zrtl6m0h/en-US/ODTIcon-Image_640x360.svg?auto=format%2Ccompress&w=320&h=360&q=60&fit=crop 320w, https://images.sw.cdn.siemens.com/siemens-disw-assets/public/3P69gRa0mebai4zrtl6m0h/en-US/ODTIcon-Image_640x360.svg?auto=format%2Ccompress&w=640&h=360&q=60&fit=crop 640w, ",
            "https://images.sw.cdn.siemens.com/siemens-disw-assets/public/3P69gRa0mebai4zrtl6m0h/en-US/ODTIcon-Image_640x360.svg?auto=format%2Ccompress&w=320&h=360&q=60&fit=crop 320w, https://images.sw.cdn.siemens.com/siemens-disw-assets/public/3P69gRa0mebai4zrtl6m0h/en-US/ODTIcon-Image_640x360.svg?auto=format%2Ccompress&w=640&h=360&q=60&fit=crop 640w, ",
            "https://images.sw.cdn.siemens.com/siemens-disw-assets/public/3P69gRa0mebai4zrtl6m0h/en-US/ODTIcon-Image_640x360.svg?auto=format%2Ccompress&w=320&h=360&q=60&fit=crop 320w, https://images.sw.cdn.siemens.com/siemens-disw-assets/public/3P69gRa0mebai4zrtl6m0h/en-US/ODTIcon-Image_640x360.svg?auto=format%2Ccompress&w=640&h=360&q=60&fit=crop 640w, ",
            "https://images.sw.cdn.siemens.com/siemens-disw-assets/public/0JF3y3RNQoY2kNKc3Zl5g/en-US/VirtualHLSSpaceCodesignSeminarCard-ODT_640x360_2022.svg?auto=format%2Ccompress&w=320&h=360&q=60&fit=crop 320w, https://images.sw.cdn.siemens.com/siemens-disw-assets/public/0JF3y3RNQoY2kNKc3Zl5g/en-US/VirtualHLSSpaceCodesignSeminarCard-ODT_640x360_2022.svg?auto=format%2Ccompress&w=640&h=360&q=60&fit=crop 640w, ",
            "https://images.sw.cdn.siemens.com/siemens-disw-assets/public/5thBTAlpDwsloRbm2IAt2C/en-US/VirtualHLSSeminarSMCard_OD_2022_640x360.svg?auto=format%2Ccompress&w=320&h=360&q=60&fit=crop 320w, https://images.sw.cdn.siemens.com/siemens-disw-assets/public/5thBTAlpDwsloRbm2IAt2C/en-US/VirtualHLSSeminarSMCard_OD_2022_640x360.svg?auto=format%2Ccompress&w=640&h=360&q=60&fit=crop 640w, ",
            "https://images.sw.cdn.siemens.com/siemens-disw-assets/public/5pbW1xyvUgZSPwPAqdfrnR/en-US/VirtualHLSSeminarPromo_640x360V3-01.svg?auto=format%2Ccompress&w=320&h=360&q=60&fit=crop 320w, https://images.sw.cdn.siemens.com/siemens-disw-assets/public/5pbW1xyvUgZSPwPAqdfrnR/en-US/VirtualHLSSeminarPromo_640x360V3-01.svg?auto=format%2Ccompress&w=640&h=360&q=60&fit=crop 640w, ",
            "https://images.sw.cdn.siemens.com/siemens-disw-assets/public/3wjKYnLsjqqa1GC4nWzt2U/en-US/VirtualizationofCPU_640x360.jpg?auto=format%2Ccompress&w=320&h=360&q=60&fit=crop 320w, https://images.sw.cdn.siemens.com/siemens-disw-assets/public/3wjKYnLsjqqa1GC4nWzt2U/en-US/VirtualizationofCPU_640x360.jpg?auto=format%2Ccompress&w=640&h=360&q=60&fit=crop 640w, ",
            "https://images.sw.cdn.siemens.com/siemens-disw-assets/public/4x7LL6660iUbdku1TX6j8m/en-US/FL_AIVisionGraphic_640x360_0322.svg?auto=format%2Ccompress&w=320&h=360&q=60&fit=crop 320w, https://images.sw.cdn.siemens.com/siemens-disw-assets/public/4x7LL6660iUbdku1TX6j8m/en-US/FL_AIVisionGraphic_640x360_0322.svg?auto=format%2Ccompress&w=640&h=360&q=60&fit=crop 640w, ",
            "https://images.sw.cdn.siemens.com/siemens-disw-assets/public/3djZEdNFGSyG0thXPXMnFo/en-US/Promo_ML4-Dimensional3x3Convolution_640x360_v3.svg?auto=format%2Ccompress&w=320&h=360&q=60&fit=crop 320w, https://images.sw.cdn.siemens.com/siemens-disw-assets/public/3djZEdNFGSyG0thXPXMnFo/en-US/Promo_ML4-Dimensional3x3Convolution_640x360_v3.svg?auto=format%2Ccompress&w=640&h=360&q=60&fit=crop 640w, ",
            "https://images.sw.cdn.siemens.com/siemens-disw-assets/public/6HN8eV9QpVPqqa3LglncCc/en-US/DesignAnalyzerSeriesResourceimage_640x360.jpg?auto=format%2Ccompress&w=320&h=360&q=60&fit=crop 320w, https://images.sw.cdn.siemens.com/siemens-disw-assets/public/6HN8eV9QpVPqqa3LglncCc/en-US/DesignAnalyzerSeriesResourceimage_640x360.jpg?auto=format%2Ccompress&w=640&h=360&q=60&fit=crop 640w, ",
            "https://images.sw.cdn.siemens.com/siemens-disw-assets/public/DmKceDrDKgUrWaQTuJnll/en-US/EdgeDetectionSeriesResourceIamge_640x360.jpg?auto=format%2Ccompress&w=320&h=360&q=60&fit=crop 320w, https://images.sw.cdn.siemens.com/siemens-disw-assets/public/DmKceDrDKgUrWaQTuJnll/en-US/EdgeDetectionSeriesResourceIamge_640x360.jpg?auto=format%2Ccompress&w=640&h=360&q=60&fit=crop 640w, "
        ],
        "movies": [],
        "keywords": [],
        "meta_keywords": [
            ""
        ],
        "tags": null,
        "authors": [],
        "publish_date": null,
        "summary": "",
        "meta_description": "Be it Deep Learning, Computer Vision, Video, or countless other spaces, Catapult is more than just âC to RTLâ. See how it enables you to do more, better.",
        "meta_lang": "en",
        "meta_favicon": "/img/favicon.svg",
        "meta_site_name": "Siemens Digital Industries Software",
        "canonical_link": "https://eda.sw.siemens.com/en-US/ic/catapult-high-level-synthesis/resources/",
        "text": "This talk will show how HLS can be used to quickly create and assess multiple RTL implementations for an AI accelerator from a single algorithmic description.\n\nDelivering AI in todayâs IoT systems efficiently goes beyond simply porting neural networks in Python to an edge device. Customized hardware built with High-Level Synthesis will differentiate your system from the competition.\n\nDesign flow including HW/SW co-design and HLS that allows developers to migrate compute intensive functions from SW running on an embedded processor to a HW based accelerator as a loosely coupled bus-based peripheral.\n\nHLS Adoption for chip design is driven by increasing design & verification complexity and time to market pressures. HLS enables designers to get their chips to market faster by shortening the overall design & verification flow.\n\nThis session shows how to create different types of accelerators using HLS and how to integrate them into RISC-V processor designs. AI inferencing algorithm and an encryption algorithm will be used as examples.\n\nThis paper describes the design and deployment, at scale, of a new accelerator targeted at warehouse-scale video transcoding. The state-of-the-art hardware design flow adopted in the VCU development used Catapult. See section 3.4.\n\nThis on-demand training learning path introduces engineers to C++, HLS and the use of Catapult for hardware design.\n\nThis on-demand training learning path introduces users to the design concepts needed for HLS design, debug, and verification using SystemC and the MatchLib library.\n\nThis learning path introduces users to the Catapult HLV flow, enabling rigorous functional verification of high-level source using known and trusted techniques.\n\nDesign flow including HW/SW co-design and HLS that allows developers to migrate compute intensive functions from SW running on an embedded processor to a HW based accelerator as a loosely coupled bus-based peripheral.\n\nHLS Adoption for chip design is driven by increasing design & verification complexity and time to market pressures. HLS enables designers to get their chips to market faster by shortening the overall design & verification flow.\n\nThis seminar uses an AXI-based AI/ML accelerator to demonstrate how HLS can rapidly go from an algorithm, through C-based design, system-level performance analysis, and comprehensive verification with RTL coverage closure.\n\nIntroduction and technical details to understand how HLS rapidly and accurately explores power/performance of their algorithms, quickly get to FPGA implementations to create demonstrator/prototypes and more.\n\nThis 8 part technical seminar is designed for those that know very little about HLS and those familiar with its concepts, but want real examples applying it to computer vision and deep learning implementation.\n\nThis 5-part series provides a step-by-step walkthrough of how to use Catapult Design Analyzer to analyze and visualize synthesis results, automatically identify coding style mistakes, and pinpoint optimization bottlenecks."
    }
}