
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Mon Nov 13 21:56:50 2023
| Design       : hdmi_ddr_ov5640_top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                          
*****************************************************************************************************************************************************************************************
                                                                                                                   Clock   Non-clock                                                     
 Clock                                                         Period       Waveform       Type                    Loads       Loads  Sources                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                       20.000       {0 10}         Declared                   87           9  {sys_clk}                                          
   ddrphy_clkin                                                10.000       {0 5}          Generated (sys_clk)      5419           0  {u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV}         
   ioclk0                                                      2.500        {0 1.25}       Generated (sys_clk)        11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT}       
   ioclk1                                                      2.500        {0 1.25}       Generated (sys_clk)        27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT}       
   ioclk2                                                      2.500        {0 1.25}       Generated (sys_clk)         2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate/OUT}       
   ioclk_gate_clk                                              10.000       {0 5}          Generated (sys_clk)         1           0  {u_DDR3_50H/u_clkbufg_gate/gopclkbufg/CLKOUT}      
   sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred  20.000       {0 10}         Generated (sys_clk)       157           0  {u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0} 
   sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred  20.000       {10 20}        Generated (sys_clk)        35           0  {u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1} 
   sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred                     100.000      {0 50}         Generated (sys_clk)       238           0  {u_pll/u_pll_e3/goppll/CLKOUT1}                    
   sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred                     40.000       {0 20}         Generated (sys_clk)         7           0  {u_pll/u_pll_e3/goppll/CLKOUT2}                    
 pix_clk_in                                                    13.500       {0 6.75}       Declared                  926           0  {pixclk_in}                                        
 pix_clk                                                       13.500       {0 6.75}       Declared                    0           0  {pix_clk}                                          
 coms1_clk                                                     11.900       {0 5.95}       Declared                   39           1  {cmos1_pclk}                                       
   coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred   23.800       {0 11.9}       Generated (coms1_clk)     379           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV}    
 coms2_clk                                                     11.900       {0 5.95}       Declared                   39           1  {cmos2_pclk}                                       
   coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred   23.800       {0 11.9}       Generated (coms2_clk)     347           0  {cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV}    
 sd_clk                                                        20.000       {0 10}         Declared                    0           0  {sd_clk}                                           
 hdmi_ddr_ov5640_top|rgmii_rxc                                 1000.000     {0 500}        Declared                 2232           1  {rgmii_rxc}                                        
=========================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 Inferred_clock_group_0        asynchronous               hdmi_ddr_ov5640_top|rgmii_rxc             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     195.122 MHz         20.000          5.125         14.875
 ddrphy_clkin               100.000 MHz     110.779 MHz         10.000          9.027          0.973
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 pix_clk_in                  74.074 MHz      44.865 MHz         13.500         22.289         -8.789
 coms1_clk                   84.034 MHz     417.711 MHz         11.900          2.394          9.506
 coms2_clk                   84.034 MHz     466.418 MHz         11.900          2.144          9.756
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                             50.000 MHz      95.914 MHz         20.000         10.426          9.574
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                             50.000 MHz     305.904 MHz         20.000          3.269         16.731
 hdmi_ddr_ov5640_top|rgmii_rxc
                              1.000 MHz      99.473 MHz       1000.000         10.053        989.947
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                             10.000 MHz     193.050 MHz        100.000          5.180         94.820
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                             25.000 MHz     313.578 MHz         40.000          3.189         36.811
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                             42.017 MHz     126.263 MHz         23.800          7.920         15.880
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                             42.017 MHz     119.976 MHz         23.800          8.335         15.465
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.875       0.000              0            329
 ddrphy_clkin           ddrphy_clkin                 0.973       0.000              0          17555
 pix_clk_in             ddrphy_clkin                -2.306     -41.280             30             52
 coms1_clk              ddrphy_clkin                 2.546       0.000              0              1
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        ddrphy_clkin                -2.398     -46.174             30             32
 coms2_clk              ddrphy_clkin                 1.861       0.000              0              1
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        ddrphy_clkin                -1.848      -1.848              1              1
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                 9.597       0.000              0              6
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 ddrphy_clkin           pix_clk_in                 -11.516   -2573.650            327            327
 pix_clk_in             pix_clk_in                  -8.789    -112.256             26           3279
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        pix_clk_in                  -5.745    -597.380            164            164
 coms1_clk              coms1_clk                    9.506       0.000              0             88
 coms2_clk              coms2_clk                    9.756       0.000              0             88
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     9.574       0.000              0            636
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                    14.357       0.000              0             23
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     7.097       0.000              0             44
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                    16.731       0.000              0            121
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                     6.631       0.000              0             17
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   989.947       0.000              0           7076
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    94.820       0.000              0           1098
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                    36.811       0.000              0             31
 coms2_clk              coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     9.948       0.000              0            176
 ddrphy_clkin           coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -4.858    -165.747             53             53
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    15.880       0.000              0           1078
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -1.105      -4.037              9             91
 ddrphy_clkin           coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -9.162    -409.332             53             53
 coms1_clk              coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     5.900       0.000              0            176
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    15.464       0.000              0           1085
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -5.732    -334.107             91             91
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.318       0.000              0            329
 ddrphy_clkin           ddrphy_clkin                -0.149      -0.876             23          17555
 pix_clk_in             ddrphy_clkin                -5.663    -190.227             52             52
 coms1_clk              ddrphy_clkin                -4.516      -4.516              1              1
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        ddrphy_clkin                -5.027    -100.769             32             32
 coms2_clk              ddrphy_clkin                -4.176      -4.176              1              1
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        ddrphy_clkin                -0.648      -0.648              1              1
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                -3.948     -20.633              6              6
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 ddrphy_clkin           pix_clk_in                   5.302       0.000              0            327
 pix_clk_in             pix_clk_in                   0.252       0.000              0           3279
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        pix_clk_in                   0.728       0.000              0            164
 coms1_clk              coms1_clk                    0.227       0.000              0             88
 coms2_clk              coms2_clk                    0.343       0.000              0             88
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.244       0.000              0            636
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     1.896       0.000              0             23
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                    10.227       0.000              0             44
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.321       0.000              0            121
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                    10.770       0.000              0             17
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.028       0.000              0           7076
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.224       0.000              0           1098
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                     0.428       0.000              0             31
 coms2_clk              coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -5.240    -605.525            176            176
 ddrphy_clkin           coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -0.521      -8.772             23             53
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.311       0.000              0           1078
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -4.943    -403.469             91             91
 ddrphy_clkin           coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     4.937       0.000              0             53
 coms1_clk              coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -0.165      -0.631              9            176
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.241       0.000              0           1085
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.243       0.000              0             91
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.652       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 3.904       0.000              0           2264
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                10.208       0.000              0             45
 pix_clk_in             pix_clk_in                   8.234       0.000              0             68
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        pix_clk_in                  -6.221   -2681.384            585            585
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                    12.906       0.000              0            137
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                     3.255       0.000              0             35
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   992.676       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    95.640       0.000              0              1
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    20.467       0.000              0              8
 coms2_clk              coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    12.449       0.000              0            154
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -0.328      -5.573             39            154
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    18.283       0.000              0             52
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -4.953    -713.119            186            186
 coms1_clk              coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     7.914       0.000              0            186
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.756       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.413       0.000              0           2264
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                -4.599    -192.072             45             45
 pix_clk_in             pix_clk_in                   0.640       0.000              0             68
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        pix_clk_in                   0.698       0.000              0            585
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     1.225       0.000              0            137
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                    12.803       0.000              0             35
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     1.571       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     2.142       0.000              0              1
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.661       0.000              0              8
 coms2_clk              coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -4.064    -521.052            154            154
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -4.464    -581.723            154            154
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.832       0.000              0             52
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.599       0.000              0            186
 coms1_clk              coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     1.168       0.000              0            186
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0             87
 ddrphy_clkin                                        3.100       0.000              0           5419
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 pix_clk_in                                          5.612       0.000              0            926
 coms1_clk                                           5.330       0.000              0             39
 coms2_clk                                           5.330       0.000              0             39
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     8.862       0.000              0            157
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                     9.380       0.000              0             35
 hdmi_ddr_ov5640_top|rgmii_rxc                     498.100       0.000              0           2232
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred            49.102       0.000              0            238
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred            19.380       0.000              0              7
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    10.762       0.000              0            347
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    10.762       0.000              0            379
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.384       0.000              0            329
 ddrphy_clkin           ddrphy_clkin                 3.466       0.000              0          17555
 pix_clk_in             ddrphy_clkin                -2.130     -42.282             30             52
 coms1_clk              ddrphy_clkin                 1.292       0.000              0              1
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        ddrphy_clkin                -2.279     -48.363             30             32
 coms2_clk              ddrphy_clkin                 0.777       0.000              0              1
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        ddrphy_clkin                -1.468      -1.468              1              1
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                 9.009       0.000              0              6
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 ddrphy_clkin           pix_clk_in                  -7.646   -1611.879            327            327
 pix_clk_in             pix_clk_in                  -2.661     -11.662             10           3279
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        pix_clk_in                  -3.984    -414.130            164            164
 coms1_clk              coms1_clk                   10.201       0.000              0             88
 coms2_clk              coms2_clk                   10.354       0.000              0             88
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                    12.675       0.000              0            636
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                    15.904       0.000              0             23
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     7.841       0.000              0             44
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                    17.609       0.000              0            121
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                     7.535       0.000              0             17
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   992.901       0.000              0           7076
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    96.317       0.000              0           1098
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                    37.715       0.000              0             31
 coms2_clk              coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    10.329       0.000              0            176
 ddrphy_clkin           coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -3.116     -97.523             53             53
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    18.148       0.000              0           1078
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -0.920      -4.626             27             91
 ddrphy_clkin           coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -6.055    -263.963             53             53
 coms1_clk              coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     7.618       0.000              0            176
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    17.881       0.000              0           1085
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -4.092    -238.421             91             91
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.268       0.000              0            329
 ddrphy_clkin           ddrphy_clkin                -0.169      -3.168             53          17555
 pix_clk_in             ddrphy_clkin                -3.583    -109.848             52             52
 coms1_clk              ddrphy_clkin                -2.828      -2.828              1              1
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        ddrphy_clkin                -3.171     -57.136             32             32
 coms2_clk              ddrphy_clkin                -2.503      -2.503              1              1
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        ddrphy_clkin                -0.167      -0.167              1              1
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                -2.247     -11.530              6              6
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 ddrphy_clkin           pix_clk_in                   3.309       0.000              0            327
 pix_clk_in             pix_clk_in                   0.195       0.000              0           3279
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        pix_clk_in                   0.673       0.000              0            164
 coms1_clk              coms1_clk                    0.184       0.000              0             88
 coms2_clk              coms2_clk                    0.266       0.000              0             88
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.179       0.000              0            636
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     1.336       0.000              0             23
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                    10.127       0.000              0             44
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.258       0.000              0            121
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                    10.498       0.000              0             17
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.019       0.000              0           7076
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.182       0.000              0           1098
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                     0.335       0.000              0             31
 coms2_clk              coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -3.286    -359.200            176            176
 ddrphy_clkin           coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -0.487      -9.184             23             53
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.239       0.000              0           1078
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -3.053    -240.263             91             91
 ddrphy_clkin           coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     3.056       0.000              0             53
 coms1_clk              coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -0.102      -0.345              9            176
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.176       0.000              0           1085
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.342       0.000              0             91
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.175       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 5.517       0.000              0           2264
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                 9.455       0.000              0             45
 pix_clk_in             pix_clk_in                   9.768       0.000              0             68
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        pix_clk_in                  -4.317   -1856.740            585            585
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                    14.906       0.000              0            137
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                     5.147       0.000              0             35
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   994.798       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    96.873       0.000              0              1
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    21.481       0.000              0              8
 coms2_clk              coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    12.111       0.000              0            154
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -0.414     -13.231             70            154
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    19.939       0.000              0             52
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -3.610    -511.828            186            186
 coms1_clk              coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     8.983       0.000              0            186
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.558       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.262       0.000              0           2264
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                -2.727    -112.589             45             45
 pix_clk_in             pix_clk_in                   0.456       0.000              0             68
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        pix_clk_in                   0.656       0.000              0            585
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.876       0.000              0            137
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                    11.909       0.000              0             35
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     1.104       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     1.550       0.000              0              1
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.483       0.000              0              8
 coms2_clk              coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -2.469    -310.304            154            154
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -2.677    -341.120            154            154
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.570       0.000              0             52
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.632       0.000              0            186
 coms1_clk              coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.821       0.000              0            186
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0             87
 ddrphy_clkin                                        3.480       0.000              0           5419
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 pix_clk_in                                          5.840       0.000              0            926
 coms1_clk                                           5.454       0.000              0             39
 coms2_clk                                           5.454       0.000              0             39
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     9.090       0.000              0            157
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                     9.504       0.000              0             35
 hdmi_ddr_ov5640_top|rgmii_rxc                     498.480       0.000              0           2232
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred            49.282       0.000              0            238
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred            19.504       0.000              0              7
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    10.990       0.000              0            347
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    10.990       0.000              0            379
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_50_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_50_192/Q3                    tco                   0.288       5.715 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.297       7.012         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.315       7.327 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.557       8.884         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_46_193/Y2                    td                    0.210       9.094 r       _N11565_inv/gateop_perm/Z
                                   net (fanout=8)        0.612       9.706         _N11565          
                                   td                    0.477      10.183 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.183         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8375
 CLMA_42_192/COUT                  td                    0.058      10.241 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.241         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8377
                                   td                    0.058      10.299 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.299         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8379
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  10.299         Logic Levels: 3  
                                                                                   Logic: 1.406ns(28.859%), Route: 3.466ns(71.141%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      23.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_42_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.174                          
 Data arrival time                                                  10.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.875                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_50_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_50_192/Q3                    tco                   0.288       5.715 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.297       7.012         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.315       7.327 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.557       8.884         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_46_193/Y2                    td                    0.210       9.094 r       _N11565_inv/gateop_perm/Z
                                   net (fanout=8)        0.612       9.706         _N11565          
                                   td                    0.477      10.183 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.183         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8375
 CLMA_42_192/COUT                  td                    0.058      10.241 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.241         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8377
 CLMA_42_196/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.241         Logic Levels: 3  
                                                                                   Logic: 1.348ns(28.002%), Route: 3.466ns(71.998%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      23.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_42_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.170      25.171                          

 Data required time                                                 25.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.171                          
 Data arrival time                                                  10.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.930                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_50_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_50_192/Q3                    tco                   0.288       5.715 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.297       7.012         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.315       7.327 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.557       8.884         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_46_193/Y2                    td                    0.210       9.094 r       _N11565_inv/gateop_perm/Z
                                   net (fanout=8)        0.612       9.706         _N11565          
                                   td                    0.477      10.183 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.183         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8375
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.183         Logic Levels: 2  
                                                                                   Logic: 1.290ns(27.124%), Route: 3.466ns(72.876%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      23.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_42_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.150      25.191                          

 Data required time                                                 25.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.191                          
 Data arrival time                                                  10.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.008                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt1[10]/opit_0_inv_A2Q21/CLK
Endpoint    : power_on_delay_inst/cnt1[14]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.355  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.683
  Launch Clock Delay      :  3.789
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       2.586       3.789         nt_sys_clk       
 CLMS_166_41/CLK                                                           r       power_on_delay_inst/cnt1[10]/opit_0_inv_A2Q21/CLK

 CLMS_166_41/Q0                    tco                   0.222       4.011 f       power_on_delay_inst/cnt1[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        0.084       4.095         power_on_delay_inst/cnt1 [9]
                                   td                    0.236       4.331 r       power_on_delay_inst/cnt1[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.331         power_on_delay_inst/_N9957
 CLMS_166_41/COUT                  td                    0.049       4.380 f       power_on_delay_inst/cnt1[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.380         power_on_delay_inst/_N9959
 CLMS_166_45/CIN                                                           f       power_on_delay_inst/cnt1[14]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.380         Logic Levels: 1  
                                                                                   Logic: 0.507ns(85.787%), Route: 0.084ns(14.213%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       3.229       4.683         nt_sys_clk       
 CLMS_166_45/CLK                                                           r       power_on_delay_inst/cnt1[14]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.539       4.144                          
 clock uncertainty                                       0.000       4.144                          

 Hold time                                              -0.082       4.062                          

 Data required time                                                  4.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.062                          
 Data arrival time                                                   4.380                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMS_42_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK

 CLMS_42_181/Q0                    tco                   0.222       5.317 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.402         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0
 CLMS_42_181/B4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.402         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_42_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                              -0.035       5.060                          

 Data required time                                                  5.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.060                          
 Data arrival time                                                   5.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_46_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_46_192/Q2                    tco                   0.224       5.319 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.088       5.407         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_1
 CLMA_46_192/A4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.407         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_46_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                              -0.035       5.060                          

 Data required time                                                  5.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.060                          
 Data arrival time                                                   5.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/ddr_arbit/state_4/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMS_118_137/CLK                                                          r       frame_buf/ddr_arbit/state_4/opit_0_inv_L5Q_perm/CLK

 CLMS_118_137/Q1                   tco                   0.291      11.245 r       frame_buf/ddr_arbit/state_4/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.591      11.836         frame_buf/ddr_arbit/state_4
 CLMS_114_145/Y1                   td                    0.466      12.302 f       frame_buf/ddr_arbit/N98/gateop_perm/Z
                                   net (fanout=288)      0.982      13.284         frame_buf/ddr_arbit/N98
                                   td                    0.477      13.761 f       frame_buf/wr_buf_4/N82_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.761         frame_buf/wr_buf_4/_N7537
 CLMA_98_120/COUT                  td                    0.058      13.819 r       frame_buf/wr_buf_4/N82_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.819         frame_buf/wr_buf_4/_N7539
                                   td                    0.058      13.877 r       frame_buf/wr_buf_4/N82_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.877         frame_buf/wr_buf_4/_N7541
 CLMA_98_124/COUT                  td                    0.058      13.935 r       frame_buf/wr_buf_4/N82_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.935         frame_buf/wr_buf_4/_N7543
                                   td                    0.058      13.993 r       frame_buf/wr_buf_4/N82_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.993         frame_buf/wr_buf_4/_N7545
 CLMA_98_128/COUT                  td                    0.058      14.051 r       frame_buf/wr_buf_4/N82_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.051         frame_buf/wr_buf_4/_N7547
                                   td                    0.058      14.109 r       frame_buf/wr_buf_4/N82_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.109         frame_buf/wr_buf_4/_N7549
 CLMA_98_132/COUT                  td                    0.058      14.167 r       frame_buf/wr_buf_4/N82_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.167         frame_buf/wr_buf_4/_N7551
 CLMA_98_136/Y1                    td                    0.498      14.665 r       frame_buf/wr_buf_4/N82_23/gateop_A2/Y1
                                   net (fanout=1)        0.404      15.069         frame_buf/_N14814
 CLMA_102_136/Y1                   td                    0.694      15.763 r       frame_buf/wr_buf_3/N82_24/gateop_A2/Y1
                                   net (fanout=1)        0.726      16.489         frame_buf/_N14843
                                   td                    0.477      16.966 f       frame_buf/wr_buf_2/N82_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.966         frame_buf/wr_buf_2/_N7448
 CLMA_110_133/Y3                   td                    0.501      17.467 r       frame_buf/wr_buf_2/N82_26/gateop_A2/Y1
                                   net (fanout=1)        0.575      18.042         frame_buf/_N14873
 CLMS_102_141/Y3                   td                    0.468      18.510 r       frame_buf/wr_buf_1/N82_26/gateop_A2/Y1
                                   net (fanout=1)        0.400      18.910         frame_buf/_N14901
 CLMS_98_145/COUT                  td                    0.515      19.425 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      19.425         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7725
 CLMS_98_149/CIN                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  19.425         Logic Levels: 10 
                                                                                   Logic: 4.793ns(56.581%), Route: 3.678ns(43.419%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531      20.386         ntclkbufg_0      
 CLMS_98_149/CLK                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.170      20.398                          

 Data required time                                                 20.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.398                          
 Data arrival time                                                  19.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.973                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMA_58_141/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_141/Q3                    tco                   0.286      11.240 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       1.102      12.342         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16]
 CLMA_70_76/Y6AB                   td                    0.299      12.641 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_8[1]_muxf6/F
                                   net (fanout=2)        1.557      14.198         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_m
 CLMA_66_148/Y1                    td                    0.468      14.666 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/gateop_perm/Z
                                   net (fanout=3)        0.421      15.087         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
 CLMA_66_156/Y3                    td                    0.210      15.297 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/gateop_perm/Z
                                   net (fanout=4)        0.253      15.550         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                   td                    0.477      16.027 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.027         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
 CLMS_66_157/Y3                    td                    0.563      16.590 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/gateop_A2/Y1
                                   net (fanout=2)        0.269      16.859         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
 CLMS_62_157/Y1                    td                    0.304      17.163 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_64/gateop_perm/Z
                                   net (fanout=10)       0.566      17.729         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N17027
 CLMA_66_164/Y0                    td                    0.210      17.939 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_59[2]/gateop_perm/Z
                                   net (fanout=2)        0.254      18.193         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N17037
 CLMS_66_165/Y3                    td                    0.303      18.496 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/gateop/F
                                   net (fanout=2)        0.402      18.898         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N10571
 CLMA_70_160/Y3                    td                    0.210      19.108 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_4/gateop_perm/Z
                                   net (fanout=1)        0.264      19.372         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N11105
 CLMA_66_160/A4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  19.372         Logic Levels: 8  
                                                                                   Logic: 3.330ns(39.558%), Route: 5.088ns(60.442%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531      20.386         ntclkbufg_0      
 CLMA_66_160/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.121      20.447                          

 Data required time                                                 20.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.447                          
 Data arrival time                                                  19.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.075                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/ddr_arbit/state_4/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/I1
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMS_118_137/CLK                                                          r       frame_buf/ddr_arbit/state_4/opit_0_inv_L5Q_perm/CLK

 CLMS_118_137/Q1                   tco                   0.291      11.245 r       frame_buf/ddr_arbit/state_4/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.591      11.836         frame_buf/ddr_arbit/state_4
 CLMS_114_145/Y1                   td                    0.466      12.302 f       frame_buf/ddr_arbit/N98/gateop_perm/Z
                                   net (fanout=288)      0.982      13.284         frame_buf/ddr_arbit/N98
                                   td                    0.477      13.761 f       frame_buf/wr_buf_4/N82_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.761         frame_buf/wr_buf_4/_N7537
 CLMA_98_120/COUT                  td                    0.058      13.819 r       frame_buf/wr_buf_4/N82_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.819         frame_buf/wr_buf_4/_N7539
                                   td                    0.058      13.877 r       frame_buf/wr_buf_4/N82_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.877         frame_buf/wr_buf_4/_N7541
 CLMA_98_124/COUT                  td                    0.058      13.935 r       frame_buf/wr_buf_4/N82_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.935         frame_buf/wr_buf_4/_N7543
                                   td                    0.058      13.993 r       frame_buf/wr_buf_4/N82_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.993         frame_buf/wr_buf_4/_N7545
 CLMA_98_128/COUT                  td                    0.058      14.051 r       frame_buf/wr_buf_4/N82_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.051         frame_buf/wr_buf_4/_N7547
                                   td                    0.058      14.109 r       frame_buf/wr_buf_4/N82_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.109         frame_buf/wr_buf_4/_N7549
 CLMA_98_132/COUT                  td                    0.058      14.167 r       frame_buf/wr_buf_4/N82_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.167         frame_buf/wr_buf_4/_N7551
 CLMA_98_136/Y1                    td                    0.498      14.665 r       frame_buf/wr_buf_4/N82_23/gateop_A2/Y1
                                   net (fanout=1)        0.404      15.069         frame_buf/_N14814
 CLMA_102_136/Y1                   td                    0.694      15.763 r       frame_buf/wr_buf_3/N82_24/gateop_A2/Y1
                                   net (fanout=1)        0.726      16.489         frame_buf/_N14843
                                   td                    0.477      16.966 f       frame_buf/wr_buf_2/N82_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.966         frame_buf/wr_buf_2/_N7448
 CLMA_110_133/Y3                   td                    0.501      17.467 r       frame_buf/wr_buf_2/N82_26/gateop_A2/Y1
                                   net (fanout=1)        0.575      18.042         frame_buf/_N14873
 CLMS_102_141/COUT                 td                    0.515      18.557 r       frame_buf/wr_buf_1/N82_26/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.557         frame_buf/wr_buf_1/_N7597
 CLMS_102_145/Y0                   td                    0.269      18.826 r       frame_buf/wr_buf_1/N82_28/gateop_perm/Y
                                   net (fanout=1)        0.404      19.230         frame_buf/_N14902
 CLMS_98_149/A1                                                            r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                  19.230         Logic Levels: 10 
                                                                                   Logic: 4.594ns(55.510%), Route: 3.682ns(44.490%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531      20.386         ntclkbufg_0      
 CLMS_98_149/CLK                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.231      20.337                          

 Data required time                                                 20.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.337                          
 Data arrival time                                                  19.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.107                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_21/ram16x1d/WADM3
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531      10.386         ntclkbufg_0      
 CLMA_50_152/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMA_50_152/Q2                    tco                   0.224      10.610 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.243      10.853         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_46_157/M3                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_21/ram16x1d/WADM3

 Data arrival time                                                  10.853         Logic Levels: 0  
                                                                                   Logic: 0.224ns(47.966%), Route: 0.243ns(52.034%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMS_46_157/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_21/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  10.853                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.149                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531      10.386         ntclkbufg_0      
 CLMA_58_176/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_58_176/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.280      10.888         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_50_177/M0                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM0

 Data arrival time                                                  10.888         Logic Levels: 0  
                                                                                   Logic: 0.222ns(44.223%), Route: 0.280ns(55.777%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMS_50_177/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  10.888                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.114                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_5/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531      10.386         ntclkbufg_0      
 CLMA_58_124/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_124/Q3                    tco                   0.221      10.607 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.315      10.922         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [0]
 CLMS_62_129/AD                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_5/ram16x1d/WD

 Data arrival time                                                  10.922         Logic Levels: 0  
                                                                                   Logic: 0.221ns(41.231%), Route: 0.315ns(58.769%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMS_62_129/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_5/ram16x1d/WCLK
 clock pessimism                                        -0.514      10.440                          
 clock uncertainty                                       0.200      10.640                          

 Hold time                                               0.380      11.020                          

 Data required time                                                 11.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.020                          
 Data arrival time                                                  10.922                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.098                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_2[3]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.863  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        229.500     229.500 r                        
 AA12                                                    0.000     229.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     229.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254     230.832 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     230.832         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076     230.908 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530     233.438         _N33             
 USCM_84_109/CLK_USCM              td                    0.000     233.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585     235.023         ntclkbufg_1      
 CLMS_118_133/CLK                                                          r       TARGET_V_NUM_2[3]/opit_0/CLK

 CLMS_118_133/Y2                   tco                   0.375     235.398 r       TARGET_V_NUM_2[3]/opit_0/Q
                                   net (fanout=8)        0.273     235.671         TARGET_V_NUM_2[3]
                                   td                    0.474     236.145 f       scaler_2/N32_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000     236.145         scaler_2/_N8155  
 CLMS_114_133/COUT                 td                    0.058     236.203 r       scaler_2/N32_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     236.203         scaler_2/_N8157  
 CLMS_114_137/Y1                   td                    0.498     236.701 r       scaler_2/N32_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.566     237.267         scaler_2/N37 [14]
 CLMA_114_116/COUT                 td                    0.344     237.611 r       scaler_2/N12_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     237.611         scaler_2/N12_4.co [8]
                                   td                    0.058     237.669 r       scaler_2/N12_4.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000     237.669         scaler_2/N12_4.co [10]
 CLMA_114_120/Y3                   td                    0.501     238.170 r       scaler_2/N12_4.fsub_11/gateop_A2/Y1
                                   net (fanout=2)        0.548     238.718         DDR3_ADDR_2[19]  
                                   td                    0.477     239.195 f       frame_buf/wr_buf_2/N82_20/gateop_A2/Cout
                                   net (fanout=1)        0.000     239.195         frame_buf/wr_buf_2/_N7444
 CLMA_110_129/COUT                 td                    0.058     239.253 r       frame_buf/wr_buf_2/N82_22/gateop_A2/Cout
                                   net (fanout=1)        0.000     239.253         frame_buf/wr_buf_2/_N7446
 CLMA_110_133/Y1                   td                    0.498     239.751 r       frame_buf/wr_buf_2/N82_24/gateop_A2/Y1
                                   net (fanout=1)        0.528     240.279         frame_buf/_N14871
                                   td                    0.477     240.756 f       frame_buf/wr_buf_1/N82_24/gateop_A2/Cout
                                   net (fanout=1)        0.000     240.756         frame_buf/wr_buf_1/_N7595
 CLMS_102_141/Y3                   td                    0.501     241.257 r       frame_buf/wr_buf_1/N82_26/gateop_A2/Y1
                                   net (fanout=1)        0.400     241.657         frame_buf/_N14901
 CLMS_98_145/COUT                  td                    0.515     242.172 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     242.172         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7725
 CLMS_98_149/CIN                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                 242.172         Logic Levels: 8  
                                                                                   Logic: 4.834ns(67.618%), Route: 2.315ns(32.382%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      230.000     230.000 r                        
 P20                                                     0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     230.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     231.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     231.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     233.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     233.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     235.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     235.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     236.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     236.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     236.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     236.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     238.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     238.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531     240.386         ntclkbufg_0      
 CLMS_98_149/CLK                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000     240.386                          
 clock uncertainty                                      -0.350     240.036                          

 Setup time                                             -0.170     239.866                          

 Data required time                                                239.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                239.866                          
 Data arrival time                                                 242.172                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.306                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_2[3]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/I13
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.863  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        229.500     229.500 r                        
 AA12                                                    0.000     229.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     229.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254     230.832 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     230.832         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076     230.908 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530     233.438         _N33             
 USCM_84_109/CLK_USCM              td                    0.000     233.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585     235.023         ntclkbufg_1      
 CLMS_118_133/CLK                                                          r       TARGET_V_NUM_2[3]/opit_0/CLK

 CLMS_118_133/Y2                   tco                   0.375     235.398 r       TARGET_V_NUM_2[3]/opit_0/Q
                                   net (fanout=8)        0.273     235.671         TARGET_V_NUM_2[3]
                                   td                    0.474     236.145 f       scaler_2/N32_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000     236.145         scaler_2/_N8155  
 CLMS_114_133/COUT                 td                    0.058     236.203 r       scaler_2/N32_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     236.203         scaler_2/_N8157  
 CLMS_114_137/Y1                   td                    0.498     236.701 r       scaler_2/N32_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.566     237.267         scaler_2/N37 [14]
 CLMA_114_116/COUT                 td                    0.344     237.611 r       scaler_2/N12_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     237.611         scaler_2/N12_4.co [8]
                                   td                    0.058     237.669 r       scaler_2/N12_4.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000     237.669         scaler_2/N12_4.co [10]
 CLMA_114_120/Y3                   td                    0.501     238.170 r       scaler_2/N12_4.fsub_11/gateop_A2/Y1
                                   net (fanout=2)        0.548     238.718         DDR3_ADDR_2[19]  
                                   td                    0.477     239.195 f       frame_buf/wr_buf_2/N82_20/gateop_A2/Cout
                                   net (fanout=1)        0.000     239.195         frame_buf/wr_buf_2/_N7444
 CLMA_110_129/COUT                 td                    0.058     239.253 r       frame_buf/wr_buf_2/N82_22/gateop_A2/Cout
                                   net (fanout=1)        0.000     239.253         frame_buf/wr_buf_2/_N7446
 CLMA_110_133/Y1                   td                    0.498     239.751 r       frame_buf/wr_buf_2/N82_24/gateop_A2/Y1
                                   net (fanout=1)        0.528     240.279         frame_buf/_N14871
                                   td                    0.477     240.756 f       frame_buf/wr_buf_1/N82_24/gateop_A2/Cout
                                   net (fanout=1)        0.000     240.756         frame_buf/wr_buf_1/_N7595
 CLMS_102_141/Y3                   td                    0.501     241.257 r       frame_buf/wr_buf_1/N82_26/gateop_A2/Y1
                                   net (fanout=1)        0.400     241.657         frame_buf/_N14901
 CLMS_98_145/D3                                                            r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/I13

 Data arrival time                                                 241.657         Logic Levels: 7  
                                                                                   Logic: 4.319ns(65.104%), Route: 2.315ns(34.896%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      230.000     230.000 r                        
 P20                                                     0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     230.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     231.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     231.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     233.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     233.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     235.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     235.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     236.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     236.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     236.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     236.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     238.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     238.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531     240.386         ntclkbufg_0      
 CLMS_98_145/CLK                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000     240.386                          
 clock uncertainty                                      -0.350     240.036                          

 Setup time                                             -0.377     239.659                          

 Data required time                                                239.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                                239.659                          
 Data arrival time                                                 241.657                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.998                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_2[3]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cin
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.863  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        229.500     229.500 r                        
 AA12                                                    0.000     229.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     229.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254     230.832 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     230.832         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076     230.908 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530     233.438         _N33             
 USCM_84_109/CLK_USCM              td                    0.000     233.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585     235.023         ntclkbufg_1      
 CLMS_118_133/CLK                                                          r       TARGET_V_NUM_2[3]/opit_0/CLK

 CLMS_118_133/Y2                   tco                   0.375     235.398 r       TARGET_V_NUM_2[3]/opit_0/Q
                                   net (fanout=8)        0.273     235.671         TARGET_V_NUM_2[3]
                                   td                    0.474     236.145 f       scaler_2/N32_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000     236.145         scaler_2/_N8155  
 CLMS_114_133/COUT                 td                    0.058     236.203 r       scaler_2/N32_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     236.203         scaler_2/_N8157  
 CLMS_114_137/Y1                   td                    0.498     236.701 r       scaler_2/N32_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.566     237.267         scaler_2/N37 [14]
 CLMA_114_116/COUT                 td                    0.344     237.611 r       scaler_2/N12_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     237.611         scaler_2/N12_4.co [8]
                                   td                    0.058     237.669 r       scaler_2/N12_4.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000     237.669         scaler_2/N12_4.co [10]
 CLMA_114_120/Y3                   td                    0.501     238.170 r       scaler_2/N12_4.fsub_11/gateop_A2/Y1
                                   net (fanout=2)        0.548     238.718         DDR3_ADDR_2[19]  
                                   td                    0.477     239.195 f       frame_buf/wr_buf_2/N82_20/gateop_A2/Cout
                                   net (fanout=1)        0.000     239.195         frame_buf/wr_buf_2/_N7444
 CLMA_110_129/Y3                   td                    0.501     239.696 r       frame_buf/wr_buf_2/N82_22/gateop_A2/Y1
                                   net (fanout=1)        0.119     239.815         frame_buf/m2_wr_addr [22]
 CLMA_110_128/Y3                   td                    0.210     240.025 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_10[22]/gateop_perm/Z
                                   net (fanout=1)        0.769     240.794         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14869
 CLMA_98_144/Y1                    td                    0.212     241.006 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[22]/gateop_perm/Z
                                   net (fanout=1)        0.265     241.271         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14897
 CLMS_98_141/COUT                  td                    0.515     241.786 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     241.786         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
                                   td                    0.058     241.844 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     241.844         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7723
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                 241.844         Logic Levels: 8  
                                                                                   Logic: 4.281ns(62.762%), Route: 2.540ns(37.238%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      230.000     230.000 r                        
 P20                                                     0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     230.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     231.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     231.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     233.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     233.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     235.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     235.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     236.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     236.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     236.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     236.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     238.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     238.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531     240.386         ntclkbufg_0      
 CLMS_98_145/CLK                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000     240.386                          
 clock uncertainty                                      -0.350     240.036                          

 Setup time                                             -0.167     239.869                          

 Data required time                                                239.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                239.869                          
 Data arrival time                                                 241.844                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.975                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_2/rd_pulse/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_buf/wr_buf_2/rd_pulse_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.764  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531       5.190         ntclkbufg_1      
 CLMA_122_148/CLK                                                          r       frame_buf/wr_buf_2/rd_pulse/opit_0_inv_L5Q_perm/CLK

 CLMA_122_148/Q0                   tco                   0.226       5.416 r       frame_buf/wr_buf_2/rd_pulse/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.211       5.627         frame_buf/wr_buf_2/rd_pulse
 CLMA_118_152/M2                                                           r       frame_buf/wr_buf_2/rd_pulse_1d/opit_0/D

 Data arrival time                                                   5.627         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.716%), Route: 0.211ns(48.284%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMA_118_152/CLK                                                          r       frame_buf/wr_buf_2/rd_pulse_1d/opit_0/CLK
 clock pessimism                                         0.000      10.954                          
 clock uncertainty                                       0.350      11.304                          

 Hold time                                              -0.014      11.290                          

 Data required time                                                 11.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.290                          
 Data arrival time                                                   5.627                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.663                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_3/rd_pulse/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_buf/wr_buf_3/rd_pulse_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.764  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531       5.190         ntclkbufg_1      
 CLMA_122_148/CLK                                                          r       frame_buf/wr_buf_3/rd_pulse/opit_0_inv_L5Q_perm/CLK

 CLMA_122_148/Q2                   tco                   0.228       5.418 r       frame_buf/wr_buf_3/rd_pulse/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.258       5.676         frame_buf/wr_buf_3/rd_pulse
 CLMS_122_157/M3                                                           r       frame_buf/wr_buf_3/rd_pulse_1d/opit_0/D

 Data arrival time                                                   5.676         Logic Levels: 0  
                                                                                   Logic: 0.228ns(46.914%), Route: 0.258ns(53.086%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMS_122_157/CLK                                                          r       frame_buf/wr_buf_3/rd_pulse_1d/opit_0/CLK
 clock pessimism                                         0.000      10.954                          
 clock uncertainty                                       0.350      11.304                          

 Hold time                                              -0.014      11.290                          

 Data required time                                                 11.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.290                          
 Data arrival time                                                   5.676                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.614                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/de_re/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : frame_buf/rd_buf/wr_en_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.764  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531       5.190         ntclkbufg_1      
 CLMA_202_172/CLK                                                          r       sync_vg/de_re/opit_0_inv_MUX4TO1Q/CLK

 CLMA_202_172/Q0                   tco                   0.226       5.416 r       sync_vg/de_re/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=13)       1.367       6.783         de_re            
 CLMS_66_177/M2                                                            r       frame_buf/rd_buf/wr_en_1d/opit_0/D

 Data arrival time                                                   6.783         Logic Levels: 0  
                                                                                   Logic: 0.226ns(14.187%), Route: 1.367ns(85.813%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMS_66_177/CLK                                                           r       frame_buf/rd_buf/wr_en_1d/opit_0/CLK
 clock pessimism                                         0.000      10.954                          
 clock uncertainty                                       0.350      11.304                          

 Hold time                                              -0.014      11.290                          

 Data required time                                                 11.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.290                          
 Data arrival time                                                   6.783                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.507                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : frame_buf/wr_buf_1/rd_fsync_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.865  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                         249.900     249.900 r                        
 T12                                                     0.000     249.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     249.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254     251.230 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     251.230         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076     251.306 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530     253.836         _N34             
 USCM_84_113/CLK_USCM              td                    0.000     253.836 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585     255.421         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.287     255.708 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       1.694     257.402         vs_in_test       
 CLMS_134_125/M0                                                           f       frame_buf/wr_buf_1/rd_fsync_1d/opit_0/D

 Data arrival time                                                 257.402         Logic Levels: 0  
                                                                                   Logic: 0.287ns(14.488%), Route: 1.694ns(85.512%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      250.000     250.000 r                        
 P20                                                     0.000     250.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     250.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     251.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     251.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     251.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     253.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     253.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     255.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     255.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     256.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     256.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     256.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     256.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     258.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     258.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531     260.386         ntclkbufg_0      
 CLMS_134_125/CLK                                                          r       frame_buf/wr_buf_1/rd_fsync_1d/opit_0/CLK
 clock pessimism                                         0.000     260.386                          
 clock uncertainty                                      -0.350     260.036                          

 Setup time                                             -0.088     259.948                          

 Data required time                                                259.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                259.948                          
 Data arrival time                                                 257.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.546                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : frame_buf/wr_buf_1/rd_fsync_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.766  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N34             
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531       5.188         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.226       5.414 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       1.360       6.774         vs_in_test       
 CLMS_134_125/M0                                                           r       frame_buf/wr_buf_1/rd_fsync_1d/opit_0/D

 Data arrival time                                                   6.774         Logic Levels: 0  
                                                                                   Logic: 0.226ns(14.250%), Route: 1.360ns(85.750%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMS_134_125/CLK                                                          r       frame_buf/wr_buf_1/rd_fsync_1d/opit_0/CLK
 clock pessimism                                         0.000      10.954                          
 clock uncertainty                                       0.350      11.304                          

 Hold time                                              -0.014      11.290                          

 Data required time                                                 11.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.290                          
 Data arrival time                                                   6.774                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.516                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_1[3]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       499.800     499.800 r                        
 T12                                                     0.000     499.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     499.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254     501.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076     501.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010     502.216         _N34             
 IOCKGATE_86_20/OUT                td                    0.348     502.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     502.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     502.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650     504.214         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     504.214 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585     505.799         ntclkbufg_2      
 CLMS_114_97/CLK                                                           r       TARGET_V_NUM_1[3]/opit_0/CLK

 CLMS_114_97/Q0                    tco                   0.289     506.088 r       TARGET_V_NUM_1[3]/opit_0/Q
                                   net (fanout=7)        0.405     506.493         TARGET_V_NUM_1[3]
 CLMA_114_100/Y2                   td                    0.210     506.703 r       scaler_1/N10_0_dif12/gateop_perm/Z
                                   net (fanout=2)        0.414     507.117         scaler_1/_N2098  
                                   td                    0.477     507.594 f       scaler_1/N10_3.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     507.594         scaler_1/N10_3.co [6]
 CLMA_122_104/COUT                 td                    0.058     507.652 r       scaler_1/N10_3.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     507.652         scaler_1/N10_3.co [8]
 CLMA_122_108/Y1                   td                    0.498     508.150 r       scaler_1/N10_3.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.121     508.271         scaler_1/N10 [17]
 CLMS_122_109/Y0                   td                    0.490     508.761 f       scaler_1/N11[10]/gateop_perm/Z
                                   net (fanout=2)        0.794     509.555         DDR3_ADDR_1[17]  
 CLMS_102_133/COUT                 td                    0.502     510.057 r       frame_buf/wr_buf_1/N82_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     510.057         frame_buf/wr_buf_1/_N7589
 CLMS_102_137/Y0                   td                    0.269     510.326 r       frame_buf/wr_buf_1/N82_20/gateop_A2/Y0
                                   net (fanout=1)        0.417     510.743         frame_buf/m1_wr_addr [19]
 CLMS_102_145/Y3                   td                    0.468     511.211 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[19]/gateop_perm/Z
                                   net (fanout=1)        0.400     511.611         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14894
                                   td                    0.479     512.090 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.090         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7719
 CLMS_98_141/COUT                  td                    0.058     512.148 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.148         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
                                   td                    0.058     512.206 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.206         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7723
 CLMS_98_145/COUT                  td                    0.058     512.264 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.264         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7725
 CLMS_98_149/CIN                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                 512.264         Logic Levels: 9  
                                                                                   Logic: 3.914ns(60.541%), Route: 2.551ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      500.000     500.000 r                        
 P20                                                     0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     500.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     501.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     501.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     503.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     503.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     505.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     505.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     506.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     506.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     506.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     506.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     508.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     508.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531     510.386         ntclkbufg_0      
 CLMS_98_149/CLK                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000     510.386                          
 clock uncertainty                                      -0.350     510.036                          

 Setup time                                             -0.170     509.866                          

 Data required time                                                509.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                509.866                          
 Data arrival time                                                 512.264                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.398                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_1[3]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cin
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       499.800     499.800 r                        
 T12                                                     0.000     499.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     499.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254     501.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076     501.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010     502.216         _N34             
 IOCKGATE_86_20/OUT                td                    0.348     502.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     502.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     502.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650     504.214         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     504.214 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585     505.799         ntclkbufg_2      
 CLMS_114_97/CLK                                                           r       TARGET_V_NUM_1[3]/opit_0/CLK

 CLMS_114_97/Q0                    tco                   0.289     506.088 r       TARGET_V_NUM_1[3]/opit_0/Q
                                   net (fanout=7)        0.405     506.493         TARGET_V_NUM_1[3]
 CLMA_114_100/Y2                   td                    0.210     506.703 r       scaler_1/N10_0_dif12/gateop_perm/Z
                                   net (fanout=2)        0.414     507.117         scaler_1/_N2098  
                                   td                    0.477     507.594 f       scaler_1/N10_3.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     507.594         scaler_1/N10_3.co [6]
 CLMA_122_104/COUT                 td                    0.058     507.652 r       scaler_1/N10_3.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     507.652         scaler_1/N10_3.co [8]
 CLMA_122_108/Y1                   td                    0.498     508.150 r       scaler_1/N10_3.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.121     508.271         scaler_1/N10 [17]
 CLMS_122_109/Y0                   td                    0.490     508.761 f       scaler_1/N11[10]/gateop_perm/Z
                                   net (fanout=2)        0.794     509.555         DDR3_ADDR_1[17]  
 CLMS_102_133/COUT                 td                    0.502     510.057 r       frame_buf/wr_buf_1/N82_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     510.057         frame_buf/wr_buf_1/_N7589
 CLMS_102_137/Y0                   td                    0.269     510.326 r       frame_buf/wr_buf_1/N82_20/gateop_A2/Y0
                                   net (fanout=1)        0.417     510.743         frame_buf/m1_wr_addr [19]
 CLMS_102_145/Y3                   td                    0.468     511.211 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[19]/gateop_perm/Z
                                   net (fanout=1)        0.400     511.611         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14894
                                   td                    0.479     512.090 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.090         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7719
 CLMS_98_141/COUT                  td                    0.058     512.148 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.148         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
                                   td                    0.058     512.206 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.206         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7723
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                 512.206         Logic Levels: 8  
                                                                                   Logic: 3.856ns(60.184%), Route: 2.551ns(39.816%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      500.000     500.000 r                        
 P20                                                     0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     500.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     501.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     501.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     503.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     503.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     505.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     505.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     506.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     506.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     506.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     506.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     508.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     508.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531     510.386         ntclkbufg_0      
 CLMS_98_145/CLK                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000     510.386                          
 clock uncertainty                                      -0.350     510.036                          

 Setup time                                             -0.167     509.869                          

 Data required time                                                509.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                509.869                          
 Data arrival time                                                 512.206                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.337                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_1[3]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cin
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       499.800     499.800 r                        
 T12                                                     0.000     499.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     499.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254     501.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076     501.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010     502.216         _N34             
 IOCKGATE_86_20/OUT                td                    0.348     502.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     502.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     502.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650     504.214         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     504.214 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585     505.799         ntclkbufg_2      
 CLMS_114_97/CLK                                                           r       TARGET_V_NUM_1[3]/opit_0/CLK

 CLMS_114_97/Q0                    tco                   0.289     506.088 r       TARGET_V_NUM_1[3]/opit_0/Q
                                   net (fanout=7)        0.405     506.493         TARGET_V_NUM_1[3]
 CLMA_114_100/Y2                   td                    0.210     506.703 r       scaler_1/N10_0_dif12/gateop_perm/Z
                                   net (fanout=2)        0.414     507.117         scaler_1/_N2098  
                                   td                    0.477     507.594 f       scaler_1/N10_3.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     507.594         scaler_1/N10_3.co [6]
 CLMA_122_104/COUT                 td                    0.058     507.652 r       scaler_1/N10_3.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     507.652         scaler_1/N10_3.co [8]
 CLMA_122_108/Y1                   td                    0.498     508.150 r       scaler_1/N10_3.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.121     508.271         scaler_1/N10 [17]
 CLMS_122_109/Y0                   td                    0.490     508.761 f       scaler_1/N11[10]/gateop_perm/Z
                                   net (fanout=2)        0.794     509.555         DDR3_ADDR_1[17]  
 CLMS_102_133/COUT                 td                    0.502     510.057 r       frame_buf/wr_buf_1/N82_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     510.057         frame_buf/wr_buf_1/_N7589
 CLMS_102_137/Y0                   td                    0.269     510.326 r       frame_buf/wr_buf_1/N82_20/gateop_A2/Y0
                                   net (fanout=1)        0.417     510.743         frame_buf/m1_wr_addr [19]
 CLMS_102_145/Y3                   td                    0.468     511.211 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[19]/gateop_perm/Z
                                   net (fanout=1)        0.400     511.611         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14894
                                   td                    0.479     512.090 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.090         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7719
 CLMS_98_141/COUT                  td                    0.058     512.148 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.148         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
 CLMS_98_145/CIN                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                 512.148         Logic Levels: 8  
                                                                                   Logic: 3.798ns(59.820%), Route: 2.551ns(40.180%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      500.000     500.000 r                        
 P20                                                     0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     500.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     501.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     501.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     503.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     503.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     505.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     505.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     506.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     506.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     506.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     506.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     508.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     508.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531     510.386         ntclkbufg_0      
 CLMS_98_145/CLK                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000     510.386                          
 clock uncertainty                                      -0.350     510.036                          

 Setup time                                             -0.170     509.866                          

 Data required time                                                509.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                509.866                          
 Data arrival time                                                 512.148                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.282                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_1/rd_pulse/opit_0_L5Q_perm/CLK
Endpoint    : frame_buf/wr_buf_1/rd_pulse_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N34             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531       5.564         ntclkbufg_2      
 CLMS_130_149/CLK                                                          r       frame_buf/wr_buf_1/rd_pulse/opit_0_L5Q_perm/CLK

 CLMS_130_149/Q1                   tco                   0.229       5.793 r       frame_buf/wr_buf_1/rd_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.470       6.263         frame_buf/wr_buf_1/rd_pulse
 CLMA_126_137/M1                                                           r       frame_buf/wr_buf_1/rd_pulse_1d/opit_0/D

 Data arrival time                                                   6.263         Logic Levels: 0  
                                                                                   Logic: 0.229ns(32.761%), Route: 0.470ns(67.239%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMA_126_137/CLK                                                          r       frame_buf/wr_buf_1/rd_pulse_1d/opit_0/CLK
 clock pessimism                                         0.000      10.954                          
 clock uncertainty                                       0.350      11.304                          

 Hold time                                              -0.014      11.290                          

 Data required time                                                 11.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.290                          
 Data arrival time                                                   6.263                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.027                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_1[13]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[7]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N34             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531       5.564         ntclkbufg_2      
 CLMA_110_101/CLK                                                          r       y_scale_1[13]/opit_0/CLK

 CLMA_110_101/Q2                   tco                   0.224       5.788 f       y_scale_1[13]/opit_0/Q
                                   net (fanout=18)       0.416       6.204         y_scale_1[13]    
 CLMA_102_108/Y1                   td                    0.198       6.402 r       scaler_1/N11[0]/gateop_perm/Z
                                   net (fanout=2)        0.344       6.746         DDR3_ADDR_1[7]   
 CLMS_102_125/Y0                   td                    0.232       6.978 f       frame_buf/wr_buf_1/N82_8/gateop_A2/Y0
                                   net (fanout=1)        0.467       7.445         frame_buf/m1_wr_addr [7]
 CLMS_98_113/A4                                                            f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.445         Logic Levels: 2  
                                                                                   Logic: 0.654ns(34.769%), Route: 1.227ns(65.231%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMS_98_113/CLK                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      10.954                          
 clock uncertainty                                       0.350      11.304                          

 Hold time                                              -0.035      11.269                          

 Data required time                                                 11.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.269                          
 Data arrival time                                                   7.445                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.824                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_1[14]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/I1
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N34             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531       5.564         ntclkbufg_2      
 CLMA_110_109/CLK                                                          r       y_scale_1[14]/opit_0/CLK

 CLMA_110_109/Q2                   tco                   0.224       5.788 f       y_scale_1[14]/opit_0/Q
                                   net (fanout=18)       0.382       6.170         y_scale_1[14]    
 CLMA_102_112/Y3                   td                    0.197       6.367 r       scaler_1/N11[5]/gateop_perm/Z
                                   net (fanout=2)        0.349       6.716         DDR3_ADDR_1[12]  
                                   td                    0.134       6.850 r       frame_buf/wr_buf_1/N82_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.850         frame_buf/wr_buf_1/_N7583
 CLMS_102_129/COUT                 td                    0.047       6.897 r       frame_buf/wr_buf_1/N82_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.897         frame_buf/wr_buf_1/_N7585
                                   td                    0.047       6.944 r       frame_buf/wr_buf_1/N82_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.944         frame_buf/wr_buf_1/_N7587
 CLMS_102_133/COUT                 td                    0.047       6.991 r       frame_buf/wr_buf_1/N82_18/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.991         frame_buf/wr_buf_1/_N7589
                                   td                    0.047       7.038 r       frame_buf/wr_buf_1/N82_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.038         frame_buf/wr_buf_1/_N7591
 CLMS_102_137/COUT                 td                    0.047       7.085 r       frame_buf/wr_buf_1/N82_22/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.085         frame_buf/wr_buf_1/_N7593
                                   td                    0.047       7.132 r       frame_buf/wr_buf_1/N82_24/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.132         frame_buf/wr_buf_1/_N7595
 CLMS_102_141/COUT                 td                    0.047       7.179 r       frame_buf/wr_buf_1/N82_26/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.179         frame_buf/wr_buf_1/_N7597
 CLMS_102_145/Y0                   td                    0.209       7.388 r       frame_buf/wr_buf_1/N82_28/gateop_perm/Y
                                   net (fanout=1)        0.320       7.708         frame_buf/_N14902
 CLMS_98_149/A1                                                            r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   7.708         Logic Levels: 6  
                                                                                   Logic: 1.093ns(50.979%), Route: 1.051ns(49.021%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMS_98_149/CLK                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      10.954                          
 clock uncertainty                                       0.350      11.304                          

 Hold time                                              -0.113      11.191                          

 Data required time                                                 11.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.191                          
 Data arrival time                                                   7.708                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.483                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/rd_fsync_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  6.204
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                         249.900     249.900 r                        
 W6                                                      0.000     249.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071     249.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254     251.225 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     251.225         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126     251.351 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168     254.519         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000     254.519 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585     256.104         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.287     256.391 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       1.696     258.087         vs_in_test2      
 CLMA_98_136/M1                                                            f       frame_buf/wr_buf_4/rd_fsync_1d/opit_0/D

 Data arrival time                                                 258.087         Logic Levels: 0  
                                                                                   Logic: 0.287ns(14.473%), Route: 1.696ns(85.527%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      250.000     250.000 r                        
 P20                                                     0.000     250.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     250.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     251.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     251.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     251.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     253.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     253.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     255.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     255.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     256.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     256.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     256.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     256.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     258.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     258.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531     260.386         ntclkbufg_0      
 CLMA_98_136/CLK                                                           r       frame_buf/wr_buf_4/rd_fsync_1d/opit_0/CLK
 clock pessimism                                         0.000     260.386                          
 clock uncertainty                                      -0.350     260.036                          

 Setup time                                             -0.088     259.948                          

 Data required time                                                259.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                259.948                          
 Data arrival time                                                 258.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.861                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/rd_fsync_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.412  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  5.542
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.811       4.011         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.011 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531       5.542         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.226       5.768 r       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       1.346       7.114         vs_in_test2      
 CLMA_98_136/M1                                                            r       frame_buf/wr_buf_4/rd_fsync_1d/opit_0/D

 Data arrival time                                                   7.114         Logic Levels: 0  
                                                                                   Logic: 0.226ns(14.377%), Route: 1.346ns(85.623%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMA_98_136/CLK                                                           r       frame_buf/wr_buf_4/rd_fsync_1d/opit_0/CLK
 clock pessimism                                         0.000      10.954                          
 clock uncertainty                                       0.350      11.304                          

 Hold time                                              -0.014      11.290                          

 Data required time                                                 11.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.290                          
 Data arrival time                                                   7.114                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.176                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/CLK
Endpoint    : frame_buf/wr_buf_4/rd_pulse_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  11.438
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       499.800     499.800 r                        
 W6                                                      0.000     499.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071     499.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254     501.125 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.125         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126     501.251 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863     507.114         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348     507.462 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     507.462         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     507.462 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     509.653         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000     509.653 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585     511.238         ntclkbufg_3      
 CLMA_110_120/CLK                                                          r       frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/CLK

 CLMA_110_120/Q0                   tco                   0.287     511.525 f       frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.271     511.796         frame_buf/wr_buf_4/rd_pulse
 CLMA_114_120/M0                                                           f       frame_buf/wr_buf_4/rd_pulse_1d/opit_0/D

 Data arrival time                                                 511.796         Logic Levels: 0  
                                                                                   Logic: 0.287ns(51.434%), Route: 0.271ns(48.566%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      500.000     500.000 r                        
 P20                                                     0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     500.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     501.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     501.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     503.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     503.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     505.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     505.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     506.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     506.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     506.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     506.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     508.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     508.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531     510.386         ntclkbufg_0      
 CLMA_114_120/CLK                                                          r       frame_buf/wr_buf_4/rd_pulse_1d/opit_0/CLK
 clock pessimism                                         0.000     510.386                          
 clock uncertainty                                      -0.350     510.036                          

 Setup time                                             -0.088     509.948                          

 Data required time                                                509.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                509.948                          
 Data arrival time                                                 511.796                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.848                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/CLK
Endpoint    : frame_buf/wr_buf_4/rd_pulse_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.768  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.186
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054       6.254         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.503 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.503         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.503 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.655         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       8.655 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      10.186         ntclkbufg_3      
 CLMA_110_120/CLK                                                          r       frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/CLK

 CLMA_110_120/Q0                   tco                   0.226      10.412 r       frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.230      10.642         frame_buf/wr_buf_4/rd_pulse
 CLMA_114_120/M0                                                           r       frame_buf/wr_buf_4/rd_pulse_1d/opit_0/D

 Data arrival time                                                  10.642         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.561%), Route: 0.230ns(50.439%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMA_114_120/CLK                                                          r       frame_buf/wr_buf_4/rd_pulse_1d/opit_0/CLK
 clock pessimism                                         0.000      10.954                          
 clock uncertainty                                       0.350      11.304                          

 Hold time                                              -0.014      11.290                          

 Data required time                                                 11.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.290                          
 Data arrival time                                                  10.642                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.648                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : key_scan[3]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.289       5.244 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.409       5.653         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468       6.121 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.526       6.647         _N86406          
 CLMS_198_105/Y0                   td                    0.294       6.941 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.470       8.411         nt_rstn_out      
 CLMS_218_197/Y2                   td                    0.295       8.706 f       N567/gateop_perm/Z
                                   net (fanout=6)        1.362      10.068         N567             
 CLMS_150_221/CE                                                           f       key_scan[3]/opit_0/CE

 Data arrival time                                                  10.068         Logic Levels: 3  
                                                                                   Logic: 1.346ns(26.325%), Route: 3.767ns(73.675%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531      20.386         ntclkbufg_0      
 CLMS_150_221/CLK                                                          r       key_scan[3]/opit_0/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Setup time                                             -0.617      19.665                          

 Data required time                                                 19.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.665                          
 Data arrival time                                                  10.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.597                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : key_scan[2]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.289       5.244 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.409       5.653         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468       6.121 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.526       6.647         _N86406          
 CLMS_198_105/Y0                   td                    0.294       6.941 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.470       8.411         nt_rstn_out      
 CLMS_218_197/Y2                   td                    0.295       8.706 f       N567/gateop_perm/Z
                                   net (fanout=6)        1.147       9.853         N567             
 CLMA_170_204/CE                                                           f       key_scan[2]/opit_0/CE

 Data arrival time                                                   9.853         Logic Levels: 3  
                                                                                   Logic: 1.346ns(27.481%), Route: 3.552ns(72.519%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531      20.386         ntclkbufg_0      
 CLMA_170_204/CLK                                                          r       key_scan[2]/opit_0/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Setup time                                             -0.617      19.665                          

 Data required time                                                 19.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.665                          
 Data arrival time                                                   9.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.812                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : key_scan[0]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.289       5.244 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.409       5.653         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468       6.121 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.526       6.647         _N86406          
 CLMS_198_105/Y0                   td                    0.294       6.941 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.470       8.411         nt_rstn_out      
 CLMS_218_197/Y2                   td                    0.295       8.706 f       N567/gateop_perm/Z
                                   net (fanout=6)        1.097       9.803         N567             
 CLMS_162_201/CE                                                           f       key_scan[0]/opit_0/CE

 Data arrival time                                                   9.803         Logic Levels: 3  
                                                                                   Logic: 1.346ns(27.764%), Route: 3.502ns(72.236%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531      20.386         ntclkbufg_0      
 CLMS_162_201/CLK                                                          r       key_scan[0]/opit_0/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Setup time                                             -0.617      19.665                          

 Data required time                                                 19.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.665                          
 Data arrival time                                                   9.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.862                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_key_config/key_scan[0]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.178       6.452         nt_rstn_out      
 CLMS_218_197/Y2                   td                    0.206       6.658 f       N567/gateop_perm/Z
                                   net (fanout=6)        0.232       6.890         N567             
 CLMA_210_196/CE                                                           f       u_key_config/key_scan[0]/opit_0/CE

 Data arrival time                                                   6.890         Logic Levels: 2  
                                                                                   Logic: 0.777ns(34.124%), Route: 1.500ns(65.876%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMA_210_196/CLK                                                          r       u_key_config/key_scan[0]/opit_0/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                              -0.220      10.838                          

 Data required time                                                 10.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.838                          
 Data arrival time                                                   6.890                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.948                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_key_config/key_scan[1]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.178       6.452         nt_rstn_out      
 CLMS_218_197/Y2                   td                    0.206       6.658 f       N567/gateop_perm/Z
                                   net (fanout=6)        0.232       6.890         N567             
 CLMA_210_196/CE                                                           f       u_key_config/key_scan[1]/opit_0/CE

 Data arrival time                                                   6.890         Logic Levels: 2  
                                                                                   Logic: 0.777ns(34.124%), Route: 1.500ns(65.876%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMA_210_196/CLK                                                          r       u_key_config/key_scan[1]/opit_0/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                              -0.220      10.838                          

 Data required time                                                 10.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.838                          
 Data arrival time                                                   6.890                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.948                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : key_scan[0]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.178       6.452         nt_rstn_out      
 CLMS_218_197/Y2                   td                    0.208       6.660 r       N567/gateop_perm/Z
                                   net (fanout=6)        0.922       7.582         N567             
 CLMS_162_201/CE                                                           r       key_scan[0]/opit_0/CE

 Data arrival time                                                   7.582         Logic Levels: 2  
                                                                                   Logic: 0.779ns(26.238%), Route: 2.190ns(73.762%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMS_162_201/CLK                                                          r       key_scan[0]/opit_0/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                              -0.226      10.832                          

 Data required time                                                 10.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.832                          
 Data arrival time                                                   7.582                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       6.064         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       6.064         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       6.064         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       6.064         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       6.064         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       6.064         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : v_factor[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsv_rgb/N33/gopapm/Y[6]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.764  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      41.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      41.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438      43.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      43.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738      45.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      45.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      46.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      47.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      47.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      47.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      49.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      49.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      50.954         ntclkbufg_0      
 CLMA_194_216/CLK                                                          r       v_factor[5]/opit_0_inv_A2Q21/CLK

 CLMA_194_216/Q3                   tco                   0.288      51.242 r       v_factor[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.535      51.777         v_factor[5]      
 CLMA_198_216/Y3                   td                    0.603      52.380 r       N247.lt_2/gateop_A2/Y1
                                   net (fanout=7)        0.405      52.785         _N0              
                                   td                    0.477      53.262 f       N248_0.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.262         N248_0.co [2]    
 CLMS_198_213/COUT                 td                    0.058      53.320 r       N248_0.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.320         N248_0.co [4]    
 CLMS_198_217/Y1                   td                    0.498      53.818 r       N248_0.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.437      54.255         N249[6]          
 CLMS_198_209/Y0                   td                    0.210      54.465 r       u_hsv_rgb/i_hsv_v_r1[6]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.409      54.874         N259[6]          
 APM_206_204/Y[6]                                                          r       u_hsv_rgb/N33/gopapm/Y[6]

 Data arrival time                                                  54.874         Logic Levels: 4  
                                                                                   Logic: 2.134ns(54.439%), Route: 1.786ns(45.561%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         40.500      40.500 r                        
 AA12                                                    0.000      40.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      40.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047      41.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048      41.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      44.159         _N33             
 USCM_84_109/CLK_USCM              td                    0.000      44.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531      45.690         ntclkbufg_1      
 APM_206_204/CLK                                                           r       u_hsv_rgb/N33/gopapm/CLK
 clock pessimism                                         0.000      45.690                          
 clock uncertainty                                      -0.050      45.640                          

 Setup time                                             -2.282      43.358                          

 Data required time                                                 43.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.358                          
 Data arrival time                                                  54.874                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -11.516                          
====================================================================================================

====================================================================================================

Startpoint  : v_factor[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsv_rgb/N33/gopapm/Y[7]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.764  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      41.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      41.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438      43.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      43.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738      45.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      45.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      46.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      47.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      47.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      47.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      49.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      49.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      50.954         ntclkbufg_0      
 CLMA_194_216/CLK                                                          r       v_factor[3]/opit_0_inv_A2Q21/CLK

 CLMA_194_216/Q1                   tco                   0.291      51.245 r       v_factor[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.406      51.651         v_factor[3]      
                                   td                    0.477      52.128 f       N253.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.128         N253.co [4]      
 CLMA_194_212/Y2                   td                    0.158      52.286 r       N253.lt_3/gateop_perm/Y
                                   net (fanout=8)        0.429      52.715         _N1              
                                   td                    0.477      53.192 f       N256_0_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.192         _N9448           
 CLMA_194_205/COUT                 td                    0.058      53.250 r       N256_0_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.250         _N9450           
                                   td                    0.058      53.308 r       N256_0_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.308         _N9452           
 CLMA_194_209/Y2                   td                    0.271      53.579 r       N256_0_6/gateop_perm/Y
                                   net (fanout=1)        0.412      53.991         _N18676          
 CLMA_202_212/Y1                   td                    0.460      54.451 r       u_hsv_rgb/i_hsv_v_r1[7]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.400      54.851         N259[7]          
 APM_206_204/Y[7]                                                          r       u_hsv_rgb/N33/gopapm/Y[7]

 Data arrival time                                                  54.851         Logic Levels: 4  
                                                                                   Logic: 2.250ns(57.737%), Route: 1.647ns(42.263%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         40.500      40.500 r                        
 AA12                                                    0.000      40.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      40.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047      41.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048      41.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      44.159         _N33             
 USCM_84_109/CLK_USCM              td                    0.000      44.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531      45.690         ntclkbufg_1      
 APM_206_204/CLK                                                           r       u_hsv_rgb/N33/gopapm/CLK
 clock pessimism                                         0.000      45.690                          
 clock uncertainty                                      -0.050      45.640                          

 Setup time                                             -2.282      43.358                          

 Data required time                                                 43.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.358                          
 Data arrival time                                                  54.851                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -11.493                          
====================================================================================================

====================================================================================================

Startpoint  : v_factor[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsv_rgb/N33/gopapm/Y[5]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.764  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      41.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      41.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438      43.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      43.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738      45.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      45.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      46.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      47.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      47.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      47.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      49.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      49.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      50.954         ntclkbufg_0      
 CLMA_194_216/CLK                                                          r       v_factor[3]/opit_0_inv_A2Q21/CLK

 CLMA_194_216/Q1                   tco                   0.291      51.245 r       v_factor[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.406      51.651         v_factor[3]      
                                   td                    0.477      52.128 f       N253.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.128         N253.co [4]      
 CLMA_194_212/Y2                   td                    0.158      52.286 r       N253.lt_3/gateop_perm/Y
                                   net (fanout=8)        0.429      52.715         _N1              
                                   td                    0.477      53.192 f       N256_0_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.192         _N9448           
 CLMA_194_205/COUT                 td                    0.058      53.250 r       N256_0_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.250         _N9450           
 CLMA_194_209/Y0                   td                    0.269      53.519 r       N256_0_4/gateop_A2/Y0
                                   net (fanout=1)        0.543      54.062         _N18674          
 CLMA_202_212/Y3                   td                    0.303      54.365 r       u_hsv_rgb/i_hsv_v_r1[5]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.400      54.765         N259[5]          
 APM_206_204/Y[5]                                                          r       u_hsv_rgb/N33/gopapm/Y[5]

 Data arrival time                                                  54.765         Logic Levels: 4  
                                                                                   Logic: 2.033ns(53.346%), Route: 1.778ns(46.654%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         40.500      40.500 r                        
 AA12                                                    0.000      40.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      40.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047      41.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048      41.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      44.159         _N33             
 USCM_84_109/CLK_USCM              td                    0.000      44.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531      45.690         ntclkbufg_1      
 APM_206_204/CLK                                                           r       u_hsv_rgb/N33/gopapm/CLK
 clock pessimism                                         0.000      45.690                          
 clock uncertainty                                      -0.050      45.640                          

 Setup time                                             -2.282      43.358                          

 Data required time                                                 43.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.358                          
 Data arrival time                                                  54.765                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -11.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[10]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_H_NUM_2[9]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.863  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      270.000     270.000 r                        
 P20                                                     0.000     270.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     270.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     271.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     271.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     271.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     273.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     273.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     275.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     275.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     276.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     276.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     276.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     276.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     278.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     278.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531     280.386         ntclkbufg_0      
 CLMA_138_96/CLK                                                           r       u_key_config/h_num_reg[10]/opit_0_inv_A2Q21/CLK

 CLMA_138_96/Q0                    tco                   0.226     280.612 r       u_key_config/h_num_reg[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=6)        0.249     280.861         TARGET_H_NUM_reg[9]
 CLMA_138_112/M0                                                           r       TARGET_H_NUM_2[9]/opit_0/D

 Data arrival time                                                 280.861         Logic Levels: 0  
                                                                                   Logic: 0.226ns(47.579%), Route: 0.249ns(52.421%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        270.000     270.000 r                        
 AA12                                                    0.000     270.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     270.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254     271.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     271.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076     271.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530     273.938         _N33             
 USCM_84_109/CLK_USCM              td                    0.000     273.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585     275.523         ntclkbufg_1      
 CLMA_138_112/CLK                                                          r       TARGET_H_NUM_2[9]/opit_0/CLK
 clock pessimism                                         0.000     275.523                          
 clock uncertainty                                       0.050     275.573                          

 Hold time                                              -0.014     275.559                          

 Data required time                                                275.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                275.559                          
 Data arrival time                                                 280.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[246]/opit_0_inv/CLK
Endpoint    : frame_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/DB0[11]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.861  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.646
  Launch Clock Delay      :  10.507
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      270.000     270.000 r                        
 P20                                                     0.000     270.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     270.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     271.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     271.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     271.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     273.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     273.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     275.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     275.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     276.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     276.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     276.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     276.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     278.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     278.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.652     280.507         ntclkbufg_0      
 CLMS_22_277/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[246]/opit_0_inv/CLK

 CLMS_22_277/Q3                    tco                   0.221     280.728 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[246]/opit_0_inv/Q
                                   net (fanout=1)        0.086     280.814         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r [246]
 CLMS_22_277/Y1                    td                    0.194     281.008 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N111[222]/gateop_perm/Z
                                   net (fanout=1)        0.216     281.224         axi_rdata[222]   
 DRM_26_272/DB0[11]                                                        f       frame_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/DB0[11]

 Data arrival time                                                 281.224         Logic Levels: 1  
                                                                                   Logic: 0.415ns(57.880%), Route: 0.302ns(42.120%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        270.000     270.000 r                        
 AA12                                                    0.000     270.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     270.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254     271.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     271.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076     271.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530     273.938         _N33             
 USCM_84_109/CLK_USCM              td                    0.000     273.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.708     275.646         ntclkbufg_1      
 DRM_26_272/CLKB[0]                                                        r       frame_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.000     275.646                          
 clock uncertainty                                       0.050     275.696                          

 Hold time                                               0.124     275.820                          

 Data required time                                                275.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                275.820                          
 Data arrival time                                                 281.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.404                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[214]/opit_0_inv/CLK
Endpoint    : frame_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/DB0[11]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.861  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.646
  Launch Clock Delay      :  10.507
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      270.000     270.000 r                        
 P20                                                     0.000     270.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     270.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     271.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     271.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     271.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     273.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     273.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     275.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     275.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     276.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     276.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     276.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     276.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     278.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     278.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.652     280.507         ntclkbufg_0      
 CLMS_22_297/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[214]/opit_0_inv/CLK

 CLMS_22_297/Q0                    tco                   0.222     280.729 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[214]/opit_0_inv/Q
                                   net (fanout=1)        0.085     280.814         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r [214]
 CLMS_22_297/Y0                    td                    0.204     281.018 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N111[218]/gateop_perm/Z
                                   net (fanout=1)        0.216     281.234         axi_rdata[218]   
 DRM_26_292/DB0[11]                                                        f       frame_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/DB0[11]

 Data arrival time                                                 281.234         Logic Levels: 1  
                                                                                   Logic: 0.426ns(58.597%), Route: 0.301ns(41.403%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        270.000     270.000 r                        
 AA12                                                    0.000     270.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     270.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254     271.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     271.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076     271.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530     273.938         _N33             
 USCM_84_109/CLK_USCM              td                    0.000     273.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.708     275.646         ntclkbufg_1      
 DRM_26_292/CLKB[0]                                                        r       frame_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.000     275.646                          
 clock uncertainty                                       0.050     275.696                          

 Hold time                                               0.124     275.820                          

 Data required time                                                275.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                275.820                          
 Data arrival time                                                 281.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.414                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb_hsv/max_r[4]/opit_0_inv/CLK
Endpoint    : u_rgb_hsv/hsv_s_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMA_110_192/CLK                                                          r       u_rgb_hsv/max_r[4]/opit_0_inv/CLK

 CLMA_110_192/Q2                   tco                   0.290       5.813 r       u_rgb_hsv/max_r[4]/opit_0_inv/Q
                                   net (fanout=21)       0.273       6.086         u_rgb_hsv/max_r [4]
                                   td                    0.474       6.560 f       u_rgb_hsv/N254_sub15.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.560         u_rgb_hsv/N254_sub15.co [5]
 CLMA_114_192/COUT                 td                    0.058       6.618 r       u_rgb_hsv/N254_sub15.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.618         u_rgb_hsv/N254_sub15.co [7]
 CLMA_114_196/Y1                   td                    0.498       7.116 r       u_rgb_hsv/N254_sub15.faddsub_8/gateop_A2/Y1
                                   net (fanout=8)        0.611       7.727         u_rgb_hsv/_N395  
                                   td                    0.479       8.206 f       u_rgb_hsv/N254_sub14.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.206         u_rgb_hsv/N254_sub14.co [6]
 CLMS_118_181/COUT                 td                    0.058       8.264 r       u_rgb_hsv/N254_sub14.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.264         u_rgb_hsv/N254_sub14.co [8]
 CLMS_118_185/Y0                   td                    0.269       8.533 r       u_rgb_hsv/N254_sub14.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.407       8.940         u_rgb_hsv/_N404  
 CLMA_118_180/COUT                 td                    0.511       9.451 r       u_rgb_hsv/N254_sub13.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.451         u_rgb_hsv/N254_sub13.co [4]
 CLMA_118_184/Y1                   td                    0.498       9.949 r       u_rgb_hsv/N254_sub13.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.482      10.431         u_rgb_hsv/_N410  
 CLMA_118_200/COUT                 td                    0.502      10.933 r       u_rgb_hsv/N254_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.933         u_rgb_hsv/N254_sub12.co [8]
 CLMA_118_204/Y0                   td                    0.269      11.202 r       u_rgb_hsv/N254_sub12.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.546      11.748         u_rgb_hsv/_N422  
                                   td                    0.477      12.225 f       u_rgb_hsv/N254_sub11.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.225         u_rgb_hsv/N254_sub11.co [6]
 CLMS_118_209/COUT                 td                    0.058      12.283 r       u_rgb_hsv/N254_sub11.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.283         u_rgb_hsv/N254_sub11.co [8]
 CLMS_118_213/Y0                   td                    0.269      12.552 r       u_rgb_hsv/N254_sub11.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.406      12.958         u_rgb_hsv/_N431  
 CLMS_118_217/COUT                 td                    0.511      13.469 r       u_rgb_hsv/N254_sub10.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.469         u_rgb_hsv/N254_sub10.co [4]
                                   td                    0.058      13.527 r       u_rgb_hsv/N254_sub10.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.527         u_rgb_hsv/N254_sub10.co [6]
 CLMS_118_221/COUT                 td                    0.058      13.585 r       u_rgb_hsv/N254_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.585         u_rgb_hsv/N254_sub10.co [8]
 CLMS_118_225/Y0                   td                    0.269      13.854 r       u_rgb_hsv/N254_sub10.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.409      14.263         u_rgb_hsv/_N440  
 CLMA_118_220/COUT                 td                    0.511      14.774 r       u_rgb_hsv/N254_sub9.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.774         u_rgb_hsv/N254_sub9.co [4]
 CLMA_118_224/Y1                   td                    0.498      15.272 r       u_rgb_hsv/N254_sub9.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.445      15.717         u_rgb_hsv/_N446  
 CLMS_118_233/COUT                 td                    0.502      16.219 r       u_rgb_hsv/N254_sub8.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.219         u_rgb_hsv/N254_sub8.co [8]
 CLMS_118_237/Y0                   td                    0.267      16.486 f       u_rgb_hsv/N254_sub8.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.809      17.295         u_rgb_hsv/_N458  
 CLMS_118_193/COUT                 td                    0.515      17.810 r       u_rgb_hsv/N254_sub7.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.810         u_rgb_hsv/N254_sub7.co [4]
                                   td                    0.058      17.868 r       u_rgb_hsv/N254_sub7.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.868         u_rgb_hsv/N254_sub7.co [6]
 CLMS_118_197/COUT                 td                    0.058      17.926 r       u_rgb_hsv/N254_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.926         u_rgb_hsv/N254_sub7.co [8]
 CLMS_118_201/Y0                   td                    0.269      18.195 r       u_rgb_hsv/N254_sub7.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.555      18.750         u_rgb_hsv/_N467  
                                   td                    0.477      19.227 f       u_rgb_hsv/N254_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.227         u_rgb_hsv/N254_sub6.co [6]
 CLMS_114_201/COUT                 td                    0.058      19.285 r       u_rgb_hsv/N254_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.285         u_rgb_hsv/N254_sub6.co [8]
 CLMS_114_205/Y0                   td                    0.269      19.554 r       u_rgb_hsv/N254_sub6.faddsub_9/gateop/Y
                                   net (fanout=9)        0.282      19.836         u_rgb_hsv/_N476  
 CLMA_114_200/COUT                 td                    0.515      20.351 r       u_rgb_hsv/N254_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.351         u_rgb_hsv/N254_sub5.co [4]
 CLMA_114_204/Y1                   td                    0.498      20.849 r       u_rgb_hsv/N254_sub5.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.548      21.397         u_rgb_hsv/_N482  
 CLMA_118_212/COUT                 td                    0.502      21.899 r       u_rgb_hsv/N254_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.899         u_rgb_hsv/N254_sub4.co [8]
 CLMA_118_216/Y0                   td                    0.269      22.168 r       u_rgb_hsv/N254_sub4.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.274      22.442         u_rgb_hsv/_N494  
 CLMS_114_217/COUT                 td                    0.515      22.957 r       u_rgb_hsv/N254_sub3.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.957         u_rgb_hsv/N254_sub3.co [4]
 CLMS_114_221/Y1                   td                    0.498      23.455 r       u_rgb_hsv/N254_sub3.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.455      23.910         u_rgb_hsv/_N500  
 CLMS_114_233/COUT                 td                    0.502      24.412 r       u_rgb_hsv/N254_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.412         u_rgb_hsv/N254_sub2.co [8]
 CLMS_114_237/Y0                   td                    0.269      24.681 r       u_rgb_hsv/N254_sub2.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.407      25.088         u_rgb_hsv/_N512  
                                   td                    0.479      25.567 f       u_rgb_hsv/N254_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.567         u_rgb_hsv/N254_sub1.co [6]
 CLMA_114_240/COUT                 td                    0.058      25.625 r       u_rgb_hsv/N254_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.625         u_rgb_hsv/N254_sub1.co [8]
 CLMA_114_244/Y0                   td                    0.269      25.894 r       u_rgb_hsv/N254_sub1.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.405      26.299         u_rgb_hsv/_N521  
 CLMS_118_241/COUT                 td                    0.515      26.814 r       u_rgb_hsv/N254_sub0.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.814         u_rgb_hsv/N254_sub0.co [5]
                                   td                    0.058      26.872 r       u_rgb_hsv/N254_sub0.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.872         u_rgb_hsv/N254_sub0.co [7]
 CLMS_118_245/Y3                   td                    0.501      27.373 r       u_rgb_hsv/N254_sub0.faddsub_8/gateop_A2/Y1
                                   net (fanout=1)        0.119      27.492         u_rgb_hsv/_N530  
 CLMA_118_244/C1                                                           r       u_rgb_hsv/hsv_s_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.492         Logic Levels: 34 
                                                                                   Logic: 14.536ns(66.166%), Route: 7.433ns(33.834%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047      14.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048      14.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      17.159         _N33             
 USCM_84_109/CLK_USCM              td                    0.000      17.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531      18.690         ntclkbufg_1      
 CLMA_118_244/CLK                                                          r       u_rgb_hsv/hsv_s_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.297      18.987                          
 clock uncertainty                                      -0.050      18.937                          

 Setup time                                             -0.234      18.703                          

 Data required time                                                 18.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.703                          
 Data arrival time                                                  27.492                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.789                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb_hsv/rgb_b_r[5]/opit_0_inv/CLK
Endpoint    : u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/L0
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMS_78_201/CLK                                                           r       u_rgb_hsv/rgb_b_r[5]/opit_0_inv/CLK

 CLMS_78_201/Y2                    tco                   0.375       5.898 r       u_rgb_hsv/rgb_b_r[5]/opit_0_inv/Q
                                   net (fanout=12)       0.870       6.768         u_rgb_hsv/rgb_b_r [5]
                                   td                    0.326       7.094 f       u_rgb_hsv/N16.lt_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.094         u_rgb_hsv/N16.co [4]
 CLMA_90_224/COUT                  td                    0.058       7.152 r       u_rgb_hsv/N16.lt_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.152         u_rgb_hsv/N16.co [8]
 CLMA_90_228/Y1                    td                    0.180       7.332 r       u_rgb_hsv/N16.lt_5/gateop_A2/Y1
                                   net (fanout=9)        0.744       8.076         _N4              
 CLMA_94_200/Y2                    td                    0.286       8.362 r       u_rgb_hsv/N25_2[8]/gateop_perm/Z
                                   net (fanout=3)        0.420       8.782         u_rgb_hsv/b_r [13]
                                   td                    0.474       9.256 f       u_rgb_hsv/N131_sub12.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.256         u_rgb_hsv/N131_sub12.co [2]
 CLMA_98_192/COUT                  td                    0.058       9.314 r       u_rgb_hsv/N131_sub12.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.314         u_rgb_hsv/N131_sub12.co [4]
                                   td                    0.058       9.372 r       u_rgb_hsv/N131_sub12.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.372         u_rgb_hsv/N131_sub12.co [6]
 CLMA_98_196/COUT                  td                    0.058       9.430 r       u_rgb_hsv/N131_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.430         u_rgb_hsv/N131_sub12.co [8]
 CLMA_98_200/Y0                    td                    0.269       9.699 r       u_rgb_hsv/N131_sub12.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.404      10.103         u_rgb_hsv/_N152  
 CLMS_98_197/COUT                  td                    0.511      10.614 r       u_rgb_hsv/N131_sub11.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.614         u_rgb_hsv/N131_sub11.co [4]
 CLMS_98_201/Y1                    td                    0.498      11.112 r       u_rgb_hsv/N131_sub11.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.412      11.524         u_rgb_hsv/_N158  
 CLMA_98_208/COUT                  td                    0.502      12.026 r       u_rgb_hsv/N131_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.026         u_rgb_hsv/N131_sub10.co [8]
 CLMA_98_212/Y0                    td                    0.269      12.295 r       u_rgb_hsv/N131_sub10.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.546      12.841         u_rgb_hsv/_N170  
                                   td                    0.477      13.318 f       u_rgb_hsv/N131_sub9.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.318         u_rgb_hsv/N131_sub9.co [6]
 CLMS_98_217/COUT                  td                    0.058      13.376 r       u_rgb_hsv/N131_sub9.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.376         u_rgb_hsv/N131_sub9.co [8]
 CLMS_98_221/Y0                    td                    0.269      13.645 r       u_rgb_hsv/N131_sub9.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.406      14.051         u_rgb_hsv/_N179  
 CLMA_98_216/COUT                  td                    0.511      14.562 r       u_rgb_hsv/N131_sub8.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.562         u_rgb_hsv/N131_sub8.co [4]
 CLMA_98_220/Y1                    td                    0.498      15.060 r       u_rgb_hsv/N131_sub8.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.412      15.472         u_rgb_hsv/_N185  
 CLMS_98_229/COUT                  td                    0.502      15.974 r       u_rgb_hsv/N131_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.974         u_rgb_hsv/N131_sub7.co [8]
 CLMS_98_233/Y0                    td                    0.269      16.243 r       u_rgb_hsv/N131_sub7.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.409      16.652         u_rgb_hsv/_N197  
                                   td                    0.477      17.129 f       u_rgb_hsv/N131_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.129         u_rgb_hsv/N131_sub6.co [6]
 CLMA_98_236/COUT                  td                    0.058      17.187 r       u_rgb_hsv/N131_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.187         u_rgb_hsv/N131_sub6.co [8]
 CLMA_98_240/Y0                    td                    0.269      17.456 r       u_rgb_hsv/N131_sub6.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.565      18.021         u_rgb_hsv/_N206  
 CLMS_94_229/COUT                  td                    0.515      18.536 r       u_rgb_hsv/N131_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.536         u_rgb_hsv/N131_sub5.co [4]
 CLMS_94_233/Y1                    td                    0.498      19.034 r       u_rgb_hsv/N131_sub5.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.588      19.622         u_rgb_hsv/_N212  
 CLMS_94_245/COUT                  td                    0.502      20.124 r       u_rgb_hsv/N131_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.124         u_rgb_hsv/N131_sub4.co [8]
 CLMS_94_249/Y0                    td                    0.269      20.393 r       u_rgb_hsv/N131_sub4.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.596      20.989         u_rgb_hsv/_N224  
                                   td                    0.479      21.468 f       u_rgb_hsv/N131_sub3.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.468         u_rgb_hsv/N131_sub3.co [6]
 CLMA_98_256/COUT                  td                    0.058      21.526 r       u_rgb_hsv/N131_sub3.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.526         u_rgb_hsv/N131_sub3.co [8]
 CLMA_98_260/Y0                    td                    0.269      21.795 r       u_rgb_hsv/N131_sub3.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.276      22.071         u_rgb_hsv/_N233  
 CLMS_98_257/COUT                  td                    0.515      22.586 r       u_rgb_hsv/N131_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.586         u_rgb_hsv/N131_sub2.co [4]
                                   td                    0.058      22.644 r       u_rgb_hsv/N131_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.644         u_rgb_hsv/N131_sub2.co [6]
 CLMS_98_261/COUT                  td                    0.058      22.702 r       u_rgb_hsv/N131_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.702         u_rgb_hsv/N131_sub2.co [8]
 CLMS_98_265/Y0                    td                    0.269      22.971 r       u_rgb_hsv/N131_sub2.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.628      23.599         u_rgb_hsv/_N242  
 CLMS_98_237/COUT                  td                    0.515      24.114 r       u_rgb_hsv/N131_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.114         u_rgb_hsv/N131_sub1.co [4]
 CLMS_98_241/Y1                    td                    0.498      24.612 r       u_rgb_hsv/N131_sub1.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.583      25.195         u_rgb_hsv/_N248  
                                   td                    0.474      25.669 f       u_rgb_hsv/N131_sub0.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.669         u_rgb_hsv/N131_sub0.co [7]
 CLMS_98_253/Y3                    td                    0.501      26.170 r       u_rgb_hsv/N131_sub0.faddsub_8/gateop_A2/Y1
                                   net (fanout=1)        0.305      26.475         u_rgb_hsv/_N260  
 CLMA_98_260/B0                                                            r       u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.475         Logic Levels: 30 
                                                                                   Logic: 12.788ns(61.035%), Route: 8.164ns(38.965%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047      14.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048      14.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      17.159         _N33             
 USCM_84_109/CLK_USCM              td                    0.000      17.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.652      18.811         ntclkbufg_1      
 CLMA_98_260/CLK                                                           r       u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.279      19.090                          
 clock uncertainty                                      -0.050      19.040                          

 Setup time                                             -0.198      18.842                          

 Data required time                                                 18.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.842                          
 Data arrival time                                                  26.475                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.633                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb_hsv/rgb_g_r[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/L1
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMS_74_213/CLK                                                           r       u_rgb_hsv/rgb_g_r[6]/opit_0_inv_A2Q21/CLK

 CLMS_74_213/Q1                    tco                   0.291       5.814 r       u_rgb_hsv/rgb_g_r[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.847       6.661         u_rgb_hsv/rgb_g_r [6]
                                   td                    0.477       7.138 f       u_rgb_hsv/N35_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.138         u_rgb_hsv/N35_6.co [2]
 CLMA_110_216/COUT                 td                    0.058       7.196 r       u_rgb_hsv/N35_6.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.196         u_rgb_hsv/N35_6.co [4]
                                   td                    0.058       7.254 r       u_rgb_hsv/N35_6.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.254         u_rgb_hsv/N35_6.co [6]
 CLMA_110_220/Y3                   td                    0.501       7.755 r       u_rgb_hsv/N35_6.fsub_7/gateop_A2/Y1
                                   net (fanout=1)        0.576       8.331         u_rgb_hsv/nb13 [12]
 CLMS_102_217/Y1                   td                    0.212       8.543 r       u_rgb_hsv/N35_2[7]/gateop_perm/Z
                                   net (fanout=4)        0.436       8.979         u_rgb_hsv/r_g [12]
                                   td                    0.327       9.306 f       u_rgb_hsv/N135_sub12.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.306         u_rgb_hsv/N135_sub12.co [2]
 CLMS_102_197/COUT                 td                    0.058       9.364 r       u_rgb_hsv/N135_sub12.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.364         u_rgb_hsv/N135_sub12.co [4]
                                   td                    0.058       9.422 r       u_rgb_hsv/N135_sub12.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.422         u_rgb_hsv/N135_sub12.co [6]
 CLMS_102_201/COUT                 td                    0.058       9.480 r       u_rgb_hsv/N135_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.480         u_rgb_hsv/N135_sub12.co [8]
 CLMS_102_205/Y0                   td                    0.269       9.749 r       u_rgb_hsv/N135_sub12.faddsub_9/gateop/Y
                                   net (fanout=8)        0.407      10.156         u_rgb_hsv/_N278  
 CLMA_102_200/COUT                 td                    0.511      10.667 r       u_rgb_hsv/N135_sub11.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.667         u_rgb_hsv/N135_sub11.co [4]
 CLMA_102_204/Y1                   td                    0.498      11.165 r       u_rgb_hsv/N135_sub11.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.411      11.576         u_rgb_hsv/_N284  
 CLMS_102_213/COUT                 td                    0.502      12.078 r       u_rgb_hsv/N135_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.078         u_rgb_hsv/N135_sub10.co [8]
 CLMS_102_217/Y0                   td                    0.269      12.347 r       u_rgb_hsv/N135_sub10.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.409      12.756         u_rgb_hsv/_N296  
                                   td                    0.479      13.235 f       u_rgb_hsv/N135_sub9.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.235         u_rgb_hsv/N135_sub9.co [6]
 CLMA_102_220/COUT                 td                    0.058      13.293 r       u_rgb_hsv/N135_sub9.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.293         u_rgb_hsv/N135_sub9.co [8]
 CLMA_102_224/Y0                   td                    0.269      13.562 r       u_rgb_hsv/N135_sub9.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.411      13.973         u_rgb_hsv/_N305  
 CLMS_102_221/COUT                 td                    0.511      14.484 r       u_rgb_hsv/N135_sub8.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.484         u_rgb_hsv/N135_sub8.co [4]
 CLMS_102_225/Y1                   td                    0.498      14.982 r       u_rgb_hsv/N135_sub8.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.412      15.394         u_rgb_hsv/_N311  
 CLMA_102_232/COUT                 td                    0.502      15.896 r       u_rgb_hsv/N135_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.896         u_rgb_hsv/N135_sub7.co [8]
 CLMA_102_236/Y0                   td                    0.269      16.165 r       u_rgb_hsv/N135_sub7.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.408      16.573         u_rgb_hsv/_N323  
 CLMS_102_233/COUT                 td                    0.511      17.084 r       u_rgb_hsv/N135_sub6.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.084         u_rgb_hsv/N135_sub6.co [4]
                                   td                    0.058      17.142 r       u_rgb_hsv/N135_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.142         u_rgb_hsv/N135_sub6.co [6]
 CLMS_102_237/COUT                 td                    0.058      17.200 r       u_rgb_hsv/N135_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.200         u_rgb_hsv/N135_sub6.co [8]
 CLMS_102_241/Y0                   td                    0.269      17.469 r       u_rgb_hsv/N135_sub6.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.602      18.071         u_rgb_hsv/_N332  
 CLMA_110_232/COUT                 td                    0.511      18.582 r       u_rgb_hsv/N135_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.582         u_rgb_hsv/N135_sub5.co [4]
                                   td                    0.058      18.640 r       u_rgb_hsv/N135_sub5.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.640         u_rgb_hsv/N135_sub5.co [6]
 CLMA_110_236/COUT                 td                    0.058      18.698 r       u_rgb_hsv/N135_sub5.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.698         u_rgb_hsv/N135_sub5.co [8]
 CLMA_110_240/Y0                   td                    0.269      18.967 r       u_rgb_hsv/N135_sub5.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.410      19.377         u_rgb_hsv/_N341  
 CLMA_110_237/COUT                 td                    0.511      19.888 r       u_rgb_hsv/N135_sub4.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.888         u_rgb_hsv/N135_sub4.co [4]
                                   td                    0.058      19.946 r       u_rgb_hsv/N135_sub4.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.946         u_rgb_hsv/N135_sub4.co [6]
 CLMA_110_241/COUT                 td                    0.058      20.004 r       u_rgb_hsv/N135_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.004         u_rgb_hsv/N135_sub4.co [8]
 CLMA_110_245/Y0                   td                    0.269      20.273 r       u_rgb_hsv/N135_sub4.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.578      20.851         u_rgb_hsv/_N350  
 CLMA_102_240/COUT                 td                    0.511      21.362 r       u_rgb_hsv/N135_sub3.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.362         u_rgb_hsv/N135_sub3.co [4]
 CLMA_102_244/Y1                   td                    0.498      21.860 r       u_rgb_hsv/N135_sub3.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.412      22.272         u_rgb_hsv/_N356  
 CLMS_102_253/COUT                 td                    0.502      22.774 r       u_rgb_hsv/N135_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.774         u_rgb_hsv/N135_sub2.co [8]
 CLMS_102_257/Y0                   td                    0.269      23.043 r       u_rgb_hsv/N135_sub2.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.274      23.317         u_rgb_hsv/_N368  
 CLMA_102_252/COUT                 td                    0.515      23.832 r       u_rgb_hsv/N135_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.832         u_rgb_hsv/N135_sub1.co [4]
 CLMA_102_256/Y1                   td                    0.498      24.330 r       u_rgb_hsv/N135_sub1.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.622      24.952         u_rgb_hsv/_N374  
                                   td                    0.474      25.426 f       u_rgb_hsv/N135_sub0.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.426         u_rgb_hsv/N135_sub0.co [7]
 CLMA_114_260/Y3                   td                    0.501      25.927 r       u_rgb_hsv/N135_sub0.faddsub_8/gateop_A2/Y1
                                   net (fanout=1)        0.450      26.377         u_rgb_hsv/_N386  
 CLMA_98_260/B1                                                            r       u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  26.377         Logic Levels: 32 
                                                                                   Logic: 13.189ns(63.244%), Route: 7.665ns(36.756%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047      14.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048      14.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      17.159         _N33             
 USCM_84_109/CLK_USCM              td                    0.000      17.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.652      18.811         ntclkbufg_1      
 CLMA_98_260/CLK                                                           r       u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.279      19.090                          
 clock uncertainty                                      -0.050      19.040                          

 Setup time                                             -0.213      18.827                          

 Data required time                                                 18.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.827                          
 Data arrival time                                                  26.377                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.550                          
====================================================================================================

====================================================================================================

Startpoint  : scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
Endpoint    : scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531       5.190         ntclkbufg_1      
 CLMA_210_61/CLK                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK

 CLMA_210_61/Q3                    tco                   0.221       5.411 f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/Q
                                   net (fanout=1)        0.084       5.495         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr1 [3]
 CLMA_210_61/AD                                                            f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/D

 Data arrival time                                                   5.495         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMA_210_61/CLK                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                               0.053       5.243                          

 Data required time                                                  5.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.243                          
 Data arrival time                                                   5.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
Endpoint    : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531       5.190         ntclkbufg_1      
 CLMA_226_144/CLK                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK

 CLMA_226_144/Q3                   tco                   0.221       5.411 f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/Q
                                   net (fanout=1)        0.084       5.495         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr1 [6]
 CLMA_226_144/AD                                                           f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/D

 Data arrival time                                                   5.495         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMA_226_144/CLK                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                               0.053       5.243                          

 Data required time                                                  5.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.243                          
 Data arrival time                                                   5.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsv_rgb/i_hsv_s_r3[5]/opit_0_inv/CLK
Endpoint    : u_hsv_rgb/i_hsv_s_r4[5]/opit_0_inv/D
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531       5.190         ntclkbufg_1      
 CLMA_182_213/CLK                                                          r       u_hsv_rgb/i_hsv_s_r3[5]/opit_0_inv/CLK

 CLMA_182_213/Q2                   tco                   0.224       5.414 f       u_hsv_rgb/i_hsv_s_r3[5]/opit_0_inv/Q
                                   net (fanout=1)        0.084       5.498         u_hsv_rgb/i_hsv_s_r3 [5]
 CLMA_182_213/CD                                                           f       u_hsv_rgb/i_hsv_s_r4[5]/opit_0_inv/D

 Data arrival time                                                   5.498         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMA_182_213/CLK                                                          r       u_hsv_rgb/i_hsv_s_r4[5]/opit_0_inv/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                               0.053       5.243                          

 Data required time                                                  5.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.243                          
 Data arrival time                                                   5.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2201.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2201.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787    2202.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101    2202.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078    2203.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2203.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585    2204.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.287    2205.242 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.397    2205.639         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468    2206.107 r       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.546    2206.653         _N86406          
 CLMS_198_105/Y0                   td                    0.285    2206.938 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.136    2207.074         nt_rstn_out      
 CLMA_198_104/Y0                   td                    0.341    2207.415 f       N88/gateop_perm/Z
                                   net (fanout=2)        0.261    2207.676         N88              
 CLMA_202_104/Y3                   td                    0.210    2207.886 r       scaler_3/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.455    2208.341         fifo_rd_en_3     
                                   td                    0.327    2208.668 f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000    2208.668         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8926
 CLMA_202_112/Y3                   td                    0.501    2209.169 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.997    2210.166         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [4]
 CLMA_210_140/Y3                   td                    0.210    2210.376 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[4]/gateop_perm/Z
                                   net (fanout=1)        0.308    2210.684         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [4]
 CLMS_218_141/COUT                 td                    0.344    2211.028 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000    2211.028         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMS_218_145/CIN                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                2211.028         Logic Levels: 7  
                                                                                   Logic: 2.973ns(48.954%), Route: 3.100ns(51.046%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    2201.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    2201.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    2204.159         _N33             
 USCM_84_109/CLK_USCM              td                    0.000    2204.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531    2205.690         ntclkbufg_1      
 CLMS_218_145/CLK                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000    2205.690                          
 clock uncertainty                                      -0.050    2205.640                          

 Setup time                                             -0.357    2205.283                          

 Data required time                                               2205.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2205.283                          
 Data arrival time                                                2211.028                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.745                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2201.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2201.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787    2202.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101    2202.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078    2203.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2203.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585    2204.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.287    2205.242 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.397    2205.639         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468    2206.107 r       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.546    2206.653         _N86406          
 CLMS_198_105/Y0                   td                    0.285    2206.938 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.136    2207.074         nt_rstn_out      
 CLMA_198_104/Y0                   td                    0.320    2207.394 r       N88/gateop_perm/Z
                                   net (fanout=2)        0.261    2207.655         N88              
 CLMA_198_104/Y2                   td                    0.210    2207.865 r       scaler_2/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.588    2208.453         fifo_rd_en_2     
                                   td                    0.327    2208.780 f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000    2208.780         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8861
 CLMS_198_89/COUT                  td                    0.058    2208.838 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000    2208.838         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8863
 CLMS_198_93/Y1                    td                    0.498    2209.336 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.658    2209.994         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [6]
 CLMA_210_73/Y2                    td                    0.286    2210.280 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[6]/gateop_perm/Z
                                   net (fanout=1)        0.265    2210.545         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [6]
 CLMA_210_69/COUT                  td                    0.348    2210.893 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000    2210.893         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_210_73/CIN                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                2210.893         Logic Levels: 8  
                                                                                   Logic: 3.087ns(51.987%), Route: 2.851ns(48.013%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    2201.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    2201.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    2204.159         _N33             
 USCM_84_109/CLK_USCM              td                    0.000    2204.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531    2205.690         ntclkbufg_1      
 CLMA_210_73/CLK                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000    2205.690                          
 clock uncertainty                                      -0.050    2205.640                          

 Setup time                                             -0.357    2205.283                          

 Data required time                                               2205.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2205.283                          
 Data arrival time                                                2210.893                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.610                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2201.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2201.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787    2202.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101    2202.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078    2203.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2203.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585    2204.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.287    2205.242 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.397    2205.639         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468    2206.107 r       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.546    2206.653         _N86406          
 CLMS_198_105/Y0                   td                    0.285    2206.938 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.136    2207.074         nt_rstn_out      
 CLMA_198_104/Y0                   td                    0.341    2207.415 f       N88/gateop_perm/Z
                                   net (fanout=2)        0.261    2207.676         N88              
 CLMA_202_104/Y3                   td                    0.210    2207.886 r       scaler_3/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.714    2208.600         fifo_rd_en_3     
                                   td                    0.477    2209.077 f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000    2209.077         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8930
 CLMA_202_116/COUT                 td                    0.058    2209.135 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000    2209.135         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8932
 CLMA_202_120/Y1                   td                    0.498    2209.633 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.810    2210.443         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
 CLMA_218_144/Y2                   td                    0.210    2210.653 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/gateop/Z
                                   net (fanout=1)        0.120    2210.773         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
 CLMS_218_145/B1                                                           r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11

 Data arrival time                                                2210.773         Logic Levels: 7  
                                                                                   Logic: 2.834ns(48.711%), Route: 2.984ns(51.289%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    2201.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    2201.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    2204.159         _N33             
 USCM_84_109/CLK_USCM              td                    0.000    2204.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531    2205.690         ntclkbufg_1      
 CLMS_218_145/CLK                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000    2205.690                          
 clock uncertainty                                      -0.050    2205.640                          

 Setup time                                             -0.316    2205.324                          

 Data required time                                               2205.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2205.324                          
 Data arrival time                                                2210.773                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.449                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/L1
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.910  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.114       5.388         nt_rstn_out      
 CLMA_198_104/Y0                   td                    0.232       5.620 f       N88/gateop_perm/Z
                                   net (fanout=2)        0.196       5.816         N88              
 CLMA_198_104/Y2                   td                    0.155       5.971 f       scaler_2/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.224       6.195         fifo_rd_en_2     
 CLMS_198_109/D1                                                           f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.195         Logic Levels: 3  
                                                                                   Logic: 0.958ns(60.556%), Route: 0.624ns(39.444%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMS_198_109/CLK                                                          r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                              -0.106       5.467                          

 Data required time                                                  5.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.467                          
 Data arrival time                                                   6.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.728                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scaler_2/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.910  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.333       5.607         nt_rstn_out      
 CLMS_202_105/Y0                   td                    0.162       5.769 r       scaler_2/ram_fifo_ctrl_inst/N73/gateop_perm/Z
                                   net (fanout=2)        0.644       6.413         scaler_2/wr_en   
 DRM_234_88/WEA[0]                                                         r       scaler_2/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                   6.413         Logic Levels: 2  
                                                                                   Logic: 0.733ns(40.722%), Route: 1.067ns(59.278%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 DRM_234_88/CLKA[0]                                                        r       scaler_2/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                               0.074       5.647                          

 Data required time                                                  5.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.647                          
 Data arrival time                                                   6.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.766                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scaler_2/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.910  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.333       5.607         nt_rstn_out      
 CLMS_202_105/Y0                   td                    0.162       5.769 r       scaler_2/ram_fifo_ctrl_inst/N73/gateop_perm/Z
                                   net (fanout=2)        0.648       6.417         scaler_2/wr_en   
 DRM_234_108/WEA[0]                                                        r       scaler_2/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                   6.417         Logic Levels: 2  
                                                                                   Logic: 0.733ns(40.632%), Route: 1.071ns(59.368%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 DRM_234_108/CLKA[0]                                                       r       scaler_2/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                               0.074       5.647                          

 Data required time                                                  5.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.647                          
 Data arrival time                                                   6.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.770                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[5]/opit_0/CE
Path Group  : coms1_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N34             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       5.521         ntclkbufg_8      
 CLMA_170_48/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_170_48/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.634       6.444         cmos1_href_d0    
 CLMA_174_68/Y1                    td                    0.197       6.641 f       cmos1_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.578       7.219         cmos1_8_16bit/N12
 CLMA_170_52/CE                                                            f       cmos1_8_16bit/pdata_out1[5]/opit_0/CE

 Data arrival time                                                   7.219         Logic Levels: 1  
                                                                                   Logic: 0.486ns(28.622%), Route: 1.212ns(71.378%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      17.088         ntclkbufg_8      
 CLMA_170_52/CLK                                                           r       cmos1_8_16bit/pdata_out1[5]/opit_0/CLK
 clock pessimism                                         0.304      17.392                          
 clock uncertainty                                      -0.050      17.342                          

 Setup time                                             -0.617      16.725                          

 Data required time                                                 16.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.725                          
 Data arrival time                                                   7.219                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.506                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[7]/opit_0/CE
Path Group  : coms1_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N34             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       5.521         ntclkbufg_8      
 CLMA_170_48/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_170_48/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.634       6.444         cmos1_href_d0    
 CLMA_174_68/Y1                    td                    0.197       6.641 f       cmos1_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.578       7.219         cmos1_8_16bit/N12
 CLMA_170_52/CE                                                            f       cmos1_8_16bit/pdata_out1[7]/opit_0/CE

 Data arrival time                                                   7.219         Logic Levels: 1  
                                                                                   Logic: 0.486ns(28.622%), Route: 1.212ns(71.378%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      17.088         ntclkbufg_8      
 CLMA_170_52/CLK                                                           r       cmos1_8_16bit/pdata_out1[7]/opit_0/CLK
 clock pessimism                                         0.304      17.392                          
 clock uncertainty                                      -0.050      17.342                          

 Setup time                                             -0.617      16.725                          

 Data required time                                                 16.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.725                          
 Data arrival time                                                   7.219                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.506                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[13]/opit_0/CE
Path Group  : coms1_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N34             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       5.521         ntclkbufg_8      
 CLMA_170_48/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_170_48/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.634       6.444         cmos1_href_d0    
 CLMA_174_68/Y1                    td                    0.197       6.641 f       cmos1_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.578       7.219         cmos1_8_16bit/N12
 CLMA_170_52/CE                                                            f       cmos1_8_16bit/pdata_out1[13]/opit_0/CE

 Data arrival time                                                   7.219         Logic Levels: 1  
                                                                                   Logic: 0.486ns(28.622%), Route: 1.212ns(71.378%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      17.088         ntclkbufg_8      
 CLMA_170_52/CLK                                                           r       cmos1_8_16bit/pdata_out1[13]/opit_0/CLK
 clock pessimism                                         0.304      17.392                          
 clock uncertainty                                      -0.050      17.342                          

 Setup time                                             -0.617      16.725                          

 Data required time                                                 16.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.725                          
 Data arrival time                                                   7.219                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.506                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[6]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[6]/opit_0/D
Path Group  : coms1_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N34             
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531       5.188         ntclkbufg_8      
 CLMA_174_56/CLK                                                           r       cmos1_d_d0[6]/opit_0/CLK

 CLMA_174_56/Q2                    tco                   0.224       5.412 f       cmos1_d_d0[6]/opit_0/Q
                                   net (fanout=2)        0.085       5.497         cmos1_d_d0[6]    
 CLMS_174_57/CD                                                            f       cmos1_8_16bit/pdata_out1[6]/opit_0/D

 Data arrival time                                                   5.497         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N34             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       5.521         ntclkbufg_8      
 CLMS_174_57/CLK                                                           r       cmos1_8_16bit/pdata_out1[6]/opit_0/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.000       5.217                          

 Hold time                                               0.053       5.270                          

 Data required time                                                  5.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.270                          
 Data arrival time                                                   5.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0
Path Group  : coms1_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N34             
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531       5.188         ntclkbufg_8      
 CLMA_170_68/CLK                                                           r       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_170_68/Q0                    tco                   0.222       5.410 f       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087       5.497         cmos1_8_16bit/cnt [1]
 CLMS_170_69/A0                                                            f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.497         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N34             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       5.521         ntclkbufg_8      
 CLMS_170_69/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.000       5.217                          

 Hold time                                              -0.094       5.123                          

 Data required time                                                  5.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.123                          
 Data arrival time                                                   5.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[2]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[10]/opit_0/D
Path Group  : coms1_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N34             
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531       5.188         ntclkbufg_8      
 CLMS_170_61/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[2]/opit_0/CLK

 CLMS_170_61/Q0                    tco                   0.226       5.414 r       cmos1_8_16bit/pdata_i_reg[2]/opit_0/Q
                                   net (fanout=1)        0.212       5.626         cmos1_8_16bit/pdata_i_reg [2]
 CLMS_174_57/M0                                                            r       cmos1_8_16bit/pdata_out1[10]/opit_0/D

 Data arrival time                                                   5.626         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.598%), Route: 0.212ns(48.402%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N34             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       5.521         ntclkbufg_8      
 CLMS_174_57/CLK                                                           r       cmos1_8_16bit/pdata_out1[10]/opit_0/CLK
 clock pessimism                                        -0.297       5.224                          
 clock uncertainty                                       0.000       5.224                          

 Hold time                                              -0.014       5.210                          

 Data required time                                                  5.210                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.210                          
 Data arrival time                                                   5.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.416                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[5]/opit_0/CE
Path Group  : coms2_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.542
  Launch Clock Delay      :  6.204
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168       4.619         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.619 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       6.204         ntclkbufg_7      
 CLMA_170_88/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_170_88/Q0                    tco                   0.289       6.493 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.400       6.893         cmos2_href_d0    
 CLMS_170_93/Y1                    td                    0.197       7.090 f       cmos2_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.555       7.645         cmos2_8_16bit/N12
 CLMA_174_100/CE                                                           f       cmos2_8_16bit/pdata_out1[5]/opit_0/CE

 Data arrival time                                                   7.645         Logic Levels: 1  
                                                                                   Logic: 0.486ns(33.727%), Route: 0.955ns(66.273%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.811      15.911         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      15.911 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      17.442         ntclkbufg_7      
 CLMA_174_100/CLK                                                          r       cmos2_8_16bit/pdata_out1[5]/opit_0/CLK
 clock pessimism                                         0.626      18.068                          
 clock uncertainty                                      -0.050      18.018                          

 Setup time                                             -0.617      17.401                          

 Data required time                                                 17.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.401                          
 Data arrival time                                                   7.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.756                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[6]/opit_0/CE
Path Group  : coms2_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.542
  Launch Clock Delay      :  6.204
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168       4.619         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.619 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       6.204         ntclkbufg_7      
 CLMA_170_88/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_170_88/Q0                    tco                   0.289       6.493 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.400       6.893         cmos2_href_d0    
 CLMS_170_93/Y1                    td                    0.197       7.090 f       cmos2_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.555       7.645         cmos2_8_16bit/N12
 CLMA_174_100/CE                                                           f       cmos2_8_16bit/pdata_out1[6]/opit_0/CE

 Data arrival time                                                   7.645         Logic Levels: 1  
                                                                                   Logic: 0.486ns(33.727%), Route: 0.955ns(66.273%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.811      15.911         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      15.911 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      17.442         ntclkbufg_7      
 CLMA_174_100/CLK                                                          r       cmos2_8_16bit/pdata_out1[6]/opit_0/CLK
 clock pessimism                                         0.626      18.068                          
 clock uncertainty                                      -0.050      18.018                          

 Setup time                                             -0.617      17.401                          

 Data required time                                                 17.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.401                          
 Data arrival time                                                   7.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.756                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[7]/opit_0/CE
Path Group  : coms2_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.542
  Launch Clock Delay      :  6.204
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168       4.619         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.619 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       6.204         ntclkbufg_7      
 CLMA_170_88/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_170_88/Q0                    tco                   0.289       6.493 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.400       6.893         cmos2_href_d0    
 CLMS_170_93/Y1                    td                    0.197       7.090 f       cmos2_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.555       7.645         cmos2_8_16bit/N12
 CLMA_174_100/CE                                                           f       cmos2_8_16bit/pdata_out1[7]/opit_0/CE

 Data arrival time                                                   7.645         Logic Levels: 1  
                                                                                   Logic: 0.486ns(33.727%), Route: 0.955ns(66.273%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.811      15.911         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      15.911 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      17.442         ntclkbufg_7      
 CLMA_174_100/CLK                                                          r       cmos2_8_16bit/pdata_out1[7]/opit_0/CLK
 clock pessimism                                         0.626      18.068                          
 clock uncertainty                                      -0.050      18.018                          

 Setup time                                             -0.617      17.401                          

 Data required time                                                 17.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.401                          
 Data arrival time                                                   7.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.756                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/L4
Path Group  : coms2_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.204
  Launch Clock Delay      :  5.542
  Clock Pessimism Removal :  -0.662

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.811       4.011         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.011 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531       5.542         ntclkbufg_7      
 CLMA_170_92/CLK                                                           r       cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_170_92/Q3                    tco                   0.221       5.763 f       cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.088       5.851         cmos2_8_16bit/cnt [0]
 CLMA_170_92/D4                                                            f       cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.851         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168       4.619         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.619 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       6.204         ntclkbufg_7      
 CLMA_170_92/CLK                                                           r       cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.662       5.542                          
 clock uncertainty                                       0.000       5.542                          

 Hold time                                              -0.034       5.508                          

 Data required time                                                  5.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.508                          
 Data arrival time                                                   5.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/vs_i_reg/opit_0/CLK
Endpoint    : cmos2_8_16bit/enble/opit_0_L5Q_perm/L4
Path Group  : coms2_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.204
  Launch Clock Delay      :  5.542
  Clock Pessimism Removal :  -0.662

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.811       4.011         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.011 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531       5.542         ntclkbufg_7      
 CLMS_166_93/CLK                                                           r       cmos2_8_16bit/vs_i_reg/opit_0/CLK

 CLMS_166_93/Q2                    tco                   0.224       5.766 f       cmos2_8_16bit/vs_i_reg/opit_0/Q
                                   net (fanout=1)        0.085       5.851         cmos2_8_16bit/vs_i_reg
 CLMS_166_93/A4                                                            f       cmos2_8_16bit/enble/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.851         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168       4.619         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.619 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       6.204         ntclkbufg_7      
 CLMS_166_93/CLK                                                           r       cmos2_8_16bit/enble/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.662       5.542                          
 clock uncertainty                                       0.000       5.542                          

 Hold time                                              -0.035       5.507                          

 Data required time                                                  5.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.507                          
 Data arrival time                                                   5.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[2]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[2]/opit_0/D
Path Group  : coms2_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.204
  Launch Clock Delay      :  5.542
  Clock Pessimism Removal :  -0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.811       4.011         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.011 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531       5.542         ntclkbufg_7      
 CLMA_166_100/CLK                                                          r       cmos2_d_d0[2]/opit_0/CLK

 CLMA_166_100/Q2                   tco                   0.224       5.766 f       cmos2_d_d0[2]/opit_0/Q
                                   net (fanout=2)        0.213       5.979         cmos2_d_d0[2]    
 CLMS_170_101/CD                                                           f       cmos2_8_16bit/pdata_i_reg[2]/opit_0/D

 Data arrival time                                                   5.979         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.259%), Route: 0.213ns(48.741%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168       4.619         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.619 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       6.204         ntclkbufg_7      
 CLMS_170_101/CLK                                                          r       cmos2_8_16bit/pdata_i_reg[2]/opit_0/CLK
 clock pessimism                                        -0.626       5.578                          
 clock uncertainty                                       0.000       5.578                          

 Hold time                                               0.053       5.631                          

 Data required time                                                  5.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.631                          
 Data arrival time                                                   5.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_data_gen/N37996/gopapm/CE_X
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  5.482
  Clock Pessimism Removal :  0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 CLMS_118_213/CLK                                                          r       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK

 CLMS_118_213/Q1                   tco                   0.291       5.773 r       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=123)      2.106       7.879         u_top_sd_rw/u_data_gen/eth_data_count [0]
 CLMS_134_173/Y6CD                 td                    0.288       8.167 r       u_top_sd_rw/u_data_gen/N71_26[4]_muxf6/F
                                   net (fanout=1)        1.269       9.436         u_top_sd_rw/u_data_gen/_N18012
 CLMS_134_161/Y6CD                 td                    0.288       9.724 r       u_top_sd_rw/u_data_gen/N71_60[4]_muxf6/F
                                   net (fanout=4)        1.024      10.748         u_top_sd_rw/u_data_gen/N367 [12]
 CLMA_130_180/Y0                   td                    0.478      11.226 r       u_top_sd_rw/u_data_gen/N73_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.121      11.347         u_top_sd_rw/u_data_gen/_N89861
 CLMS_130_181/Y3                   td                    0.468      11.815 r       u_top_sd_rw/u_data_gen/N73_mux7/gateop_perm/Z
                                   net (fanout=2)        0.403      12.218         u_top_sd_rw/u_data_gen/N73
 CLMA_126_185/Y0                   td                    0.210      12.428 r       u_top_sd_rw/u_data_gen/N36872/gateop_perm/Z
                                   net (fanout=17)       0.839      13.267         u_top_sd_rw/u_data_gen/N36872
 CLMA_150_184/Y0                   td                    0.341      13.608 f       u_top_sd_rw/u_data_gen/N37054/gateop_perm/Z
                                   net (fanout=2)        1.026      14.634         u_top_sd_rw/u_data_gen/N37054
 APM_106_164/CE_X                                                          f       u_top_sd_rw/u_data_gen/N37996/gopapm/CE_X

 Data arrival time                                                  14.634         Logic Levels: 6  
                                                                                   Logic: 2.364ns(25.830%), Route: 6.788ns(74.170%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N35             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 APM_106_164/CLK                                                           r       u_top_sd_rw/u_data_gen/N37996/gopapm/CLK
 clock pessimism                                         0.317      25.446                          
 clock uncertainty                                      -0.150      25.296                          

 Setup time                                             -1.088      24.208                          

 Data required time                                                 24.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.208                          
 Data arrival time                                                  14.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.574                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_data_gen/rd_sec_addr[21]/opit_0_L5Q/L1
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  5.482
  Clock Pessimism Removal :  0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 CLMS_118_213/CLK                                                          r       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK

 CLMS_118_213/Q1                   tco                   0.291       5.773 r       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=123)      2.699       8.472         u_top_sd_rw/u_data_gen/eth_data_count [0]
 CLMS_146_173/Y6CD                 td                    0.288       8.760 r       u_top_sd_rw/u_data_gen/N71_57[2]_muxf6/F
                                   net (fanout=1)        0.847       9.607         u_top_sd_rw/u_data_gen/_N18258
 CLMS_130_173/Y6CD                 td                    0.296       9.903 r       u_top_sd_rw/u_data_gen/N71_60[2]_muxf6/F
                                   net (fanout=4)        0.788      10.691         u_top_sd_rw/u_data_gen/N367 [10]
                                   td                    0.474      11.165 f       u_top_sd_rw/u_data_gen/N147_5_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.165         u_top_sd_rw/u_data_gen/_N9079
 CLMS_102_173/Y3                   td                    0.501      11.666 r       u_top_sd_rw/u_data_gen/N147_5_3/gateop_A2/Y1
                                   net (fanout=2)        0.574      12.240         u_top_sd_rw/u_data_gen/nb4 [4]
                                   td                    0.327      12.567 f       u_top_sd_rw/u_data_gen/N147_6.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.567         u_top_sd_rw/u_data_gen/N147_6.co [6]
 CLMA_110_176/COUT                 td                    0.058      12.625 r       u_top_sd_rw/u_data_gen/N147_6.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.625         u_top_sd_rw/u_data_gen/N147_6.co [8]
 CLMA_110_180/Y1                   td                    0.498      13.123 r       u_top_sd_rw/u_data_gen/N147_6.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.634      13.757         u_top_sd_rw/u_data_gen/N377 [18]
                                   td                    0.474      14.231 f       u_top_sd_rw/u_data_gen/N152_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.231         u_top_sd_rw/u_data_gen/_N11014
 CLMA_110_193/COUT                 td                    0.058      14.289 r       u_top_sd_rw/u_data_gen/N152_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.289         u_top_sd_rw/u_data_gen/_N11016
                                   td                    0.058      14.347 r       u_top_sd_rw/u_data_gen/N152_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.347         u_top_sd_rw/u_data_gen/_N11018
 CLMA_110_197/COUT                 td                    0.058      14.405 r       u_top_sd_rw/u_data_gen/N152_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.405         u_top_sd_rw/u_data_gen/_N11020
                                   td                    0.058      14.463 r       u_top_sd_rw/u_data_gen/N152_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.463         u_top_sd_rw/u_data_gen/_N11022
 CLMA_110_201/COUT                 td                    0.058      14.521 r       u_top_sd_rw/u_data_gen/N152_1_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.521         u_top_sd_rw/u_data_gen/_N11024
 CLMA_110_205/Y1                   td                    0.498      15.019 r       u_top_sd_rw/u_data_gen/N152_1_13/gateop_A2/Y1
                                   net (fanout=1)        0.401      15.420         u_top_sd_rw/u_data_gen/N152 [30]
 CLMA_110_200/C1                                                           r       u_top_sd_rw/u_data_gen/rd_sec_addr[21]/opit_0_L5Q/L1

 Data arrival time                                                  15.420         Logic Levels: 9  
                                                                                   Logic: 3.995ns(40.199%), Route: 5.943ns(59.801%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N35             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 CLMA_110_200/CLK                                                          r       u_top_sd_rw/u_data_gen/rd_sec_addr[21]/opit_0_L5Q/CLK
 clock pessimism                                         0.317      25.446                          
 clock uncertainty                                      -0.150      25.296                          

 Setup time                                             -0.234      25.062                          

 Data required time                                                 25.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.062                          
 Data arrival time                                                  15.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.642                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_data_gen/rd_sec_addr[17]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  5.482
  Clock Pessimism Removal :  0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 CLMS_118_213/CLK                                                          r       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK

 CLMS_118_213/Q1                   tco                   0.291       5.773 r       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=123)      2.699       8.472         u_top_sd_rw/u_data_gen/eth_data_count [0]
 CLMS_146_173/Y6CD                 td                    0.288       8.760 r       u_top_sd_rw/u_data_gen/N71_57[2]_muxf6/F
                                   net (fanout=1)        0.847       9.607         u_top_sd_rw/u_data_gen/_N18258
 CLMS_130_173/Y6CD                 td                    0.296       9.903 r       u_top_sd_rw/u_data_gen/N71_60[2]_muxf6/F
                                   net (fanout=4)        0.788      10.691         u_top_sd_rw/u_data_gen/N367 [10]
                                   td                    0.474      11.165 f       u_top_sd_rw/u_data_gen/N147_5_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.165         u_top_sd_rw/u_data_gen/_N9079
 CLMS_102_173/Y3                   td                    0.501      11.666 r       u_top_sd_rw/u_data_gen/N147_5_3/gateop_A2/Y1
                                   net (fanout=2)        0.574      12.240         u_top_sd_rw/u_data_gen/nb4 [4]
                                   td                    0.327      12.567 f       u_top_sd_rw/u_data_gen/N147_6.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.567         u_top_sd_rw/u_data_gen/N147_6.co [6]
 CLMA_110_176/COUT                 td                    0.058      12.625 r       u_top_sd_rw/u_data_gen/N147_6.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.625         u_top_sd_rw/u_data_gen/N147_6.co [8]
 CLMA_110_180/Y1                   td                    0.498      13.123 r       u_top_sd_rw/u_data_gen/N147_6.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.634      13.757         u_top_sd_rw/u_data_gen/N377 [18]
                                   td                    0.474      14.231 f       u_top_sd_rw/u_data_gen/N152_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.231         u_top_sd_rw/u_data_gen/_N11014
 CLMA_110_193/COUT                 td                    0.058      14.289 r       u_top_sd_rw/u_data_gen/N152_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.289         u_top_sd_rw/u_data_gen/_N11016
                                   td                    0.058      14.347 r       u_top_sd_rw/u_data_gen/N152_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.347         u_top_sd_rw/u_data_gen/_N11018
 CLMA_110_197/COUT                 td                    0.058      14.405 r       u_top_sd_rw/u_data_gen/N152_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.405         u_top_sd_rw/u_data_gen/_N11020
 CLMA_110_201/Y1                   td                    0.498      14.903 r       u_top_sd_rw/u_data_gen/N152_1_9/gateop_A2/Y1
                                   net (fanout=1)        0.266      15.169         u_top_sd_rw/u_data_gen/N152 [26]
 CLMA_110_205/D3                                                           r       u_top_sd_rw/u_data_gen/rd_sec_addr[17]/opit_0_L5Q_perm/L3

 Data arrival time                                                  15.169         Logic Levels: 8  
                                                                                   Logic: 3.879ns(40.043%), Route: 5.808ns(59.957%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N35             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 CLMA_110_205/CLK                                                          r       u_top_sd_rw/u_data_gen/rd_sec_addr[17]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.317      25.446                          
 clock uncertainty                                      -0.150      25.296                          

 Setup time                                             -0.377      24.919                          

 Data required time                                                 24.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.919                          
 Data arrival time                                                  15.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.750                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/des_addr[8]/opit_0_A2Q21/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.482
  Launch Clock Delay      :  5.129
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_303/CLK_OUT0              td                    0.100       2.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       3.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531       5.129         ntclkbufg_5      
 CLMA_174_240/CLK                                                          r       u_top_sd_rw/u_data_gen/des_addr[8]/opit_0_A2Q21/CLK

 CLMA_174_240/Q2                   tco                   0.224       5.353 f       u_top_sd_rw/u_data_gen/des_addr[8]/opit_0_A2Q21/Q0
                                   net (fanout=8)        0.217       5.570         des_addr[7]      
 DRM_178_232/ADA0[8]                                                       f       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]

 Data arrival time                                                   5.570         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.794%), Route: 0.217ns(49.206%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 DRM_178_232/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.317       5.165                          
 clock uncertainty                                       0.000       5.165                          

 Hold time                                               0.161       5.326                          

 Data required time                                                  5.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.326                          
 Data arrival time                                                   5.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/des_addr[6]/opit_0_A2Q21/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.482
  Launch Clock Delay      :  5.129
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_303/CLK_OUT0              td                    0.100       2.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       3.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531       5.129         ntclkbufg_5      
 CLMA_174_240/CLK                                                          r       u_top_sd_rw/u_data_gen/des_addr[6]/opit_0_A2Q21/CLK

 CLMA_174_240/Q0                   tco                   0.222       5.351 f       u_top_sd_rw/u_data_gen/des_addr[6]/opit_0_A2Q21/Q0
                                   net (fanout=8)        0.220       5.571         des_addr[5]      
 DRM_178_232/ADA0[6]                                                       f       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]

 Data arrival time                                                   5.571         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.226%), Route: 0.220ns(49.774%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 DRM_178_232/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.317       5.165                          
 clock uncertainty                                       0.000       5.165                          

 Hold time                                               0.161       5.326                          

 Data required time                                                  5.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.326                          
 Data arrival time                                                   5.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/des_data[6]/opit_0/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.605
  Launch Clock Delay      :  5.129
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_303/CLK_OUT0              td                    0.100       2.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       3.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531       5.129         ntclkbufg_5      
 CLMA_186_244/CLK                                                          r       u_top_sd_rw/u_data_gen/des_data[6]/opit_0/CLK

 CLMA_186_244/Q0                   tco                   0.222       5.351 f       u_top_sd_rw/u_data_gen/des_data[6]/opit_0/Q
                                   net (fanout=1)        0.403       5.754         des_data[6]      
 DRM_178_252/DA0[0]                                                        f       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   5.754         Logic Levels: 0  
                                                                                   Logic: 0.222ns(35.520%), Route: 0.403ns(64.480%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.708       5.605         ntclkbufg_5      
 DRM_178_252/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.299       5.306                          
 clock uncertainty                                       0.000       5.306                          

 Hold time                                               0.156       5.462                          

 Data required time                                                  5.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.462                          
 Data arrival time                                                   5.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/N37996/gopapm/CE_X
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.409  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.289       5.244 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.409       5.653         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468       6.121 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.526       6.647         _N86406          
 CLMS_198_105/Y0                   td                    0.294       6.941 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.588       8.529         nt_rstn_out      
 CLMA_150_184/Y0                   td                    0.210       8.739 r       u_top_sd_rw/u_data_gen/N37054/gateop_perm/Z
                                   net (fanout=2)        1.030       9.769         u_top_sd_rw/u_data_gen/N37054
 APM_106_164/CE_X                                                          r       u_top_sd_rw/u_data_gen/N37996/gopapm/CE_X

 Data arrival time                                                   9.769         Logic Levels: 3  
                                                                                   Logic: 1.261ns(26.194%), Route: 3.553ns(73.806%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N35             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 APM_106_164/CLK                                                           r       u_top_sd_rw/u_data_gen/N37996/gopapm/CLK
 clock pessimism                                         0.235      25.364                          
 clock uncertainty                                      -0.150      25.214                          

 Setup time                                             -1.088      24.126                          

 Data required time                                                 24.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.126                          
 Data arrival time                                                   9.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.357                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/des_data[8]/opit_0/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.409  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.289       5.244 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.409       5.653         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468       6.121 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.526       6.647         _N86406          
 CLMS_198_105/Y0                   td                    0.294       6.941 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      2.145       9.086         nt_rstn_out      
 CLMS_174_249/Y1                   td                    0.197       9.283 f       u_top_sd_rw/u_data_gen/N36850/gateop_perm/Z
                                   net (fanout=16)       0.813      10.096         u_top_sd_rw/u_data_gen/N36850
 CLMA_202_232/CE                                                           f       u_top_sd_rw/u_data_gen/des_data[8]/opit_0/CE

 Data arrival time                                                  10.096         Logic Levels: 3  
                                                                                   Logic: 1.248ns(24.275%), Route: 3.893ns(75.725%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N35             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 CLMA_202_232/CLK                                                          r       u_top_sd_rw/u_data_gen/des_data[8]/opit_0/CLK
 clock pessimism                                         0.235      25.364                          
 clock uncertainty                                      -0.150      25.214                          

 Setup time                                             -0.617      24.597                          

 Data required time                                                 24.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.597                          
 Data arrival time                                                  10.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.501                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/des_data[9]/opit_0/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.409  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.289       5.244 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.409       5.653         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468       6.121 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.526       6.647         _N86406          
 CLMS_198_105/Y0                   td                    0.294       6.941 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      2.145       9.086         nt_rstn_out      
 CLMS_174_249/Y1                   td                    0.197       9.283 f       u_top_sd_rw/u_data_gen/N36850/gateop_perm/Z
                                   net (fanout=16)       0.813      10.096         u_top_sd_rw/u_data_gen/N36850
 CLMA_202_232/CE                                                           f       u_top_sd_rw/u_data_gen/des_data[9]/opit_0/CE

 Data arrival time                                                  10.096         Logic Levels: 3  
                                                                                   Logic: 1.248ns(24.275%), Route: 3.893ns(75.725%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N35             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 CLMA_202_232/CLK                                                          r       u_top_sd_rw/u_data_gen/des_data[9]/opit_0/CLK
 clock pessimism                                         0.235      25.364                          
 clock uncertainty                                      -0.150      25.214                          

 Setup time                                             -0.617      24.597                          

 Data required time                                                 24.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.597                          
 Data arrival time                                                  10.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.501                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_data_gen/gbk_msb_ready/opit_0/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.634  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.482
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.303       6.577         nt_rstn_out      
 CLMA_150_184/Y0                   td                    0.162       6.739 r       u_top_sd_rw/u_data_gen/N37054/gateop_perm/Z
                                   net (fanout=2)        0.312       7.051         u_top_sd_rw/u_data_gen/N37054
 CLMA_154_184/RS                                                           r       u_top_sd_rw/u_data_gen/gbk_msb_ready/opit_0/RS

 Data arrival time                                                   7.051         Logic Levels: 2  
                                                                                   Logic: 0.733ns(30.066%), Route: 1.705ns(69.934%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 CLMA_154_184/CLK                                                          r       u_top_sd_rw/u_data_gen/gbk_msb_ready/opit_0/CLK
 clock pessimism                                        -0.235       5.247                          
 clock uncertainty                                       0.150       5.397                          

 Hold time                                              -0.242       5.155                          

 Data required time                                                  5.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.155                          
 Data arrival time                                                   7.051                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.896                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_data_gen/gbk_msb_ready/opit_0/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.634  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.482
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.303       6.577         nt_rstn_out      
 CLMA_150_184/Y1                   td                    0.221       6.798 f       u_top_sd_rw/u_data_gen/N37068/gateop_perm/Z
                                   net (fanout=1)        0.319       7.117         u_top_sd_rw/u_data_gen/N37068
 CLMA_154_184/CE                                                           f       u_top_sd_rw/u_data_gen/gbk_msb_ready/opit_0/CE

 Data arrival time                                                   7.117         Logic Levels: 2  
                                                                                   Logic: 0.792ns(31.629%), Route: 1.712ns(68.371%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 CLMA_154_184/CLK                                                          r       u_top_sd_rw/u_data_gen/gbk_msb_ready/opit_0/CLK
 clock pessimism                                        -0.235       5.247                          
 clock uncertainty                                       0.150       5.397                          

 Hold time                                              -0.220       5.177                          

 Data required time                                                  5.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.177                          
 Data arrival time                                                   7.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.940                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_data_gen/N37996/gopapm/CE_X
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.634  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.482
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.303       6.577         nt_rstn_out      
 CLMA_150_184/Y0                   td                    0.162       6.739 r       u_top_sd_rw/u_data_gen/N37054/gateop_perm/Z
                                   net (fanout=2)        0.851       7.590         u_top_sd_rw/u_data_gen/N37054
 APM_106_164/CE_X                                                          r       u_top_sd_rw/u_data_gen/N37996/gopapm/CE_X

 Data arrival time                                                   7.590         Logic Levels: 2  
                                                                                   Logic: 0.733ns(24.622%), Route: 2.244ns(75.378%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 APM_106_164/CLK                                                           r       u_top_sd_rw/u_data_gen/N37996/gopapm/CLK
 clock pessimism                                        -0.235       5.247                          
 clock uncertainty                                       0.150       5.397                          

 Hold time                                              -0.094       5.303                          

 Data required time                                                  5.303                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.303                          
 Data arrival time                                                   7.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  5.476
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N35             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.585      15.476         ntclkbufg_6      
 CLMS_102_205/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMS_102_205/Q3                   tco                   0.288      15.764 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.760      16.524         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en
 CLMA_150_200/Y3                   td                    0.210      16.734 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N376/gateop_perm/Z
                                   net (fanout=1)        0.251      16.985         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N376
 CLMA_150_200/Y2                   td                    0.295      17.280 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391/gateop/F
                                   net (fanout=2)        0.249      17.529         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391
 CLMA_150_204/CE                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  17.529         Logic Levels: 2  
                                                                                   Logic: 0.793ns(38.626%), Route: 1.260ns(61.374%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N35             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 CLMA_150_204/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264      25.393                          
 clock uncertainty                                      -0.150      25.243                          

 Setup time                                             -0.617      24.626                          

 Data required time                                                 24.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.626                          
 Data arrival time                                                  17.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.097                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  5.476
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N35             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.585      15.476         ntclkbufg_6      
 CLMS_102_205/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMS_102_205/Q3                   tco                   0.288      15.764 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.760      16.524         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en
 CLMA_150_200/Y3                   td                    0.210      16.734 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N376/gateop_perm/Z
                                   net (fanout=1)        0.251      16.985         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N376
 CLMA_150_200/Y2                   td                    0.295      17.280 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391/gateop/F
                                   net (fanout=2)        0.249      17.529         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391
 CLMA_150_204/CE                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                  17.529         Logic Levels: 2  
                                                                                   Logic: 0.793ns(38.626%), Route: 1.260ns(61.374%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N35             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 CLMA_150_204/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264      25.393                          
 clock uncertainty                                      -0.150      25.243                          

 Setup time                                             -0.617      24.626                          

 Data required time                                                 24.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.626                          
 Data arrival time                                                  17.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.097                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[4]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  5.476
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N35             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.585      15.476         ntclkbufg_6      
 CLMS_102_205/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMS_102_205/Q3                   tco                   0.288      15.764 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.606      16.370         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en
 CLMS_118_201/Y1                   td                    0.290      16.660 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N411/gateop_perm/Z
                                   net (fanout=6)        0.440      17.100         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N411
 CLMA_114_216/CE                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[4]/opit_0_L5Q_perm/CE

 Data arrival time                                                  17.100         Logic Levels: 1  
                                                                                   Logic: 0.578ns(35.591%), Route: 1.046ns(64.409%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N35             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 CLMA_114_216/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264      25.393                          
 clock uncertainty                                      -0.150      25.243                          

 Setup time                                             -0.617      24.626                          

 Data required time                                                 24.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.626                          
 Data arrival time                                                  17.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.526                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[14]/opit_0/D
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.482
  Launch Clock Delay      :  5.125
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N35             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.531      15.125         ntclkbufg_6      
 CLMA_182_232/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/CLK

 CLMA_182_232/Q3                   tco                   0.226      15.351 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.230      15.581         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [14]
 CLMA_182_229/M1                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[14]/opit_0/D

 Data arrival time                                                  15.581         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.561%), Route: 0.230ns(50.439%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 CLMA_182_229/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[14]/opit_0/CLK
 clock pessimism                                        -0.264       5.218                          
 clock uncertainty                                       0.150       5.368                          

 Hold time                                              -0.014       5.354                          

 Data required time                                                  5.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.354                          
 Data arrival time                                                  15.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[9]/opit_0/D
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.482
  Launch Clock Delay      :  5.125
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N35             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.531      15.125         ntclkbufg_6      
 CLMA_202_240/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CLK

 CLMA_202_240/Q2                   tco                   0.228      15.353 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.229      15.582         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [9]
 CLMS_202_237/M2                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[9]/opit_0/D

 Data arrival time                                                  15.582         Logic Levels: 0  
                                                                                   Logic: 0.228ns(49.891%), Route: 0.229ns(50.109%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 CLMS_202_237/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[9]/opit_0/CLK
 clock pessimism                                        -0.264       5.218                          
 clock uncertainty                                       0.150       5.368                          

 Hold time                                              -0.014       5.354                          

 Data required time                                                  5.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.354                          
 Data arrival time                                                  15.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.228                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[12]/opit_0/D
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.482
  Launch Clock Delay      :  5.125
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N35             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.531      15.125         ntclkbufg_6      
 CLMA_182_232/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/CLK

 CLMA_182_232/Q2                   tco                   0.228      15.353 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.230      15.583         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [12]
 CLMA_182_229/M2                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[12]/opit_0/D

 Data arrival time                                                  15.583         Logic Levels: 0  
                                                                                   Logic: 0.228ns(49.782%), Route: 0.230ns(50.218%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 CLMA_182_229/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[12]/opit_0/CLK
 clock pessimism                                        -0.264       5.218                          
 clock uncertainty                                       0.150       5.368                          

 Hold time                                              -0.014       5.354                          

 Data required time                                                  5.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.354                          
 Data arrival time                                                  15.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.229                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.125
  Launch Clock Delay      :  5.476
  Clock Pessimism Removal :  0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N35             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.585      15.476         ntclkbufg_6      
 CLMS_190_229/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_190_229/Q2                   tco                   0.290      15.766 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.402      16.168         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt [0]
 CLMA_186_228/Y0                   td                    0.487      16.655 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267_4/gateop_perm/Z
                                   net (fanout=6)        0.123      16.778         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267
 CLMA_186_228/Y3                   td                    0.468      17.246 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.553      17.799         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N64907
                                   td                    0.477      18.276 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      18.276         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8444
 CLMS_186_229/COUT                 td                    0.058      18.334 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      18.334         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8446
                                   td                    0.058      18.392 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      18.392         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8448
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  18.392         Logic Levels: 3  
                                                                                   Logic: 1.838ns(63.032%), Route: 1.078ns(36.968%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 P20                                                     0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      30.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      31.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      31.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      31.927         _N35             
 PLL_158_303/CLK_OUT1              td                    0.096      32.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      33.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      33.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.531      35.125         ntclkbufg_6      
 CLMS_186_233/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.315      35.440                          
 clock uncertainty                                      -0.150      35.290                          

 Setup time                                             -0.167      35.123                          

 Data required time                                                 35.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.123                          
 Data arrival time                                                  18.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.731                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.125
  Launch Clock Delay      :  5.476
  Clock Pessimism Removal :  0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N35             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.585      15.476         ntclkbufg_6      
 CLMS_190_229/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_190_229/Q2                   tco                   0.290      15.766 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.402      16.168         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt [0]
 CLMA_186_228/Y0                   td                    0.487      16.655 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267_4/gateop_perm/Z
                                   net (fanout=6)        0.123      16.778         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267
 CLMA_186_228/Y3                   td                    0.468      17.246 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.553      17.799         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N64907
                                   td                    0.477      18.276 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      18.276         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8444
 CLMS_186_229/COUT                 td                    0.058      18.334 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      18.334         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8446
 CLMS_186_233/CIN                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin

 Data arrival time                                                  18.334         Logic Levels: 3  
                                                                                   Logic: 1.780ns(62.281%), Route: 1.078ns(37.719%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 P20                                                     0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      30.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      31.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      31.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      31.927         _N35             
 PLL_158_303/CLK_OUT1              td                    0.096      32.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      33.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      33.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.531      35.125         ntclkbufg_6      
 CLMS_186_233/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.315      35.440                          
 clock uncertainty                                      -0.150      35.290                          

 Setup time                                             -0.170      35.120                          

 Data required time                                                 35.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.120                          
 Data arrival time                                                  18.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.786                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.125
  Launch Clock Delay      :  5.476
  Clock Pessimism Removal :  0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N35             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.585      15.476         ntclkbufg_6      
 CLMS_190_229/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_190_229/Q2                   tco                   0.290      15.766 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.402      16.168         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt [0]
 CLMA_186_228/Y0                   td                    0.487      16.655 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267_4/gateop_perm/Z
                                   net (fanout=6)        0.123      16.778         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267
 CLMA_186_228/Y3                   td                    0.468      17.246 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.553      17.799         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N64907
                                   td                    0.477      18.276 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      18.276         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8444
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin

 Data arrival time                                                  18.276         Logic Levels: 2  
                                                                                   Logic: 1.722ns(61.500%), Route: 1.078ns(38.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 P20                                                     0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      30.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      31.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      31.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      31.927         _N35             
 PLL_158_303/CLK_OUT1              td                    0.096      32.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      33.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      33.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.531      35.125         ntclkbufg_6      
 CLMS_186_229/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/CLK
 clock pessimism                                         0.315      35.440                          
 clock uncertainty                                      -0.150      35.290                          

 Setup time                                             -0.150      35.140                          

 Data required time                                                 35.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.140                          
 Data arrival time                                                  18.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[15]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.476
  Launch Clock Delay      :  5.125
  Clock Pessimism Removal :  -0.322

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N35             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.531      15.125         ntclkbufg_6      
 CLMA_182_233/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK

 CLMA_182_233/Q0                   tco                   0.222      15.347 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       0.093      15.440         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag
 CLMA_182_232/B4                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[15]/opit_0_L5Q_perm/L4

 Data arrival time                                                  15.440         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.476%), Route: 0.093ns(29.524%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N35             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.585      15.476         ntclkbufg_6      
 CLMA_182_232/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[15]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.322      15.154                          
 clock uncertainty                                       0.000      15.154                          

 Hold time                                              -0.035      15.119                          

 Data required time                                                 15.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.119                          
 Data arrival time                                                  15.440                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.476
  Launch Clock Delay      :  5.125
  Clock Pessimism Removal :  -0.351

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N35             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.531      15.125         ntclkbufg_6      
 CLMS_202_241/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CLK

 CLMS_202_241/Q0                   tco                   0.222      15.347 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085      15.432         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [1]
 CLMS_202_241/B4                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                  15.432         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N35             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.585      15.476         ntclkbufg_6      
 CLMS_202_241/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.351      15.125                          
 clock uncertainty                                       0.000      15.125                          

 Hold time                                              -0.035      15.090                          

 Data required time                                                 15.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.090                          
 Data arrival time                                                  15.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.476
  Launch Clock Delay      :  5.125
  Clock Pessimism Removal :  -0.351

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N35             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.531      15.125         ntclkbufg_6      
 CLMS_190_229/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_190_229/Q3                   tco                   0.221      15.346 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.088      15.434         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt [1]
 CLMS_190_229/D4                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                  15.434         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N35             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.585      15.476         ntclkbufg_6      
 CLMS_190_229/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.351      15.125                          
 clock uncertainty                                       0.000      15.125                          

 Hold time                                              -0.034      15.091                          

 Data required time                                                 15.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.091                          
 Data arrival time                                                  15.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.125
  Launch Clock Delay      :  5.482
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 CLMA_166_204/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_166_204/Q0                   tco                   0.289       5.771 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.913       6.684         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_182_233/Y1                   td                    0.290       6.974 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/gateop_perm/Z
                                   net (fanout=13)       0.717       7.691         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
 CLMS_202_241/CECO                 td                    0.170       7.861 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       7.861         ntR1978          
 CLMS_202_245/CECI                                                         f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   7.861         Logic Levels: 2  
                                                                                   Logic: 0.749ns(31.484%), Route: 1.630ns(68.516%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N35             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.531      15.125         ntclkbufg_6      
 CLMS_202_245/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264      15.389                          
 clock uncertainty                                      -0.150      15.239                          

 Setup time                                             -0.747      14.492                          

 Data required time                                                 14.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.492                          
 Data arrival time                                                   7.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.631                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.125
  Launch Clock Delay      :  5.482
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 CLMA_166_204/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_166_204/Q0                   tco                   0.289       5.771 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.913       6.684         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_182_233/Y1                   td                    0.290       6.974 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/gateop_perm/Z
                                   net (fanout=13)       0.717       7.691         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
 CLMS_202_241/CECO                 td                    0.170       7.861 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       7.861         ntR1978          
 CLMS_202_245/CECI                                                         f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CE

 Data arrival time                                                   7.861         Logic Levels: 2  
                                                                                   Logic: 0.749ns(31.484%), Route: 1.630ns(68.516%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N35             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.531      15.125         ntclkbufg_6      
 CLMS_202_245/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264      15.389                          
 clock uncertainty                                      -0.150      15.239                          

 Setup time                                             -0.747      14.492                          

 Data required time                                                 14.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.492                          
 Data arrival time                                                   7.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.631                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.125
  Launch Clock Delay      :  5.482
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 CLMA_166_204/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_166_204/Q0                   tco                   0.289       5.771 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.913       6.684         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_182_233/Y1                   td                    0.290       6.974 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/gateop_perm/Z
                                   net (fanout=13)       0.717       7.691         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
 CLMS_202_241/CECO                 td                    0.170       7.861 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       7.861         ntR1978          
 CLMS_202_245/CECI                                                         f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CE

 Data arrival time                                                   7.861         Logic Levels: 2  
                                                                                   Logic: 0.749ns(31.484%), Route: 1.630ns(68.516%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N35             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.531      15.125         ntclkbufg_6      
 CLMS_202_245/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264      15.389                          
 clock uncertainty                                      -0.150      15.239                          

 Setup time                                             -0.747      14.492                          

 Data required time                                                 14.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.492                          
 Data arrival time                                                   7.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.631                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.476
  Launch Clock Delay      :  5.129
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N35             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 CLMA_166_204/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_166_204/Q0                   tco                   0.226      25.355 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.684      26.039         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_182_233/A0                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L0

 Data arrival time                                                  26.039         Logic Levels: 0  
                                                                                   Logic: 0.226ns(24.835%), Route: 0.684ns(75.165%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N35             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.585      15.476         ntclkbufg_6      
 CLMA_182_233/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264      15.212                          
 clock uncertainty                                       0.150      15.362                          

 Hold time                                              -0.093      15.269                          

 Data required time                                                 15.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.269                          
 Data arrival time                                                  26.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.770                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.476
  Launch Clock Delay      :  5.129
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N35             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 CLMA_166_204/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_166_204/Q0                   tco                   0.226      25.355 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.753      26.108         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_182_233/Y1                   td                    0.194      26.302 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/gateop_perm/Z
                                   net (fanout=13)       0.082      26.384         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
 CLMA_182_232/CE                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/CE

 Data arrival time                                                  26.384         Logic Levels: 1  
                                                                                   Logic: 0.420ns(33.466%), Route: 0.835ns(66.534%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N35             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.585      15.476         ntclkbufg_6      
 CLMA_182_232/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264      15.212                          
 clock uncertainty                                       0.150      15.362                          

 Hold time                                              -0.220      15.142                          

 Data required time                                                 15.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.142                          
 Data arrival time                                                  26.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[13]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.476
  Launch Clock Delay      :  5.129
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N35             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 CLMA_166_204/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_166_204/Q0                   tco                   0.226      25.355 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.753      26.108         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_182_233/Y1                   td                    0.194      26.302 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/gateop_perm/Z
                                   net (fanout=13)       0.082      26.384         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
 CLMA_182_232/CE                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[13]/opit_0_L5Q_perm/CE

 Data arrival time                                                  26.384         Logic Levels: 1  
                                                                                   Logic: 0.420ns(33.466%), Route: 0.835ns(66.534%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N35             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.585      15.476         ntclkbufg_6      
 CLMA_182_232/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264      15.212                          
 clock uncertainty                                       0.150      15.362                          

 Hold time                                              -0.220      15.142                          

 Data required time                                                 15.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.142                          
 Data arrival time                                                  26.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.159
  Launch Clock Delay      :  11.806
  Clock Pessimism Removal :  1.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 CLMA_210_145/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_210_145/Q1                   tco                   0.291      12.097 r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.400      12.497         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [2]
 CLMS_214_149/Y2                   td                    0.487      12.984 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_4/gateop_perm/Z
                                   net (fanout=1)        0.418      13.402         u_top_sd_rw/ethernet_test/eth_udp_test/_N89488
 CLMA_214_164/Y2                   td                    0.487      13.889 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.119      14.008         u_top_sd_rw/ethernet_test/eth_udp_test/_N89512
 CLMA_214_164/Y1                   td                    0.304      14.312 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.933      15.245         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_190_156/Y1                   td                    0.288      15.533 r       u_top_sd_rw/ethernet_test/eth_udp_test/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.256      15.789         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [1]
 CLMA_190_156/Y2                   td                    0.478      16.267 r       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.588      16.855         u_top_sd_rw/ethernet_test/eth_udp_test/_N80383
 CLMA_190_168/Y2                   td                    0.295      17.150 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_12/gateop_perm/Z
                                   net (fanout=3)        1.273      18.423         u_top_sd_rw/ethernet_test/eth_udp_test/udp_tx_data_en
                                   td                    0.288      18.711 f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.711         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9201
 CLMA_242_172/COUT                 td                    0.058      18.769 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.769         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9203
                                   td                    0.058      18.827 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.827         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9205
 CLMA_242_176/COUT                 td                    0.058      18.885 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.885         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9207
 CLMA_242_180/Y1                   td                    0.498      19.383 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.575      19.958         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11 [9]
 CLMA_230_185/Y3                   td                    0.210      20.168 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N12[9]/gateop_perm/Z
                                   net (fanout=2)        0.401      20.569         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/rrptr [9]
 CLMA_230_181/Y1                   td                    0.685      21.254 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N21.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.398      21.652         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N21
 CLMA_230_185/A4                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  21.652         Logic Levels: 11 
                                                                                   Logic: 4.485ns(45.551%), Route: 5.361ns(54.449%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760    1002.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1002.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1003.501         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1006.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1008.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1008.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531    1010.159         u_top_sd_rw/rgmii_clk
 CLMA_230_185/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.611    1011.770                          
 clock uncertainty                                      -0.050    1011.720                          

 Setup time                                             -0.121    1011.599                          

 Data required time                                               1011.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1011.599                          
 Data arrival time                                                  21.652                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       989.947                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.159
  Launch Clock Delay      :  11.806
  Clock Pessimism Removal :  1.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 CLMA_210_145/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_210_145/Q1                   tco                   0.291      12.097 r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.400      12.497         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [2]
 CLMS_214_149/Y2                   td                    0.487      12.984 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_4/gateop_perm/Z
                                   net (fanout=1)        0.418      13.402         u_top_sd_rw/ethernet_test/eth_udp_test/_N89488
 CLMA_214_164/Y2                   td                    0.487      13.889 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.119      14.008         u_top_sd_rw/ethernet_test/eth_udp_test/_N89512
 CLMA_214_164/Y1                   td                    0.304      14.312 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.933      15.245         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_190_156/Y1                   td                    0.288      15.533 r       u_top_sd_rw/ethernet_test/eth_udp_test/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.256      15.789         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [1]
 CLMA_190_156/Y2                   td                    0.478      16.267 r       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.588      16.855         u_top_sd_rw/ethernet_test/eth_udp_test/_N80383
 CLMA_190_168/Y2                   td                    0.295      17.150 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_12/gateop_perm/Z
                                   net (fanout=3)        1.273      18.423         u_top_sd_rw/ethernet_test/eth_udp_test/udp_tx_data_en
                                   td                    0.288      18.711 f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.711         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9201
 CLMA_242_172/COUT                 td                    0.058      18.769 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.769         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9203
 CLMA_242_176/Y1                   td                    0.498      19.267 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.255      19.522         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11 [5]
 CLMS_242_177/Y1                   td                    0.212      19.734 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N12[5]/gateop_perm/Z
                                   net (fanout=2)        0.621      20.355         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/rrptr [5]
 CLMS_226_177/COUT                 td                    0.502      20.857 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N24.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.857         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N24.co [6]
 CLMS_226_181/CIN                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  20.857         Logic Levels: 10 
                                                                                   Logic: 4.188ns(46.271%), Route: 4.863ns(53.729%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760    1002.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1002.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1003.501         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1006.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1008.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1008.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531    1010.159         u_top_sd_rw/rgmii_clk
 CLMS_226_181/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         1.611    1011.770                          
 clock uncertainty                                      -0.050    1011.720                          

 Setup time                                             -0.357    1011.363                          

 Data required time                                               1011.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1011.363                          
 Data arrival time                                                  20.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.506                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/I12
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.159
  Launch Clock Delay      :  11.806
  Clock Pessimism Removal :  1.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 CLMA_210_145/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_210_145/Q1                   tco                   0.291      12.097 r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.400      12.497         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [2]
 CLMS_214_149/Y2                   td                    0.487      12.984 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_4/gateop_perm/Z
                                   net (fanout=1)        0.418      13.402         u_top_sd_rw/ethernet_test/eth_udp_test/_N89488
 CLMA_214_164/Y2                   td                    0.487      13.889 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.119      14.008         u_top_sd_rw/ethernet_test/eth_udp_test/_N89512
 CLMA_214_164/Y1                   td                    0.304      14.312 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.933      15.245         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_190_156/Y1                   td                    0.288      15.533 r       u_top_sd_rw/ethernet_test/eth_udp_test/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.256      15.789         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [1]
 CLMA_190_156/Y2                   td                    0.478      16.267 r       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.588      16.855         u_top_sd_rw/ethernet_test/eth_udp_test/_N80383
 CLMA_190_168/Y2                   td                    0.295      17.150 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_12/gateop_perm/Z
                                   net (fanout=3)        1.273      18.423         u_top_sd_rw/ethernet_test/eth_udp_test/udp_tx_data_en
                                   td                    0.288      18.711 f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.711         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9201
 CLMA_242_172/COUT                 td                    0.058      18.769 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.769         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9203
                                   td                    0.058      18.827 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.827         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9205
 CLMA_242_176/COUT                 td                    0.058      18.885 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.885         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9207
                                   td                    0.058      18.943 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.943         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9209
 CLMA_242_180/Y3                   td                    0.501      19.444 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=2)        0.616      20.060         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11 [11]
 CLMA_230_185/Y1                   td                    0.212      20.272 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N12[11]/gateop_perm/Z
                                   net (fanout=1)        0.400      20.672         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/rrptr [11]
 CLMS_226_181/B2                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/I12

 Data arrival time                                                  20.672         Logic Levels: 10 
                                                                                   Logic: 3.863ns(43.571%), Route: 5.003ns(56.429%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760    1002.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1002.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1003.501         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1006.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1008.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1008.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531    1010.159         u_top_sd_rw/rgmii_clk
 CLMS_226_181/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         1.611    1011.770                          
 clock uncertainty                                      -0.050    1011.720                          

 Setup time                                             -0.474    1011.246                          

 Data required time                                               1011.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1011.246                          
 Data arrival time                                                  20.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.574                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[6]/opit_0/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_6/ram16x1d/WD
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.806
  Launch Clock Delay      :  10.159
  Clock Pessimism Removal :  -1.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760       2.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       3.501         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.574       6.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       8.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531      10.159         u_top_sd_rw/rgmii_clk
 CLMA_174_168/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[6]/opit_0/CLK

 CLMA_174_168/Q1                   tco                   0.224      10.383 f       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[6]/opit_0/Q
                                   net (fanout=1)        0.213      10.596         u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data [6]
 CLMS_174_165/BD                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_6/ram16x1d/WD

 Data arrival time                                                  10.596         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.259%), Route: 0.213ns(48.741%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 CLMS_174_165/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_6/ram16x1d/WCLK
 clock pessimism                                        -1.618      10.188                          
 clock uncertainty                                       0.000      10.188                          

 Hold time                                               0.380      10.568                          

 Data required time                                                 10.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.568                          
 Data arrival time                                                  10.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.028                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[5]/opit_0/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_5/ram16x1d/WD
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.806
  Launch Clock Delay      :  10.159
  Clock Pessimism Removal :  -1.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760       2.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       3.501         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.574       6.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       8.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531      10.159         u_top_sd_rw/rgmii_clk
 CLMA_174_168/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[5]/opit_0/CLK

 CLMA_174_168/Q2                   tco                   0.224      10.383 f       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[5]/opit_0/Q
                                   net (fanout=1)        0.215      10.598         u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data [5]
 CLMS_174_165/CD                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_5/ram16x1d/WD

 Data arrival time                                                  10.598         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.025%), Route: 0.215ns(48.975%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 CLMS_174_165/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_5/ram16x1d/WCLK
 clock pessimism                                        -1.618      10.188                          
 clock uncertainty                                       0.000      10.188                          

 Hold time                                               0.380      10.568                          

 Data required time                                                 10.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.568                          
 Data arrival time                                                  10.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/ram16x1d/WADM2
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.806
  Launch Clock Delay      :  10.159
  Clock Pessimism Removal :  -1.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760       2.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       3.501         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.574       6.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       8.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531      10.159         u_top_sd_rw/rgmii_clk
 CLMA_182_168/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_168/Q0                   tco                   0.222      10.381 f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.247      10.628         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/wr_addr [2]
 CLMS_186_169/M2                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/ram16x1d/WADM2

 Data arrival time                                                  10.628         Logic Levels: 0  
                                                                                   Logic: 0.222ns(47.335%), Route: 0.247ns(52.665%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 CLMS_186_169/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/ram16x1d/WCLK
 clock pessimism                                        -1.611      10.195                          
 clock uncertainty                                       0.000      10.195                          

 Hold time                                               0.380      10.575                          

 Data required time                                                 10.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.575                          
 Data arrival time                                                  10.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.053                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_262_132/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_132/Q1                   tco                   0.291       5.246 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.440       5.686         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_262_141/Y2                   td                    0.322       6.008 r       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.119       6.127         ms72xx_ctl/ms7200_ctl/_N79301
 CLMS_262_141/Y0                   td                    0.210       6.337 r       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.402       6.739         ms72xx_ctl/ms7200_ctl/_N79332
 CLMS_266_137/Y1                   td                    0.212       6.951 r       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=15)       0.512       7.463         ms72xx_ctl/ms7200_ctl/N261
 CLMA_274_128/Y2                   td                    0.286       7.749 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.420       8.169         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_137/Y3                   td                    0.315       8.484 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=15)       0.548       9.032         ms72xx_ctl/ms7200_ctl/N1955
 CLMS_274_125/CECO                 td                    0.170       9.202 f       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       9.202         ntR1704          
 CLMS_274_129/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.202         Logic Levels: 6  
                                                                                   Logic: 1.806ns(42.524%), Route: 2.441ns(57.476%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758     101.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_4      
 CLMS_274_129/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.747     104.022                          

 Data required time                                                104.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.022                          
 Data arrival time                                                   9.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.820                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_262_132/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_132/Q1                   tco                   0.291       5.246 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.440       5.686         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_262_141/Y2                   td                    0.322       6.008 r       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.119       6.127         ms72xx_ctl/ms7200_ctl/_N79301
 CLMS_262_141/Y0                   td                    0.210       6.337 r       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.402       6.739         ms72xx_ctl/ms7200_ctl/_N79332
 CLMS_266_137/Y1                   td                    0.212       6.951 r       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=15)       0.512       7.463         ms72xx_ctl/ms7200_ctl/N261
 CLMA_274_128/Y2                   td                    0.286       7.749 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.271       8.020         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_129/Y0                   td                    0.210       8.230 r       ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.405       8.635         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_274_128/Y1                   td                    0.197       8.832 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.374       9.206         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_124/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   9.206         Logic Levels: 6  
                                                                                   Logic: 1.728ns(40.649%), Route: 2.523ns(59.351%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758     101.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_4      
 CLMA_274_124/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.288     104.901                          
 clock uncertainty                                      -0.150     104.751                          

 Setup time                                             -0.617     104.134                          

 Data required time                                                104.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.134                          
 Data arrival time                                                   9.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.928                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_262_132/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_132/Q1                   tco                   0.291       5.246 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.440       5.686         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_262_141/Y2                   td                    0.322       6.008 r       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.119       6.127         ms72xx_ctl/ms7200_ctl/_N79301
 CLMS_262_141/Y0                   td                    0.210       6.337 r       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.402       6.739         ms72xx_ctl/ms7200_ctl/_N79332
 CLMS_266_137/Y1                   td                    0.212       6.951 r       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=15)       0.512       7.463         ms72xx_ctl/ms7200_ctl/N261
 CLMA_274_128/Y2                   td                    0.286       7.749 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.271       8.020         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_129/Y0                   td                    0.210       8.230 r       ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.405       8.635         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_274_128/Y1                   td                    0.197       8.832 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.374       9.206         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_124/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   9.206         Logic Levels: 6  
                                                                                   Logic: 1.728ns(40.649%), Route: 2.523ns(59.351%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758     101.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_4      
 CLMA_274_124/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.288     104.901                          
 clock uncertainty                                      -0.150     104.751                          

 Setup time                                             -0.617     104.134                          

 Data required time                                                104.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.134                          
 Data arrival time                                                   9.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.928                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[4]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/data_out[4]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_282_128/CLK                                                          r       ms72xx_ctl/iic_dri_rx/receiv_data[4]/opit_0_inv/CLK

 CLMA_282_128/Q3                   tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_rx/receiv_data[4]/opit_0_inv/Q
                                   net (fanout=2)        0.085       4.919         ms72xx_ctl/iic_dri_rx/receiv_data [4]
 CLMS_282_129/AD                                                           f       ms72xx_ctl/iic_dri_rx/data_out[4]/opit_0/D

 Data arrival time                                                   4.919         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMS_282_129/CLK                                                          r       ms72xx_ctl/iic_dri_rx/data_out[4]/opit_0/CLK
 clock pessimism                                        -0.313       4.642                          
 clock uncertainty                                       0.000       4.642                          

 Hold time                                               0.053       4.695                          

 Data required time                                                  4.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.695                          
 Data arrival time                                                   4.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.224                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/receiv_data[7]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/data_out[7]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_274_104/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[7]/opit_0_inv/CLK

 CLMA_274_104/Q3                   tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_tx/receiv_data[7]/opit_0_inv/Q
                                   net (fanout=1)        0.085       4.919         ms72xx_ctl/iic_dri_tx/receiv_data [7]
 CLMS_274_105/AD                                                           f       ms72xx_ctl/iic_dri_tx/data_out[7]/opit_0/D

 Data arrival time                                                   4.919         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMS_274_105/CLK                                                          r       ms72xx_ctl/iic_dri_tx/data_out[7]/opit_0/CLK
 clock pessimism                                        -0.313       4.642                          
 clock uncertainty                                       0.000       4.642                          

 Hold time                                               0.053       4.695                          

 Data required time                                                  4.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.695                          
 Data arrival time                                                   4.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.224                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[5]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/data_out[5]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_282_128/CLK                                                          r       ms72xx_ctl/iic_dri_rx/receiv_data[5]/opit_0_inv/CLK

 CLMA_282_128/Q2                   tco                   0.224       4.837 f       ms72xx_ctl/iic_dri_rx/receiv_data[5]/opit_0_inv/Q
                                   net (fanout=2)        0.085       4.922         ms72xx_ctl/iic_dri_rx/receiv_data [5]
 CLMS_282_129/CD                                                           f       ms72xx_ctl/iic_dri_rx/data_out[5]/opit_0/D

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMS_282_129/CLK                                                          r       ms72xx_ctl/iic_dri_rx/data_out[5]/opit_0/CLK
 clock pessimism                                        -0.313       4.642                          
 clock uncertainty                                       0.000       4.642                          

 Hold time                                               0.053       4.695                          

 Data required time                                                  4.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.695                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMS_222_13/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_222_13/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.544       5.789         coms1_reg_config/clock_20k_cnt [4]
 CLMA_222_12/Y0                    td                    0.285       6.074 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.438       6.512         coms1_reg_config/_N842
 CLMS_222_21/Y3                    td                    0.210       6.722 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.427       7.149         coms1_reg_config/N8
                                   td                    0.474       7.623 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.623         coms1_reg_config/_N7337
 CLMS_222_13/COUT                  td                    0.058       7.681 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.681         coms1_reg_config/_N7339
                                   td                    0.058       7.739 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.739         coms1_reg_config/_N7341
 CLMS_222_17/COUT                  td                    0.058       7.797 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.797         coms1_reg_config/_N7343
 CLMS_222_21/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.797         Logic Levels: 4  
                                                                                   Logic: 1.431ns(50.387%), Route: 1.409ns(49.613%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      41.927         _N35             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_9      
 CLMS_222_21/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.170      44.608                          

 Data required time                                                 44.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.608                          
 Data arrival time                                                   7.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.811                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMS_222_13/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_222_13/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.544       5.789         coms1_reg_config/clock_20k_cnt [4]
 CLMA_222_12/Y0                    td                    0.285       6.074 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.438       6.512         coms1_reg_config/_N842
 CLMS_222_21/Y3                    td                    0.210       6.722 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.427       7.149         coms1_reg_config/N8
                                   td                    0.474       7.623 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.623         coms1_reg_config/_N7337
 CLMS_222_13/COUT                  td                    0.058       7.681 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.681         coms1_reg_config/_N7339
                                   td                    0.058       7.739 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.739         coms1_reg_config/_N7341
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.739         Logic Levels: 3  
                                                                                   Logic: 1.373ns(49.353%), Route: 1.409ns(50.647%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      41.927         _N35             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_9      
 CLMS_222_17/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.167      44.611                          

 Data required time                                                 44.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.611                          
 Data arrival time                                                   7.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.872                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMS_222_13/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_222_13/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.544       5.789         coms1_reg_config/clock_20k_cnt [4]
 CLMA_222_12/Y0                    td                    0.285       6.074 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.438       6.512         coms1_reg_config/_N842
 CLMS_222_21/Y3                    td                    0.210       6.722 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.427       7.149         coms1_reg_config/N8
                                   td                    0.474       7.623 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.623         coms1_reg_config/_N7337
 CLMS_222_13/COUT                  td                    0.058       7.681 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.681         coms1_reg_config/_N7339
 CLMS_222_17/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.681         Logic Levels: 3  
                                                                                   Logic: 1.315ns(48.275%), Route: 1.409ns(51.725%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      41.927         _N35             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_9      
 CLMS_222_17/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.170      44.608                          

 Data required time                                                 44.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.608                          
 Data arrival time                                                   7.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.927                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_9      
 CLMS_222_21/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMS_222_21/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [9]
 CLMS_222_21/A1                                                            f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMS_222_21/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_9      
 CLMA_222_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_16/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.086       4.923         coms1_reg_config/clock_20k_cnt [0]
 CLMA_222_16/A1                                                            f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMA_222_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_9      
 CLMS_222_13/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_222_13/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.086       4.923         coms1_reg_config/clock_20k_cnt [1]
 CLMS_222_13/A1                                                            f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMS_222_13/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.233  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.186
  Launch Clock Delay      :  6.204
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      13.225 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.225         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      13.351 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168      16.519         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      16.519 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      18.104         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.287      18.391 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       1.487      19.878         vs_in_test2      
 CLMA_194_108/Y0                   td                    0.487      20.365 r       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.256      20.621         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_109/Y0                   td                    0.210      20.831 r       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.570      21.401         fifo_rd_en_4     
                                   td                    0.477      21.878 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.878         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9490
 CLMA_186_100/Y3                   td                    0.501      22.379 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.402      22.781         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [4]
 CLMA_186_96/Y2                    td                    0.210      22.991 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[4]/gateop_perm/Z
                                   net (fanout=1)        0.547      23.538         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [4]
 CLMA_182_105/COUT                 td                    0.344      23.882 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.882         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_182_109/CIN                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  23.882         Logic Levels: 5  
                                                                                   Logic: 2.516ns(43.544%), Route: 3.262ns(56.456%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054      30.054         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.303 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.303         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.303 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.455         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.455 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      33.986         ntclkbufg_3      
 CLMA_182_109/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.251      34.237                          
 clock uncertainty                                      -0.050      34.187                          

 Setup time                                             -0.357      33.830                          

 Data required time                                                 33.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.830                          
 Data arrival time                                                  23.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.948                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.233  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.186
  Launch Clock Delay      :  6.204
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      13.225 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.225         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      13.351 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168      16.519         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      16.519 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      18.104         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.287      18.391 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       1.487      19.878         vs_in_test2      
 CLMA_194_108/Y0                   td                    0.487      20.365 r       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.256      20.621         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_109/Y0                   td                    0.210      20.831 r       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.603      21.434         fifo_rd_en_4     
 CLMA_186_100/COUT                 td                    0.507      21.941 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.941         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9492
                                   td                    0.058      21.999 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.999         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9494
 CLMA_186_104/COUT                 td                    0.058      22.057 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.057         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9496
                                   td                    0.058      22.115 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.115         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9498
 CLMA_186_108/Y2                   td                    0.271      22.386 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ/Y
                                   net (fanout=2)        0.270      22.656         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_182_108/Y0                   td                    0.487      23.143 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.607      23.750         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_182_109/B3                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                                  23.750         Logic Levels: 6  
                                                                                   Logic: 2.423ns(42.915%), Route: 3.223ns(57.085%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054      30.054         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.303 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.303         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.303 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.455         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.455 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      33.986         ntclkbufg_3      
 CLMA_182_109/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.251      34.237                          
 clock uncertainty                                      -0.050      34.187                          

 Setup time                                             -0.483      33.704                          

 Data required time                                                 33.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.704                          
 Data arrival time                                                  23.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.954                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I03
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.233  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.186
  Launch Clock Delay      :  6.204
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      13.225 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.225         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      13.351 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168      16.519         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      16.519 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      18.104         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.287      18.391 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       1.487      19.878         vs_in_test2      
 CLMA_194_108/Y0                   td                    0.487      20.365 r       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.256      20.621         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_109/Y0                   td                    0.210      20.831 r       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.603      21.434         fifo_rd_en_4     
 CLMA_186_100/COUT                 td                    0.507      21.941 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.941         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9492
                                   td                    0.058      21.999 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.999         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9494
 CLMA_186_104/COUT                 td                    0.058      22.057 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.057         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9496
 CLMA_186_108/Y0                   td                    0.269      22.326 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.404      22.730         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [9]
 CLMA_182_113/Y1                   td                    0.212      22.942 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N106_5/gateop_perm/Z
                                   net (fanout=1)        0.399      23.341         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N90128
 CLMA_182_109/A3                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I03

 Data arrival time                                                  23.341         Logic Levels: 6  
                                                                                   Logic: 2.088ns(39.870%), Route: 3.149ns(60.130%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054      30.054         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.303 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.303         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.303 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.455         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.455 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      33.986         ntclkbufg_3      
 CLMA_182_109/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.251      34.237                          
 clock uncertainty                                      -0.050      34.187                          

 Setup time                                             -0.397      33.790                          

 Data required time                                                 33.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.790                          
 Data arrival time                                                  23.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.449                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[3]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[3]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.645  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.438
  Launch Clock Delay      :  5.542
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.811      27.811         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      27.811 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      29.342         ntclkbufg_7      
 CLMA_170_96/CLK                                                           r       cmos2_8_16bit/pdata_out1[3]/opit_0/CLK

 CLMA_170_96/Q0                    tco                   0.226      29.568 r       cmos2_8_16bit/pdata_out1[3]/opit_0/Q
                                   net (fanout=1)        0.215      29.783         cmos2_8_16bit/pdata_out1 [3]
 CLMA_174_92/M2                                                            r       cmos2_8_16bit/pdata_out2[3]/opit_0/D

 Data arrival time                                                  29.783         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.247%), Route: 0.215ns(48.753%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      25.125 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.125         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      25.251 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863      31.114         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      31.462 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      31.462         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      31.462 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      33.653         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      33.653 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      35.238         ntclkbufg_3      
 CLMA_174_92/CLK                                                           r       cmos2_8_16bit/pdata_out2[3]/opit_0/CLK
 clock pessimism                                        -0.251      34.987                          
 clock uncertainty                                       0.050      35.037                          

 Hold time                                              -0.014      35.023                          

 Data required time                                                 35.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.023                          
 Data arrival time                                                  29.783                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.240                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[4]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[4]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.645  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.438
  Launch Clock Delay      :  5.542
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.811      27.811         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      27.811 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      29.342         ntclkbufg_7      
 CLMS_170_97/CLK                                                           r       cmos2_8_16bit/pdata_out1[4]/opit_0/CLK

 CLMS_170_97/Q3                    tco                   0.221      29.563 f       cmos2_8_16bit/pdata_out1[4]/opit_0/Q
                                   net (fanout=1)        0.313      29.876         cmos2_8_16bit/pdata_out1 [4]
 CLMS_174_93/AD                                                            f       cmos2_8_16bit/pdata_out2[4]/opit_0/D

 Data arrival time                                                  29.876         Logic Levels: 0  
                                                                                   Logic: 0.221ns(41.386%), Route: 0.313ns(58.614%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      25.125 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.125         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      25.251 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863      31.114         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      31.462 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      31.462         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      31.462 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      33.653         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      33.653 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      35.238         ntclkbufg_3      
 CLMS_174_93/CLK                                                           r       cmos2_8_16bit/pdata_out2[4]/opit_0/CLK
 clock pessimism                                        -0.251      34.987                          
 clock uncertainty                                       0.050      35.037                          

 Hold time                                               0.053      35.090                          

 Data required time                                                 35.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.090                          
 Data arrival time                                                  29.876                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.214                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
Endpoint    : cmos2_8_16bit/de_out2/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.645  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.438
  Launch Clock Delay      :  5.542
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.811      27.811         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      27.811 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      29.342         ntclkbufg_7      
 CLMS_166_93/CLK                                                           r       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK

 CLMS_166_93/Q1                    tco                   0.224      29.566 f       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.340      29.906         cmos2_8_16bit/de_out1
 CLMA_174_92/AD                                                            f       cmos2_8_16bit/de_out2/opit_0/D

 Data arrival time                                                  29.906         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.716%), Route: 0.340ns(60.284%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      25.125 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.125         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      25.251 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863      31.114         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      31.462 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      31.462         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      31.462 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      33.653         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      33.653 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      35.238         ntclkbufg_3      
 CLMA_174_92/CLK                                                           r       cmos2_8_16bit/de_out2/opit_0/CLK
 clock pessimism                                        -0.251      34.987                          
 clock uncertainty                                       0.050      35.037                          

 Hold time                                               0.053      35.090                          

 Data required time                                                 35.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.090                          
 Data arrival time                                                  29.906                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.184                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : y_scale_4[3]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.768  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.186
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     691.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     691.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438     693.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     693.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     695.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     695.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     696.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     697.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     697.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     697.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     699.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     699.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585     700.954         ntclkbufg_0      
 DRM_142_68/CLKA[0]                                                        r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_142_68/QA0[3]                 tco                   2.351     703.305 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QA0[3]
                                   net (fanout=3)        1.801     705.106         y_scale_reg[3]   
 CLMS_102_97/M3                                                            f       y_scale_4[3]/opit_0/D

 Data arrival time                                                 705.106         Logic Levels: 0  
                                                                                   Logic: 2.351ns(56.623%), Route: 1.801ns(43.377%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 W6                                                      0.000     690.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071     690.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047     691.318 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.318         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     691.400 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054     696.454         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249     696.703 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     696.703         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     696.703 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     698.855         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000     698.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531     700.386         ntclkbufg_3      
 CLMS_102_97/CLK                                                           r       y_scale_4[3]/opit_0/CLK
 clock pessimism                                         0.000     700.386                          
 clock uncertainty                                      -0.050     700.336                          

 Setup time                                             -0.088     700.248                          

 Data required time                                                700.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                700.248                          
 Data arrival time                                                 705.106                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.858                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : x_scale_4[9]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.768  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.186
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     691.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     691.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438     693.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     693.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     695.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     695.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     696.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     697.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     697.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     697.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     699.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     699.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585     700.954         ntclkbufg_0      
 DRM_142_4/CLKA[0]                                                         r       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_142_4/QA0[0]                  tco                   2.351     703.305 f       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[0]
                                   net (fanout=3)        1.687     704.992         x_scale_reg[9]   
 CLMA_126_77/M3                                                            f       x_scale_4[9]/opit_0/D

 Data arrival time                                                 704.992         Logic Levels: 0  
                                                                                   Logic: 2.351ns(58.222%), Route: 1.687ns(41.778%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 W6                                                      0.000     690.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071     690.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047     691.318 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.318         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     691.400 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054     696.454         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249     696.703 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     696.703         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     696.703 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     698.855         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000     698.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531     700.386         ntclkbufg_3      
 CLMA_126_77/CLK                                                           r       x_scale_4[9]/opit_0/CLK
 clock pessimism                                         0.000     700.386                          
 clock uncertainty                                      -0.050     700.336                          

 Setup time                                             -0.088     700.248                          

 Data required time                                                700.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                700.248                          
 Data arrival time                                                 704.992                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.744                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : y_scale_4[9]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.768  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.186
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     691.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     691.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438     693.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     693.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     695.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     695.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     696.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     697.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     697.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     697.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     699.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     699.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585     700.954         ntclkbufg_0      
 DRM_142_44/CLKA[0]                                                        r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_142_44/QA0[0]                 tco                   2.351     703.305 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[0]
                                   net (fanout=3)        1.565     704.870         y_scale_reg[9]   
 CLMA_110_100/M2                                                           f       y_scale_4[9]/opit_0/D

 Data arrival time                                                 704.870         Logic Levels: 0  
                                                                                   Logic: 2.351ns(60.036%), Route: 1.565ns(39.964%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 W6                                                      0.000     690.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071     690.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047     691.318 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.318         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     691.400 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054     696.454         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249     696.703 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     696.703         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     696.703 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     698.855         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000     698.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531     700.386         ntclkbufg_3      
 CLMA_110_100/CLK                                                          r       y_scale_4[9]/opit_0/CLK
 clock pessimism                                         0.000     700.386                          
 clock uncertainty                                      -0.050     700.336                          

 Setup time                                             -0.088     700.248                          

 Data required time                                                700.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                700.248                          
 Data arrival time                                                 704.870                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.622                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[10]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_V_NUM_4[10]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.438
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1191.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1191.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395    1193.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000    1193.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1195.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1195.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1196.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1196.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1196.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1196.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1198.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1198.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531    1200.386         ntclkbufg_0      
 CLMA_126_109/CLK                                                          r       u_key_config/v_num_reg[10]/opit_0_inv_A2Q21/CLK

 CLMA_126_109/Q1                   tco                   0.229    1200.615 r       u_key_config/v_num_reg[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.338    1200.953         TARGET_V_NUM_reg[10]
 CLMA_122_100/M2                                                           r       TARGET_V_NUM_4[10]/opit_0/D

 Data arrival time                                                1200.953         Logic Levels: 0  
                                                                                   Logic: 0.229ns(40.388%), Route: 0.338ns(59.612%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 W6                                                      0.000    1190.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071    1190.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254    1191.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126    1191.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863    1197.314         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348    1197.662 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1197.662         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000    1197.662 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    1199.853         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000    1199.853 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585    1201.438         ntclkbufg_3      
 CLMA_122_100/CLK                                                          r       TARGET_V_NUM_4[10]/opit_0/CLK
 clock pessimism                                         0.000    1201.438                          
 clock uncertainty                                       0.050    1201.488                          

 Hold time                                              -0.014    1201.474                          

 Data required time                                               1201.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1201.474                          
 Data arrival time                                                1200.953                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.521                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_V_NUM_4[2]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.438
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1191.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1191.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395    1193.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000    1193.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1195.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1195.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1196.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1196.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1196.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1196.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1198.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1198.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531    1200.386         ntclkbufg_0      
 CLMA_126_101/CLK                                                          r       u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/CLK

 CLMA_126_101/Q1                   tco                   0.229    1200.615 r       u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.343    1200.958         TARGET_V_NUM_reg[2]
 CLMS_118_97/M0                                                            r       TARGET_V_NUM_4[2]/opit_0/D

 Data arrival time                                                1200.958         Logic Levels: 0  
                                                                                   Logic: 0.229ns(40.035%), Route: 0.343ns(59.965%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 W6                                                      0.000    1190.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071    1190.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254    1191.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126    1191.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863    1197.314         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348    1197.662 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1197.662         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000    1197.662 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    1199.853         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000    1199.853 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585    1201.438         ntclkbufg_3      
 CLMS_118_97/CLK                                                           r       TARGET_V_NUM_4[2]/opit_0/CLK
 clock pessimism                                         0.000    1201.438                          
 clock uncertainty                                       0.050    1201.488                          

 Hold time                                              -0.014    1201.474                          

 Data required time                                               1201.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1201.474                          
 Data arrival time                                                1200.958                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.516                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[2]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_H_NUM_4[1]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.438
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1191.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1191.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395    1193.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000    1193.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1195.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1195.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1196.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1196.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1196.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1196.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1198.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1198.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531    1200.386         ntclkbufg_0      
 CLMA_138_88/CLK                                                           r       u_key_config/h_num_reg[2]/opit_0_inv_A2Q21/CLK

 CLMA_138_88/Q0                    tco                   0.226    1200.612 r       u_key_config/h_num_reg[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=7)        0.375    1200.987         TARGET_H_NUM_reg[1]
 CLMS_134_73/M2                                                            r       TARGET_H_NUM_4[1]/opit_0/D

 Data arrival time                                                1200.987         Logic Levels: 0  
                                                                                   Logic: 0.226ns(37.604%), Route: 0.375ns(62.396%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 W6                                                      0.000    1190.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071    1190.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254    1191.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126    1191.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863    1197.314         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348    1197.662 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1197.662         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000    1197.662 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    1199.853         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000    1199.853 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585    1201.438         ntclkbufg_3      
 CLMS_134_73/CLK                                                           r       TARGET_H_NUM_4[1]/opit_0/CLK
 clock pessimism                                         0.000    1201.438                          
 clock uncertainty                                       0.050    1201.488                          

 Hold time                                              -0.014    1201.474                          

 Data required time                                               1201.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1201.474                          
 Data arrival time                                                1200.987                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.487                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.186
  Launch Clock Delay      :  11.438
  Clock Pessimism Removal :  1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863       7.314         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.662 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.662         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.662 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.853         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.853 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.438         ntclkbufg_3      
 CLMS_158_97/CLK                                                           r       scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/CLK

 CLMS_158_97/Q3                    tco                   0.288      11.726 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Q
                                   net (fanout=2)        0.546      12.272         scaler_4/ram_fifo_ctrl_inst/cnt_row [4]
 CLMS_158_97/COUT                  td                    0.348      12.620 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      12.620         scaler_4/ram_fifo_ctrl_inst/_N10021
                                   td                    0.058      12.678 r       scaler_4/ram_fifo_ctrl_inst/N1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.678         scaler_4/ram_fifo_ctrl_inst/_N10023
 CLMS_158_101/Y2                   td                    0.271      12.949 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[7]/opit_0_A2Q0/Y0
                                   net (fanout=3)        0.755      13.704         scaler_4/ram_fifo_ctrl_inst/current_row [7]
 CLMA_158_100/COUT                 td                    0.515      14.219 r       scaler_4/ram_fifo_ctrl_inst/N63.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.219         scaler_4/ram_fifo_ctrl_inst/N63.co [6]
 CLMA_158_104/Y1                   td                    0.498      14.717 r       scaler_4/ram_fifo_ctrl_inst/N63.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.804      15.521         scaler_4/ram_fifo_ctrl_inst/N63
 CLMA_194_109/Y0                   td                    0.341      15.862 f       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.554      16.416         fifo_rd_en_4     
                                   td                    0.477      16.893 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.893         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9490
 CLMA_186_100/Y3                   td                    0.501      17.394 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.402      17.796         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [4]
 CLMA_186_96/Y2                    td                    0.210      18.006 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[4]/gateop_perm/Z
                                   net (fanout=1)        0.547      18.553         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [4]
 CLMA_182_105/COUT                 td                    0.344      18.897 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.897         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_182_109/CIN                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  18.897         Logic Levels: 8  
                                                                                   Logic: 3.851ns(51.629%), Route: 3.608ns(48.371%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054      30.054         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.303 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.303         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.303 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.455         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.455 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      33.986         ntclkbufg_3      
 CLMA_182_109/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         1.198      35.184                          
 clock uncertainty                                      -0.050      35.134                          

 Setup time                                             -0.357      34.777                          

 Data required time                                                 34.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.777                          
 Data arrival time                                                  18.897                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.880                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.186
  Launch Clock Delay      :  11.438
  Clock Pessimism Removal :  1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863       7.314         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.662 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.662         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.662 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.853         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.853 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.438         ntclkbufg_3      
 CLMS_158_97/CLK                                                           r       scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/CLK

 CLMS_158_97/Q3                    tco                   0.288      11.726 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Q
                                   net (fanout=2)        0.546      12.272         scaler_4/ram_fifo_ctrl_inst/cnt_row [4]
 CLMS_158_97/COUT                  td                    0.348      12.620 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      12.620         scaler_4/ram_fifo_ctrl_inst/_N10021
                                   td                    0.058      12.678 r       scaler_4/ram_fifo_ctrl_inst/N1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.678         scaler_4/ram_fifo_ctrl_inst/_N10023
 CLMS_158_101/Y2                   td                    0.271      12.949 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[7]/opit_0_A2Q0/Y0
                                   net (fanout=3)        0.755      13.704         scaler_4/ram_fifo_ctrl_inst/current_row [7]
 CLMA_158_100/COUT                 td                    0.515      14.219 r       scaler_4/ram_fifo_ctrl_inst/N63.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.219         scaler_4/ram_fifo_ctrl_inst/N63.co [6]
 CLMA_158_104/Y1                   td                    0.498      14.717 r       scaler_4/ram_fifo_ctrl_inst/N63.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.804      15.521         scaler_4/ram_fifo_ctrl_inst/N63
 CLMA_194_109/Y0                   td                    0.320      15.841 r       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.603      16.444         fifo_rd_en_4     
 CLMA_186_100/COUT                 td                    0.507      16.951 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.951         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9492
                                   td                    0.058      17.009 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.009         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9494
 CLMA_186_104/COUT                 td                    0.058      17.067 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.067         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9496
                                   td                    0.058      17.125 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.125         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9498
 CLMA_186_108/Y2                   td                    0.271      17.396 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ/Y
                                   net (fanout=2)        0.270      17.666         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_182_108/Y0                   td                    0.487      18.153 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.607      18.760         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_182_109/B3                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                                  18.760         Logic Levels: 9  
                                                                                   Logic: 3.737ns(51.038%), Route: 3.585ns(48.962%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054      30.054         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.303 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.303         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.303 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.455         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.455 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      33.986         ntclkbufg_3      
 CLMA_182_109/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         1.198      35.184                          
 clock uncertainty                                      -0.050      35.134                          

 Setup time                                             -0.483      34.651                          

 Data required time                                                 34.651                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.651                          
 Data arrival time                                                  18.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.891                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I03
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.186
  Launch Clock Delay      :  11.438
  Clock Pessimism Removal :  1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863       7.314         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.662 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.662         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.662 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.853         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.853 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.438         ntclkbufg_3      
 CLMS_158_97/CLK                                                           r       scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/CLK

 CLMS_158_97/Q3                    tco                   0.288      11.726 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Q
                                   net (fanout=2)        0.546      12.272         scaler_4/ram_fifo_ctrl_inst/cnt_row [4]
 CLMS_158_97/COUT                  td                    0.348      12.620 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      12.620         scaler_4/ram_fifo_ctrl_inst/_N10021
                                   td                    0.058      12.678 r       scaler_4/ram_fifo_ctrl_inst/N1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.678         scaler_4/ram_fifo_ctrl_inst/_N10023
 CLMS_158_101/Y2                   td                    0.271      12.949 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[7]/opit_0_A2Q0/Y0
                                   net (fanout=3)        0.755      13.704         scaler_4/ram_fifo_ctrl_inst/current_row [7]
 CLMA_158_100/COUT                 td                    0.515      14.219 r       scaler_4/ram_fifo_ctrl_inst/N63.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.219         scaler_4/ram_fifo_ctrl_inst/N63.co [6]
 CLMA_158_104/Y1                   td                    0.498      14.717 r       scaler_4/ram_fifo_ctrl_inst/N63.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.804      15.521         scaler_4/ram_fifo_ctrl_inst/N63
 CLMA_194_109/Y0                   td                    0.320      15.841 r       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.603      16.444         fifo_rd_en_4     
 CLMA_186_100/COUT                 td                    0.507      16.951 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.951         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9492
                                   td                    0.058      17.009 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.009         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9494
 CLMA_186_104/COUT                 td                    0.058      17.067 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.067         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9496
 CLMA_186_108/Y0                   td                    0.269      17.336 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.404      17.740         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [9]
 CLMA_182_113/Y1                   td                    0.212      17.952 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N106_5/gateop_perm/Z
                                   net (fanout=1)        0.399      18.351         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N90128
 CLMA_182_109/A3                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I03

 Data arrival time                                                  18.351         Logic Levels: 9  
                                                                                   Logic: 3.402ns(49.212%), Route: 3.511ns(50.788%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054      30.054         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.303 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.303         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.303 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.455         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.455 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      33.986         ntclkbufg_3      
 CLMA_182_109/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         1.198      35.184                          
 clock uncertainty                                      -0.050      35.134                          

 Setup time                                             -0.397      34.737                          

 Data required time                                                 34.737                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.737                          
 Data arrival time                                                  18.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.386                          
====================================================================================================

====================================================================================================

Startpoint  : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.438
  Launch Clock Delay      :  10.186
  Clock Pessimism Removal :  -1.223

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054       6.254         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.503 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.503         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.503 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.655         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       8.655 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      10.186         ntclkbufg_3      
 CLMS_174_117/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMS_174_117/Q0                   tco                   0.226      10.412 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.100      10.512         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMA_174_116/M0                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                  10.512         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.325%), Route: 0.100ns(30.675%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863       7.314         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.662 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.662         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.662 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.853         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.853 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.438         ntclkbufg_3      
 CLMA_174_116/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                        -1.223      10.215                          
 clock uncertainty                                       0.000      10.215                          

 Hold time                                              -0.014      10.201                          

 Data required time                                                 10.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.201                          
 Data arrival time                                                  10.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.311                          
====================================================================================================

====================================================================================================

Startpoint  : image_size_down_without_fifo_4/tdata[11]/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[3]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.438
  Launch Clock Delay      :  10.186
  Clock Pessimism Removal :  -1.216

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054       6.254         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.503 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.503         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.503 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.655         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       8.655 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      10.186         ntclkbufg_3      
 CLMA_174_88/CLK                                                           r       image_size_down_without_fifo_4/tdata[11]/opit_0/CLK

 CLMA_174_88/Q3                    tco                   0.221      10.407 f       image_size_down_without_fifo_4/tdata[11]/opit_0/Q
                                   net (fanout=1)        0.312      10.719         tdata_o_4[11]    
 DRM_178_88/DA0[3]                                                         f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[3]

 Data arrival time                                                  10.719         Logic Levels: 0  
                                                                                   Logic: 0.221ns(41.463%), Route: 0.312ns(58.537%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863       7.314         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.662 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.662         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.662 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.853         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.853 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.438         ntclkbufg_3      
 DRM_178_88/CLKA[0]                                                        r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.216      10.222                          
 clock uncertainty                                       0.000      10.222                          

 Hold time                                               0.156      10.378                          

 Data required time                                                 10.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.378                          
 Data arrival time                                                  10.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : image_size_down_without_fifo_4/tdata[14]/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.438
  Launch Clock Delay      :  10.186
  Clock Pessimism Removal :  -1.216

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054       6.254         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.503 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.503         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.503 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.655         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       8.655 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      10.186         ntclkbufg_3      
 CLMA_174_88/CLK                                                           r       image_size_down_without_fifo_4/tdata[14]/opit_0/CLK

 CLMA_174_88/Q0                    tco                   0.222      10.408 f       image_size_down_without_fifo_4/tdata[14]/opit_0/Q
                                   net (fanout=1)        0.313      10.721         tdata_o_4[14]    
 DRM_178_88/DA0[6]                                                         f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                  10.721         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.495%), Route: 0.313ns(58.505%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863       7.314         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.662 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.662         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.662 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.853         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.853 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.438         ntclkbufg_3      
 DRM_178_88/CLKA[0]                                                        r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.216      10.222                          
 clock uncertainty                                       0.000      10.222                          

 Hold time                                               0.156      10.378                          

 Data required time                                                 10.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.378                          
 Data arrival time                                                  10.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.186
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.287   11405.242 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.397   11405.639         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468   11406.107 r       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.546   11406.653         _N86406          
 CLMS_198_105/Y0                   td                    0.285   11406.938 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.419   11407.357         nt_rstn_out      
 CLMA_194_108/Y0                   td                    0.210   11407.567 r       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.256   11407.823         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_109/Y0                   td                    0.210   11408.033 r       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.570   11408.603         fifo_rd_en_4     
                                   td                    0.477   11409.080 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.080         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9490
 CLMA_186_100/Y3                   td                    0.501   11409.581 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.402   11409.983         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [4]
 CLMA_186_96/Y2                    td                    0.210   11410.193 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[4]/gateop_perm/Z
                                   net (fanout=1)        0.547   11410.740         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [4]
 CLMA_182_105/COUT                 td                    0.344   11411.084 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000   11411.084         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_182_109/CIN                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                               11411.084         Logic Levels: 7  
                                                                                   Logic: 2.992ns(48.817%), Route: 3.137ns(51.183%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047   11401.318 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.318         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082   11401.400 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054   11406.454         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249   11406.703 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11406.703         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11406.703 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152   11408.855         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11408.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531   11410.386         ntclkbufg_3      
 CLMA_182_109/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11410.386                          
 clock uncertainty                                      -0.050   11410.336                          

 Setup time                                             -0.357   11409.979                          

 Data required time                                              11409.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11409.979                          
 Data arrival time                                               11411.084                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.105                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.186
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.287   11405.242 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.397   11405.639         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468   11406.107 r       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.546   11406.653         _N86406          
 CLMS_198_105/Y0                   td                    0.285   11406.938 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.419   11407.357         nt_rstn_out      
 CLMA_194_108/Y0                   td                    0.210   11407.567 r       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.256   11407.823         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_109/Y0                   td                    0.210   11408.033 r       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.603   11408.636         fifo_rd_en_4     
 CLMA_186_100/COUT                 td                    0.507   11409.143 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.143         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9492
                                   td                    0.058   11409.201 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.201         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9494
 CLMA_186_104/COUT                 td                    0.058   11409.259 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.259         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9496
                                   td                    0.058   11409.317 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.317         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9498
 CLMA_186_108/Y2                   td                    0.271   11409.588 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ/Y
                                   net (fanout=2)        0.270   11409.858         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_182_108/Y0                   td                    0.487   11410.345 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.607   11410.952         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_182_109/B3                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                               11410.952         Logic Levels: 8  
                                                                                   Logic: 2.899ns(48.341%), Route: 3.098ns(51.659%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047   11401.318 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.318         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082   11401.400 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054   11406.454         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249   11406.703 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11406.703         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11406.703 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152   11408.855         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11408.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531   11410.386         ntclkbufg_3      
 CLMA_182_109/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11410.386                          
 clock uncertainty                                      -0.050   11410.336                          

 Setup time                                             -0.483   11409.853                          

 Data required time                                              11409.853                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11409.853                          
 Data arrival time                                               11410.952                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.099                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I03
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.186
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.287   11405.242 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.397   11405.639         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468   11406.107 r       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.546   11406.653         _N86406          
 CLMS_198_105/Y0                   td                    0.285   11406.938 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.419   11407.357         nt_rstn_out      
 CLMA_194_108/Y0                   td                    0.210   11407.567 r       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.256   11407.823         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_109/Y0                   td                    0.210   11408.033 r       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.603   11408.636         fifo_rd_en_4     
 CLMA_186_100/COUT                 td                    0.507   11409.143 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.143         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9492
                                   td                    0.058   11409.201 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.201         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9494
 CLMA_186_104/COUT                 td                    0.058   11409.259 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.259         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9496
 CLMA_186_108/Y0                   td                    0.269   11409.528 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.404   11409.932         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [9]
 CLMA_182_113/Y1                   td                    0.212   11410.144 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N106_5/gateop_perm/Z
                                   net (fanout=1)        0.399   11410.543         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N90128
 CLMA_182_109/A3                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I03

 Data arrival time                                               11410.543         Logic Levels: 8  
                                                                                   Logic: 2.564ns(45.884%), Route: 3.024ns(54.116%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047   11401.318 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.318         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082   11401.400 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054   11406.454         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249   11406.703 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11406.703         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11406.703 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152   11408.855         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11408.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531   11410.386         ntclkbufg_3      
 CLMA_182_109/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11410.386                          
 clock uncertainty                                      -0.050   11410.336                          

 Setup time                                             -0.397   11409.939                          

 Data required time                                              11409.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11409.939                          
 Data arrival time                                               11410.543                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.604                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : image_size_down_without_fifo_4/col_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.438
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.555       5.829         nt_rstn_out      
 CLMS_166_105/Y1                   td                    0.163       5.992 r       image_size_down_without_fifo_4/N43/gateop_perm/Z
                                   net (fanout=9)        0.311       6.303         image_size_down_without_fifo_4/N43
 CLMS_166_101/RS                                                           r       image_size_down_without_fifo_4/col_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.303         Logic Levels: 2  
                                                                                   Logic: 0.734ns(43.432%), Route: 0.956ns(56.568%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863       7.314         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.662 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.662         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.662 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.853         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.853 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.438         ntclkbufg_3      
 CLMS_166_101/CLK                                                          r       image_size_down_without_fifo_4/col_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      11.438                          
 clock uncertainty                                       0.050      11.488                          

 Hold time                                              -0.242      11.246                          

 Data required time                                                 11.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.246                          
 Data arrival time                                                   6.303                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.943                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : image_size_down_without_fifo_4/col_cnt[6]/opit_0_A2Q21/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.438
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.555       5.829         nt_rstn_out      
 CLMS_166_105/Y1                   td                    0.163       5.992 r       image_size_down_without_fifo_4/N43/gateop_perm/Z
                                   net (fanout=9)        0.311       6.303         image_size_down_without_fifo_4/N43
 CLMS_162_105/RS                                                           r       image_size_down_without_fifo_4/col_cnt[6]/opit_0_A2Q21/RS

 Data arrival time                                                   6.303         Logic Levels: 2  
                                                                                   Logic: 0.734ns(43.432%), Route: 0.956ns(56.568%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863       7.314         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.662 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.662         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.662 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.853         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.853 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.438         ntclkbufg_3      
 CLMS_162_105/CLK                                                          r       image_size_down_without_fifo_4/col_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      11.438                          
 clock uncertainty                                       0.050      11.488                          

 Hold time                                              -0.242      11.246                          

 Data required time                                                 11.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.246                          
 Data arrival time                                                   6.303                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.943                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : image_size_down_without_fifo_4/col_cnt[8]/opit_0_A2Q21/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.438
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.555       5.829         nt_rstn_out      
 CLMS_166_105/Y1                   td                    0.163       5.992 r       image_size_down_without_fifo_4/N43/gateop_perm/Z
                                   net (fanout=9)        0.311       6.303         image_size_down_without_fifo_4/N43
 CLMS_162_105/RS                                                           r       image_size_down_without_fifo_4/col_cnt[8]/opit_0_A2Q21/RS

 Data arrival time                                                   6.303         Logic Levels: 2  
                                                                                   Logic: 0.734ns(43.432%), Route: 0.956ns(56.568%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863       7.314         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.662 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.662         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.662 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.853         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.853 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.438         ntclkbufg_3      
 CLMS_162_105/CLK                                                          r       image_size_down_without_fifo_4/col_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      11.438                          
 clock uncertainty                                       0.050      11.488                          

 Hold time                                              -0.242      11.246                          

 Data required time                                                 11.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.246                          
 Data arrival time                                                   6.303                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.943                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : y_scale_1[14]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     691.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     691.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438     693.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     693.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     695.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     695.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     696.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     697.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     697.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     697.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     699.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     699.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585     700.954         ntclkbufg_0      
 DRM_142_44/CLKA[0]                                                        r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_142_44/QA0[5]                 tco                   2.351     703.305 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[5]
                                   net (fanout=4)        1.483     704.788         y_scale_reg[14]  
 CLMA_110_109/M1                                                           f       y_scale_1[14]/opit_0/D

 Data arrival time                                                 704.788         Logic Levels: 0  
                                                                                   Logic: 2.351ns(61.320%), Route: 1.483ns(38.680%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 T12                                                     0.000     690.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     690.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047     691.323 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.323         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048     691.371 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992     692.363         _N34             
 IOCKGATE_86_20/OUT                td                    0.249     692.612 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     692.612         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     692.612 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621     694.233         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     694.233 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531     695.764         ntclkbufg_2      
 CLMA_110_109/CLK                                                          r       y_scale_1[14]/opit_0/CLK
 clock pessimism                                         0.000     695.764                          
 clock uncertainty                                      -0.050     695.714                          

 Setup time                                             -0.088     695.626                          

 Data required time                                                695.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                695.626                          
 Data arrival time                                                 704.788                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.162                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : y_scale_1[13]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     691.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     691.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438     693.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     693.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     695.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     695.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     696.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     697.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     697.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     697.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     699.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     699.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585     700.954         ntclkbufg_0      
 DRM_142_44/CLKA[0]                                                        r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_142_44/QA0[4]                 tco                   2.351     703.305 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[4]
                                   net (fanout=4)        1.475     704.780         y_scale_reg[13]  
 CLMA_110_101/M1                                                           f       y_scale_1[13]/opit_0/D

 Data arrival time                                                 704.780         Logic Levels: 0  
                                                                                   Logic: 2.351ns(61.448%), Route: 1.475ns(38.552%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 T12                                                     0.000     690.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     690.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047     691.323 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.323         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048     691.371 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992     692.363         _N34             
 IOCKGATE_86_20/OUT                td                    0.249     692.612 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     692.612         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     692.612 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621     694.233         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     694.233 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531     695.764         ntclkbufg_2      
 CLMA_110_101/CLK                                                          r       y_scale_1[13]/opit_0/CLK
 clock pessimism                                         0.000     695.764                          
 clock uncertainty                                      -0.050     695.714                          

 Setup time                                             -0.088     695.626                          

 Data required time                                                695.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                695.626                          
 Data arrival time                                                 704.780                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.154                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : y_scale_1[3]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     691.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     691.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438     693.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     693.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     695.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     695.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     696.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     697.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     697.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     697.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     699.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     699.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585     700.954         ntclkbufg_0      
 DRM_142_68/CLKA[0]                                                        r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_142_68/QA0[3]                 tco                   2.351     703.305 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QA0[3]
                                   net (fanout=3)        1.362     704.667         y_scale_reg[3]   
 CLMS_98_89/M0                                                             f       y_scale_1[3]/opit_0/D

 Data arrival time                                                 704.667         Logic Levels: 0  
                                                                                   Logic: 2.351ns(63.318%), Route: 1.362ns(36.682%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 T12                                                     0.000     690.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     690.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047     691.323 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.323         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048     691.371 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992     692.363         _N34             
 IOCKGATE_86_20/OUT                td                    0.249     692.612 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     692.612         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     692.612 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621     694.233         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     694.233 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531     695.764         ntclkbufg_2      
 CLMS_98_89/CLK                                                            r       y_scale_1[3]/opit_0/CLK
 clock pessimism                                         0.000     695.764                          
 clock uncertainty                                      -0.050     695.714                          

 Setup time                                             -0.088     695.626                          

 Data required time                                                695.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                695.626                          
 Data arrival time                                                 704.667                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.041                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_V_NUM_1[2]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1191.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1191.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395    1193.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000    1193.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1195.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1195.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1196.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1196.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1196.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1196.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1198.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1198.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531    1200.386         ntclkbufg_0      
 CLMA_126_101/CLK                                                          r       u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/CLK

 CLMA_126_101/Q1                   tco                   0.229    1200.615 r       u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.357    1200.972         TARGET_V_NUM_reg[2]
 CLMS_122_97/M3                                                            r       TARGET_V_NUM_1[2]/opit_0/D

 Data arrival time                                                1200.972         Logic Levels: 0  
                                                                                   Logic: 0.229ns(39.078%), Route: 0.357ns(60.922%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 T12                                                     0.000    1190.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076    1190.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254    1191.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076    1191.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010    1192.416         _N34             
 IOCKGATE_86_20/OUT                td                    0.348    1192.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1192.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000    1192.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650    1194.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000    1194.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585    1195.999         ntclkbufg_2      
 CLMS_122_97/CLK                                                           r       TARGET_V_NUM_1[2]/opit_0/CLK
 clock pessimism                                         0.000    1195.999                          
 clock uncertainty                                       0.050    1196.049                          

 Hold time                                              -0.014    1196.035                          

 Data required time                                               1196.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1196.035                          
 Data arrival time                                                1200.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.937                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[8]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_V_NUM_1[7]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1191.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1191.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395    1193.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000    1193.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1195.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1195.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1196.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1196.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1196.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1196.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1198.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1198.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531    1200.386         ntclkbufg_0      
 CLMA_126_105/CLK                                                          r       u_key_config/v_num_reg[8]/opit_0_inv_A2Q21/CLK

 CLMA_126_105/Q2                   tco                   0.228    1200.614 r       u_key_config/v_num_reg[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.379    1200.993         TARGET_V_NUM_reg[7]
 CLMS_114_105/M1                                                           r       TARGET_V_NUM_1[7]/opit_0/D

 Data arrival time                                                1200.993         Logic Levels: 0  
                                                                                   Logic: 0.228ns(37.562%), Route: 0.379ns(62.438%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 T12                                                     0.000    1190.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076    1190.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254    1191.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076    1191.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010    1192.416         _N34             
 IOCKGATE_86_20/OUT                td                    0.348    1192.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1192.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000    1192.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650    1194.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000    1194.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585    1195.999         ntclkbufg_2      
 CLMS_114_105/CLK                                                          r       TARGET_V_NUM_1[7]/opit_0/CLK
 clock pessimism                                         0.000    1195.999                          
 clock uncertainty                                       0.050    1196.049                          

 Hold time                                              -0.014    1196.035                          

 Data required time                                               1196.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1196.035                          
 Data arrival time                                                1200.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.958                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[10]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_V_NUM_1[10]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1191.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1191.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395    1193.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000    1193.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1195.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1195.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1196.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1196.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1196.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1196.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1198.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1198.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531    1200.386         ntclkbufg_0      
 CLMA_126_109/CLK                                                          r       u_key_config/v_num_reg[10]/opit_0_inv_A2Q21/CLK

 CLMA_126_109/Q1                   tco                   0.224    1200.610 f       u_key_config/v_num_reg[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.383    1200.993         TARGET_V_NUM_reg[10]
 CLMS_118_105/M3                                                           f       TARGET_V_NUM_1[10]/opit_0/D

 Data arrival time                                                1200.993         Logic Levels: 0  
                                                                                   Logic: 0.224ns(36.903%), Route: 0.383ns(63.097%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 T12                                                     0.000    1190.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076    1190.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254    1191.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076    1191.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010    1192.416         _N34             
 IOCKGATE_86_20/OUT                td                    0.348    1192.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1192.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000    1192.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650    1194.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000    1194.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585    1195.999         ntclkbufg_2      
 CLMS_118_105/CLK                                                          r       TARGET_V_NUM_1[10]/opit_0/CLK
 clock pessimism                                         0.000    1195.999                          
 clock uncertainty                                       0.050    1196.049                          

 Hold time                                              -0.024    1196.025                          

 Data required time                                               1196.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1196.025                          
 Data arrival time                                                1200.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.968                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      13.230 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.230         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      13.306 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530      15.836         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      15.836 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      17.421         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.287      17.708 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       1.765      19.473         vs_in_test       
 CLMA_194_104/Y3                   td                    0.303      19.776 r       N65/gateop_perm/Z
                                   net (fanout=1)        0.124      19.900         N65              
 CLMA_194_105/Y3                   td                    0.210      20.110 r       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       1.038      21.148         fifo_rd_en_1     
                                   td                    0.477      21.625 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.625         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8823
 CLMA_186_76/COUT                  td                    0.058      21.683 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.683         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8825
 CLMA_186_80/Y1                    td                    0.498      22.181 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.568      22.749         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
 CLMA_182_69/Y2                    td                    0.492      23.241 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/gateop_perm/Z
                                   net (fanout=1)        0.098      23.339         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
 CLMA_182_69/B1                                                            f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11

 Data arrival time                                                  23.339         Logic Levels: 5  
                                                                                   Logic: 2.325ns(39.287%), Route: 3.593ns(60.713%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N34             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 CLMA_182_69/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.249      29.613                          
 clock uncertainty                                      -0.050      29.563                          

 Setup time                                             -0.324      29.239                          

 Data required time                                                 29.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.239                          
 Data arrival time                                                  23.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.900                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      13.230 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.230         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      13.306 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530      15.836         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      15.836 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      17.421         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.287      17.708 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       1.765      19.473         vs_in_test       
 CLMA_194_104/Y3                   td                    0.303      19.776 r       N65/gateop_perm/Z
                                   net (fanout=1)        0.124      19.900         N65              
 CLMA_194_105/Y3                   td                    0.210      20.110 r       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       1.038      21.148         fifo_rd_en_1     
                                   td                    0.477      21.625 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.625         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8823
 CLMA_186_76/Y2                    td                    0.271      21.896 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.491      22.387         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [7]
 CLMA_182_60/Y0                    td                    0.210      22.597 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[7]/gateop_perm/Z
                                   net (fanout=1)        0.121      22.718         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_182_61/COUT                  td                    0.515      23.233 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.233         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_182_69/CIN                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  23.233         Logic Levels: 5  
                                                                                   Logic: 2.273ns(39.109%), Route: 3.539ns(60.891%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N34             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 CLMA_182_69/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.249      29.613                          
 clock uncertainty                                      -0.050      29.563                          

 Setup time                                             -0.357      29.206                          

 Data required time                                                 29.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.206                          
 Data arrival time                                                  23.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.973                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      13.230 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.230         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      13.306 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530      15.836         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      15.836 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      17.421         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.287      17.708 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       1.765      19.473         vs_in_test       
 CLMA_194_104/Y3                   td                    0.303      19.776 r       N65/gateop_perm/Z
                                   net (fanout=1)        0.124      19.900         N65              
 CLMA_194_105/Y3                   td                    0.210      20.110 r       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       1.038      21.148         fifo_rd_en_1     
                                   td                    0.477      21.625 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.625         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8823
 CLMA_186_76/COUT                  td                    0.058      21.683 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.683         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8825
                                   td                    0.058      21.741 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.741         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8827
 CLMA_186_80/Y2                    td                    0.271      22.012 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.547      22.559         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_182_76/Y1                    td                    0.212      22.771 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.307      23.078         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_182_69/B3                                                            r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                                  23.078         Logic Levels: 5  
                                                                                   Logic: 1.876ns(33.162%), Route: 3.781ns(66.838%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N34             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 CLMA_182_69/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.249      29.613                          
 clock uncertainty                                      -0.050      29.563                          

 Setup time                                             -0.483      29.080                          

 Data required time                                                 29.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.080                          
 Data arrival time                                                  23.078                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.002                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[15]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[15]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      27.457         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      27.457 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      28.988         ntclkbufg_8      
 CLMA_170_52/CLK                                                           r       cmos1_8_16bit/pdata_out1[15]/opit_0/CLK

 CLMA_170_52/Q1                    tco                   0.224      29.212 f       cmos1_8_16bit/pdata_out1[15]/opit_0/Q
                                   net (fanout=1)        0.199      29.411         cmos1_8_16bit/pdata_out1 [15]
 CLMS_170_53/M1                                                            f       cmos1_8_16bit/pdata_out2[15]/opit_0/D

 Data arrival time                                                  29.411         Logic Levels: 0  
                                                                                   Logic: 0.224ns(52.955%), Route: 0.199ns(47.045%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      25.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      25.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010      26.216         _N34             
 IOCKGATE_86_20/OUT                td                    0.348      26.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650      28.214         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      28.214 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585      29.799         ntclkbufg_2      
 CLMS_170_53/CLK                                                           r       cmos1_8_16bit/pdata_out2[15]/opit_0/CLK
 clock pessimism                                        -0.249      29.550                          
 clock uncertainty                                       0.050      29.600                          

 Hold time                                              -0.024      29.576                          

 Data required time                                                 29.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.576                          
 Data arrival time                                                  29.411                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.165                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[11]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[11]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      27.457         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      27.457 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      28.988         ntclkbufg_8      
 CLMS_174_57/CLK                                                           r       cmos1_8_16bit/pdata_out1[11]/opit_0/CLK

 CLMS_174_57/Q2                    tco                   0.228      29.216 r       cmos1_8_16bit/pdata_out1[11]/opit_0/Q
                                   net (fanout=1)        0.232      29.448         cmos1_8_16bit/pdata_out1 [11]
 CLMA_174_52/M1                                                            r       cmos1_8_16bit/pdata_out2[11]/opit_0/D

 Data arrival time                                                  29.448         Logic Levels: 0  
                                                                                   Logic: 0.228ns(49.565%), Route: 0.232ns(50.435%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      25.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      25.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010      26.216         _N34             
 IOCKGATE_86_20/OUT                td                    0.348      26.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650      28.214         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      28.214 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585      29.799         ntclkbufg_2      
 CLMA_174_52/CLK                                                           r       cmos1_8_16bit/pdata_out2[11]/opit_0/CLK
 clock pessimism                                        -0.249      29.550                          
 clock uncertainty                                       0.050      29.600                          

 Hold time                                              -0.014      29.586                          

 Data required time                                                 29.586                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.586                          
 Data arrival time                                                  29.448                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.138                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[12]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[12]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      27.457         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      27.457 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      28.988         ntclkbufg_8      
 CLMS_170_45/CLK                                                           r       cmos1_8_16bit/pdata_out1[12]/opit_0/CLK

 CLMS_170_45/Q1                    tco                   0.224      29.212 f       cmos1_8_16bit/pdata_out1[12]/opit_0/Q
                                   net (fanout=1)        0.313      29.525         cmos1_8_16bit/pdata_out1 [12]
 CLMS_170_49/CD                                                            f       cmos1_8_16bit/pdata_out2[12]/opit_0/D

 Data arrival time                                                  29.525         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.713%), Route: 0.313ns(58.287%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      25.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      25.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010      26.216         _N34             
 IOCKGATE_86_20/OUT                td                    0.348      26.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650      28.214         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      28.214 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585      29.799         ntclkbufg_2      
 CLMS_170_49/CLK                                                           r       cmos1_8_16bit/pdata_out2[12]/opit_0/CLK
 clock pessimism                                        -0.249      29.550                          
 clock uncertainty                                       0.050      29.600                          

 Hold time                                               0.053      29.653                          

 Data required time                                                 29.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.653                          
 Data arrival time                                                  29.525                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.128                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_1/ram_fifo_ctrl_inst/cnt_row[0]/opit_0_L5Q_perm/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N34             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMA_198_104/CLK                                                          r       scaler_1/ram_fifo_ctrl_inst/cnt_row[0]/opit_0_L5Q_perm/CLK

 CLMA_198_104/Q3                   tco                   0.288       6.287 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.836       7.123         scaler_1/ram_fifo_ctrl_inst/cnt_row [0]
                                   td                    0.234       7.357 f       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.357         scaler_1/ram_fifo_ctrl_inst/_N10051
 CLMA_186_88/COUT                  td                    0.058       7.415 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       7.415         scaler_1/ram_fifo_ctrl_inst/_N10053
                                   td                    0.058       7.473 r       scaler_1/ram_fifo_ctrl_inst/N1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.473         scaler_1/ram_fifo_ctrl_inst/_N10055
 CLMA_186_92/Y2                    td                    0.271       7.744 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[7]/opit_0_A2Q0/Y0
                                   net (fanout=3)        0.756       8.500         scaler_1/ram_fifo_ctrl_inst/current_row [7]
 CLMA_170_88/COUT                  td                    0.515       9.015 r       scaler_1/ram_fifo_ctrl_inst/N62.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.015         scaler_1/ram_fifo_ctrl_inst/N62.co [6]
 CLMA_170_92/Y1                    td                    0.498       9.513 r       scaler_1/ram_fifo_ctrl_inst/N62.eq_4/gateop_A2/Y1
                                   net (fanout=3)        0.896      10.409         scaler_1/ram_fifo_ctrl_inst/N62
 CLMA_194_105/Y3                   td                    0.287      10.696 r       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       1.038      11.734         fifo_rd_en_1     
                                   td                    0.477      12.211 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.211         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8823
 CLMA_186_76/COUT                  td                    0.058      12.269 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.269         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8825
 CLMA_186_80/Y1                    td                    0.498      12.767 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.568      13.335         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
 CLMA_182_69/Y2                    td                    0.492      13.827 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/gateop_perm/Z
                                   net (fanout=1)        0.098      13.925         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
 CLMA_182_69/B1                                                            f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11

 Data arrival time                                                  13.925         Logic Levels: 8  
                                                                                   Logic: 3.734ns(47.111%), Route: 4.192ns(52.889%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N34             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 CLMA_182_69/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.050      29.713                          

 Setup time                                             -0.324      29.389                          

 Data required time                                                 29.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.389                          
 Data arrival time                                                  13.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.464                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_1/ram_fifo_ctrl_inst/cnt_row[0]/opit_0_L5Q_perm/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N34             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMA_198_104/CLK                                                          r       scaler_1/ram_fifo_ctrl_inst/cnt_row[0]/opit_0_L5Q_perm/CLK

 CLMA_198_104/Q3                   tco                   0.288       6.287 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.836       7.123         scaler_1/ram_fifo_ctrl_inst/cnt_row [0]
                                   td                    0.234       7.357 f       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.357         scaler_1/ram_fifo_ctrl_inst/_N10051
 CLMA_186_88/COUT                  td                    0.058       7.415 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       7.415         scaler_1/ram_fifo_ctrl_inst/_N10053
                                   td                    0.058       7.473 r       scaler_1/ram_fifo_ctrl_inst/N1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.473         scaler_1/ram_fifo_ctrl_inst/_N10055
 CLMA_186_92/Y2                    td                    0.271       7.744 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[7]/opit_0_A2Q0/Y0
                                   net (fanout=3)        0.756       8.500         scaler_1/ram_fifo_ctrl_inst/current_row [7]
 CLMA_170_88/COUT                  td                    0.515       9.015 r       scaler_1/ram_fifo_ctrl_inst/N62.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.015         scaler_1/ram_fifo_ctrl_inst/N62.co [6]
 CLMA_170_92/Y1                    td                    0.498       9.513 r       scaler_1/ram_fifo_ctrl_inst/N62.eq_4/gateop_A2/Y1
                                   net (fanout=3)        0.896      10.409         scaler_1/ram_fifo_ctrl_inst/N62
 CLMA_194_105/Y3                   td                    0.287      10.696 r       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       1.038      11.734         fifo_rd_en_1     
                                   td                    0.477      12.211 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.211         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8823
 CLMA_186_76/Y2                    td                    0.271      12.482 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.491      12.973         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [7]
 CLMA_182_60/Y0                    td                    0.210      13.183 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[7]/gateop_perm/Z
                                   net (fanout=1)        0.121      13.304         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_182_61/COUT                  td                    0.515      13.819 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.819         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_182_69/CIN                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  13.819         Logic Levels: 8  
                                                                                   Logic: 3.682ns(47.084%), Route: 4.138ns(52.916%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N34             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 CLMA_182_69/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.050      29.713                          

 Setup time                                             -0.357      29.356                          

 Data required time                                                 29.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.356                          
 Data arrival time                                                  13.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.537                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_1/ram_fifo_ctrl_inst/cnt_row[0]/opit_0_L5Q_perm/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N34             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMA_198_104/CLK                                                          r       scaler_1/ram_fifo_ctrl_inst/cnt_row[0]/opit_0_L5Q_perm/CLK

 CLMA_198_104/Q3                   tco                   0.288       6.287 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.836       7.123         scaler_1/ram_fifo_ctrl_inst/cnt_row [0]
                                   td                    0.234       7.357 f       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.357         scaler_1/ram_fifo_ctrl_inst/_N10051
 CLMA_186_88/COUT                  td                    0.058       7.415 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       7.415         scaler_1/ram_fifo_ctrl_inst/_N10053
                                   td                    0.058       7.473 r       scaler_1/ram_fifo_ctrl_inst/N1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.473         scaler_1/ram_fifo_ctrl_inst/_N10055
 CLMA_186_92/Y2                    td                    0.271       7.744 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[7]/opit_0_A2Q0/Y0
                                   net (fanout=3)        0.756       8.500         scaler_1/ram_fifo_ctrl_inst/current_row [7]
 CLMA_170_88/COUT                  td                    0.515       9.015 r       scaler_1/ram_fifo_ctrl_inst/N62.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.015         scaler_1/ram_fifo_ctrl_inst/N62.co [6]
 CLMA_170_92/Y1                    td                    0.498       9.513 r       scaler_1/ram_fifo_ctrl_inst/N62.eq_4/gateop_A2/Y1
                                   net (fanout=3)        0.896      10.409         scaler_1/ram_fifo_ctrl_inst/N62
 CLMA_194_105/Y3                   td                    0.287      10.696 r       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       1.038      11.734         fifo_rd_en_1     
                                   td                    0.477      12.211 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.211         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8823
 CLMA_186_76/COUT                  td                    0.058      12.269 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.269         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8825
                                   td                    0.058      12.327 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.327         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8827
 CLMA_186_80/Y2                    td                    0.271      12.598 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.547      13.145         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_182_76/Y1                    td                    0.212      13.357 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.307      13.664         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_182_69/B3                                                            r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                                  13.664         Logic Levels: 8  
                                                                                   Logic: 3.285ns(42.857%), Route: 4.380ns(57.143%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N34             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 CLMA_182_69/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.050      29.713                          

 Setup time                                             -0.483      29.230                          

 Data required time                                                 29.230                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.230                          
 Data arrival time                                                  13.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.566                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_1/ram_fifo_ctrl_inst/out_addr[2]/opit_0_A2Q21/CLK
Endpoint    : scaler_1/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[4]
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N34             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531       5.564         ntclkbufg_2      
 CLMS_174_37/CLK                                                           r       scaler_1/ram_fifo_ctrl_inst/out_addr[2]/opit_0_A2Q21/CLK

 CLMS_174_37/Q0                    tco                   0.222       5.786 f       scaler_1/ram_fifo_ctrl_inst/out_addr[2]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.216       6.002         scaler_1/wr_addr [1]
 DRM_178_24/ADA0[4]                                                        f       scaler_1/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[4]

 Data arrival time                                                   6.002         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.685%), Route: 0.216ns(49.315%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N34             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 DRM_178_24/CLKA[0]                                                        r       scaler_1/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Hold time                                               0.161       5.761                          

 Data required time                                                  5.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.761                          
 Data arrival time                                                   6.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : image_size_down_without_fifo_1/tdata[1]/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N34             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531       5.564         ntclkbufg_2      
 CLMA_174_44/CLK                                                           r       image_size_down_without_fifo_1/tdata[1]/opit_0/CLK

 CLMA_174_44/Q0                    tco                   0.222       5.786 f       image_size_down_without_fifo_1/tdata[1]/opit_0/Q
                                   net (fanout=1)        0.212       5.998         tdata_o_1[1]     
 DRM_178_44/DA0[1]                                                         f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                   5.998         Logic Levels: 0  
                                                                                   Logic: 0.222ns(51.152%), Route: 0.212ns(48.848%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N34             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 DRM_178_44/CLKA[0]                                                        r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Hold time                                               0.156       5.756                          

 Data required time                                                  5.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.756                          
 Data arrival time                                                   5.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_o[13]/opit_0/CLK
Endpoint    : image_size_down_without_fifo_1/tdata[2]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N34             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531       5.564         ntclkbufg_2      
 CLMA_174_44/CLK                                                           r       cmos1_8_16bit/pdata_o[13]/opit_0/CLK

 CLMA_174_44/Q3                    tco                   0.221       5.785 f       cmos1_8_16bit/pdata_o[13]/opit_0/Q
                                   net (fanout=1)        0.084       5.869         cmos1_d_16bit[13]
 CLMA_174_44/AD                                                            f       image_size_down_without_fifo_1/tdata[2]/opit_0/D

 Data arrival time                                                   5.869         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N34             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMA_174_44/CLK                                                           r       image_size_down_without_fifo_1/tdata[2]/opit_0/CLK
 clock pessimism                                        -0.435       5.564                          
 clock uncertainty                                       0.000       5.564                          

 Hold time                                               0.053       5.617                          

 Data required time                                                  5.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.617                          
 Data arrival time                                                   5.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.609  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.287   11405.242 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.397   11405.639         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468   11406.107 r       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.546   11406.653         _N86406          
 CLMS_198_105/Y0                   td                    0.285   11406.938 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.411   11407.349         nt_rstn_out      
 CLMA_194_104/Y3                   td                    0.210   11407.559 r       N65/gateop_perm/Z
                                   net (fanout=1)        0.124   11407.683         N65              
 CLMA_194_105/Y3                   td                    0.210   11407.893 r       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       1.038   11408.931         fifo_rd_en_1     
                                   td                    0.477   11409.408 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.408         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8823
 CLMA_186_76/COUT                  td                    0.058   11409.466 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.466         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8825
 CLMA_186_80/Y1                    td                    0.498   11409.964 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.568   11410.532         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
 CLMA_182_69/Y2                    td                    0.492   11411.024 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/gateop_perm/Z
                                   net (fanout=1)        0.098   11411.122         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
 CLMA_182_69/B1                                                            f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11

 Data arrival time                                               11411.122         Logic Levels: 7  
                                                                                   Logic: 2.985ns(48.403%), Route: 3.182ns(51.597%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047   11401.323 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.323         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048   11401.371 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992   11402.363         _N34             
 IOCKGATE_86_20/OUT                td                    0.249   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11402.612         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621   11404.233         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11404.233 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531   11405.764         ntclkbufg_2      
 CLMA_182_69/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11405.764                          
 clock uncertainty                                      -0.050   11405.714                          

 Setup time                                             -0.324   11405.390                          

 Data required time                                              11405.390                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11405.390                          
 Data arrival time                                               11411.122                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.732                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.609  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.287   11405.242 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.397   11405.639         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468   11406.107 r       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.546   11406.653         _N86406          
 CLMS_198_105/Y0                   td                    0.285   11406.938 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.411   11407.349         nt_rstn_out      
 CLMA_194_104/Y3                   td                    0.210   11407.559 r       N65/gateop_perm/Z
                                   net (fanout=1)        0.124   11407.683         N65              
 CLMA_194_105/Y3                   td                    0.210   11407.893 r       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       1.038   11408.931         fifo_rd_en_1     
                                   td                    0.477   11409.408 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.408         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8823
 CLMA_186_76/Y2                    td                    0.271   11409.679 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.491   11410.170         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [7]
 CLMA_182_60/Y0                    td                    0.210   11410.380 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[7]/gateop_perm/Z
                                   net (fanout=1)        0.121   11410.501         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_182_61/COUT                  td                    0.515   11411.016 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000   11411.016         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_182_69/CIN                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                               11411.016         Logic Levels: 7  
                                                                                   Logic: 2.933ns(48.391%), Route: 3.128ns(51.609%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047   11401.323 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.323         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048   11401.371 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992   11402.363         _N34             
 IOCKGATE_86_20/OUT                td                    0.249   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11402.612         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621   11404.233         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11404.233 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531   11405.764         ntclkbufg_2      
 CLMA_182_69/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11405.764                          
 clock uncertainty                                      -0.050   11405.714                          

 Setup time                                             -0.357   11405.357                          

 Data required time                                              11405.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11405.357                          
 Data arrival time                                               11411.016                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.659                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.609  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.287   11405.242 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.397   11405.639         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468   11406.107 r       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.546   11406.653         _N86406          
 CLMS_198_105/Y0                   td                    0.285   11406.938 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.411   11407.349         nt_rstn_out      
 CLMA_194_104/Y3                   td                    0.210   11407.559 r       N65/gateop_perm/Z
                                   net (fanout=1)        0.124   11407.683         N65              
 CLMA_194_105/Y3                   td                    0.210   11407.893 r       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       1.038   11408.931         fifo_rd_en_1     
                                   td                    0.477   11409.408 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.408         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8823
 CLMA_186_76/COUT                  td                    0.058   11409.466 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.466         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8825
                                   td                    0.058   11409.524 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.524         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8827
 CLMA_186_80/Y2                    td                    0.271   11409.795 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.547   11410.342         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_182_76/Y1                    td                    0.212   11410.554 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.307   11410.861         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_182_69/B3                                                            r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                               11410.861         Logic Levels: 7  
                                                                                   Logic: 2.536ns(42.939%), Route: 3.370ns(57.061%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047   11401.323 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.323         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048   11401.371 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992   11402.363         _N34             
 IOCKGATE_86_20/OUT                td                    0.249   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11402.612         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621   11404.233         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11404.233 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531   11405.764         ntclkbufg_2      
 CLMA_182_69/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11405.764                          
 clock uncertainty                                      -0.050   11405.714                          

 Setup time                                             -0.483   11405.231                          

 Data required time                                              11405.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11405.231                          
 Data arrival time                                               11410.861                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.630                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : image_size_down_without_fifo_1/col_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.114       5.388         nt_rstn_out      
 CLMS_198_105/Y3                   td                    0.337       5.725 r       image_size_down_without_fifo_1/N43/gateop_perm/Z
                                   net (fanout=9)        0.325       6.050         image_size_down_without_fifo_1/N43
 CLMA_198_108/RS                                                           r       image_size_down_without_fifo_1/col_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.050         Logic Levels: 2  
                                                                                   Logic: 0.908ns(63.187%), Route: 0.529ns(36.813%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N34             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMA_198_108/CLK                                                          r       image_size_down_without_fifo_1/col_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       5.999                          
 clock uncertainty                                       0.050       6.049                          

 Hold time                                              -0.242       5.807                          

 Data required time                                                  5.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.807                          
 Data arrival time                                                   6.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv_L5Q_perm/L4
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.331       5.605         nt_rstn_out      
 CLMA_194_104/Y3                   td                    0.156       5.761 f       N65/gateop_perm/Z
                                   net (fanout=1)        0.087       5.848         N65              
 CLMA_194_105/Y3                   td                    0.156       6.004 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.327       6.331         fifo_rd_en_1     
 CLMA_198_100/A4                                                           f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.331         Logic Levels: 3  
                                                                                   Logic: 0.883ns(51.397%), Route: 0.835ns(48.603%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N34             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMA_198_100/CLK                                                          r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.999                          
 clock uncertainty                                       0.050       6.049                          

 Hold time                                              -0.035       6.014                          

 Data required time                                                  6.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.014                          
 Data arrival time                                                   6.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : image_size_down_without_fifo_1/row_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.332       5.606         nt_rstn_out      
 CLMA_198_100/Y2                   td                    0.208       5.814 r       image_size_down_without_fifo_1/N45/gateop_perm/Z
                                   net (fanout=9)        0.347       6.161         image_size_down_without_fifo_1/N45
 CLMA_198_84/RS                                                            r       image_size_down_without_fifo_1/row_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.161         Logic Levels: 2  
                                                                                   Logic: 0.779ns(50.323%), Route: 0.769ns(49.677%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N34             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMA_198_84/CLK                                                           r       image_size_down_without_fifo_1/row_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       5.999                          
 clock uncertainty                                       0.050       6.049                          

 Hold time                                              -0.242       5.807                          

 Data required time                                                  5.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.807                          
 Data arrival time                                                   6.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_102_184/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_102_184/Q0                   tco                   0.289       5.716 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      2.033       7.749         u_DDR3_50H/ddr_rstn
 CLMA_58_109/RSCO                  td                    0.147       7.896 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.896         ntR728           
 CLMA_58_113/RSCO                  td                    0.147       8.043 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[25]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.043         ntR727           
 CLMA_58_117/RSCO                  td                    0.147       8.190 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[39]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.190         ntR726           
 CLMA_58_121/RSCO                  td                    0.147       8.337 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       8.337         ntR725           
 CLMA_58_125/RSCO                  td                    0.147       8.484 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.484         ntR724           
 CLMA_58_129/RSCO                  td                    0.147       8.631 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.631         ntR723           
 CLMA_58_133/RSCO                  td                    0.147       8.778 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][4]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.778         ntR722           
 CLMA_58_137/RSCO                  td                    0.147       8.925 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[39]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.925         ntR721           
 CLMA_58_141/RSCO                  td                    0.147       9.072 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.072         ntR720           
 CLMA_58_145/RSCO                  td                    0.147       9.219 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[38]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.219         ntR719           
 CLMA_58_149/RSCO                  td                    0.147       9.366 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.366         ntR718           
 CLMA_58_153/RSCO                  td                    0.147       9.513 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[42]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.513         ntR717           
 CLMA_58_157/RSCO                  td                    0.147       9.660 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[16]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       9.660         ntR716           
 CLMA_58_161/RSCO                  td                    0.147       9.807 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_valid/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.807         ntR715           
 CLMA_58_165/RSCO                  td                    0.147       9.954 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[41]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.954         ntR714           
 CLMA_58_169/RSCO                  td                    0.147      10.101 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.101         ntR713           
 CLMA_58_173/RSCO                  td                    0.147      10.248 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.248         ntR712           
 CLMA_58_177/RSCO                  td                    0.147      10.395 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.395         ntR711           
 CLMA_58_181/RSCO                  td                    0.147      10.542 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000      10.542         ntR710           
 CLMA_58_185/RSCO                  td                    0.147      10.689 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.689         ntR709           
 CLMA_58_193/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/RS

 Data arrival time                                                  10.689         Logic Levels: 20 
                                                                                   Logic: 3.229ns(61.365%), Route: 2.033ns(38.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      23.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_58_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                  10.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.652                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_102_184/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_102_184/Q0                   tco                   0.289       5.716 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      2.033       7.749         u_DDR3_50H/ddr_rstn
 CLMA_58_109/RSCO                  td                    0.147       7.896 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.896         ntR728           
 CLMA_58_113/RSCO                  td                    0.147       8.043 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[25]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.043         ntR727           
 CLMA_58_117/RSCO                  td                    0.147       8.190 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[39]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.190         ntR726           
 CLMA_58_121/RSCO                  td                    0.147       8.337 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       8.337         ntR725           
 CLMA_58_125/RSCO                  td                    0.147       8.484 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.484         ntR724           
 CLMA_58_129/RSCO                  td                    0.147       8.631 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.631         ntR723           
 CLMA_58_133/RSCO                  td                    0.147       8.778 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][4]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.778         ntR722           
 CLMA_58_137/RSCO                  td                    0.147       8.925 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[39]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.925         ntR721           
 CLMA_58_141/RSCO                  td                    0.147       9.072 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.072         ntR720           
 CLMA_58_145/RSCO                  td                    0.147       9.219 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[38]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.219         ntR719           
 CLMA_58_149/RSCO                  td                    0.147       9.366 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.366         ntR718           
 CLMA_58_153/RSCO                  td                    0.147       9.513 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[42]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.513         ntR717           
 CLMA_58_157/RSCO                  td                    0.147       9.660 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[16]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       9.660         ntR716           
 CLMA_58_161/RSCO                  td                    0.147       9.807 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_valid/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.807         ntR715           
 CLMA_58_165/RSCO                  td                    0.147       9.954 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[41]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.954         ntR714           
 CLMA_58_169/RSCO                  td                    0.147      10.101 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.101         ntR713           
 CLMA_58_173/RSCO                  td                    0.147      10.248 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.248         ntR712           
 CLMA_58_177/RSCO                  td                    0.147      10.395 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.395         ntR711           
 CLMA_58_181/RSCO                  td                    0.147      10.542 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000      10.542         ntR710           
 CLMA_58_185/RSCO                  td                    0.147      10.689 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.689         ntR709           
 CLMA_58_193/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.689         Logic Levels: 20 
                                                                                   Logic: 3.229ns(61.365%), Route: 2.033ns(38.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      23.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_58_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                  10.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.652                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_102_184/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_102_184/Q0                   tco                   0.287       5.714 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      1.709       7.423         u_DDR3_50H/ddr_rstn
 CLMA_38_224/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   7.423         Logic Levels: 0  
                                                                                   Logic: 0.287ns(14.379%), Route: 1.709ns(85.621%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      23.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_38_224/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                          -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   7.423                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_102_184/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_102_184/Q0                   tco                   0.222       5.317 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      0.465       5.782         u_DDR3_50H/ddr_rstn
 CLMA_90_180/RSCO                  td                    0.105       5.887 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.887         ntR707           
 CLMA_90_184/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.887         Logic Levels: 1  
                                                                                   Logic: 0.327ns(41.288%), Route: 0.465ns(58.712%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_90_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_102_184/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_102_184/Q0                   tco                   0.222       5.317 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      0.465       5.782         u_DDR3_50H/ddr_rstn
 CLMA_90_180/RSCO                  td                    0.105       5.887 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.887         ntR707           
 CLMA_90_184/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.887         Logic Levels: 1  
                                                                                   Logic: 0.327ns(41.288%), Route: 0.465ns(58.712%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_90_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_102_184/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_102_184/Q0                   tco                   0.222       5.317 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      0.465       5.782         u_DDR3_50H/ddr_rstn
 CLMA_90_180/RSCO                  td                    0.105       5.887 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.887         ntR707           
 CLMA_90_184/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.887         Logic Levels: 1  
                                                                                   Logic: 0.327ns(41.288%), Route: 0.465ns(58.712%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_90_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_46_197/Q1                    tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=650)      1.891      13.136         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_88/RSCO                   td                    0.147      13.283 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      13.283         ntR1030          
 CLMA_30_92/RSCO                   td                    0.147      13.430 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      13.430         ntR1029          
 CLMA_30_96/RSCO                   td                    0.147      13.577 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.577         ntR1028          
 CLMA_30_100/RSCO                  td                    0.147      13.724 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      13.724         ntR1027          
 CLMA_30_104/RSCO                  td                    0.147      13.871 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.871         ntR1026          
 CLMA_30_108/RSCO                  td                    0.147      14.018 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.018         ntR1025          
 CLMA_30_112/RSCO                  td                    0.147      14.165 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.165         ntR1024          
 CLMA_30_116/RSCO                  td                    0.147      14.312 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.312         ntR1023          
 CLMA_30_120/RSCO                  td                    0.147      14.459 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.459         ntR1022          
 CLMA_30_124/RSCO                  td                    0.147      14.606 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      14.606         ntR1021          
 CLMA_30_128/RSCO                  td                    0.147      14.753 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000      14.753         ntR1020          
 CLMA_30_132/RSCO                  td                    0.147      14.900 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.900         ntR1019          
 CLMA_30_136/RSCO                  td                    0.147      15.047 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.047         ntR1018          
 CLMA_30_140/RSCO                  td                    0.147      15.194 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.194         ntR1017          
 CLMA_30_144/RSCO                  td                    0.147      15.341 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_7/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      15.341         ntR1016          
 CLMA_30_148/RSCO                  td                    0.147      15.488 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[2]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      15.488         ntR1015          
 CLMA_30_152/RSCO                  td                    0.147      15.635 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      15.635         ntR1014          
 CLMA_30_156/RSCO                  td                    0.147      15.782 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      15.782         ntR1013          
 CLMA_30_160/RSCO                  td                    0.147      15.929 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_success/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.929         ntR1012          
 CLMA_30_164/RSCO                  td                    0.147      16.076 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_12/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      16.076         ntR1011          
 CLMA_30_168/RSCO                  td                    0.147      16.223 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rddata_cal/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.223         ntR1010          
 CLMA_30_172/RSCO                  td                    0.147      16.370 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.370         ntR1009          
 CLMA_30_176/RSCO                  td                    0.147      16.517 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.517         ntR1008          
 CLMA_30_180/RSCO                  td                    0.147      16.664 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[84]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.664         ntR1007          
 CLMA_30_184/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  16.664         Logic Levels: 24 
                                                                                   Logic: 3.819ns(66.883%), Route: 1.891ns(33.117%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531      20.386         ntclkbufg_0      
 CLMA_30_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.904                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_46_197/Q1                    tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=650)      1.891      13.136         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_88/RSCO                   td                    0.147      13.283 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      13.283         ntR1030          
 CLMA_30_92/RSCO                   td                    0.147      13.430 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      13.430         ntR1029          
 CLMA_30_96/RSCO                   td                    0.147      13.577 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.577         ntR1028          
 CLMA_30_100/RSCO                  td                    0.147      13.724 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      13.724         ntR1027          
 CLMA_30_104/RSCO                  td                    0.147      13.871 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.871         ntR1026          
 CLMA_30_108/RSCO                  td                    0.147      14.018 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.018         ntR1025          
 CLMA_30_112/RSCO                  td                    0.147      14.165 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.165         ntR1024          
 CLMA_30_116/RSCO                  td                    0.147      14.312 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.312         ntR1023          
 CLMA_30_120/RSCO                  td                    0.147      14.459 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.459         ntR1022          
 CLMA_30_124/RSCO                  td                    0.147      14.606 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      14.606         ntR1021          
 CLMA_30_128/RSCO                  td                    0.147      14.753 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000      14.753         ntR1020          
 CLMA_30_132/RSCO                  td                    0.147      14.900 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.900         ntR1019          
 CLMA_30_136/RSCO                  td                    0.147      15.047 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.047         ntR1018          
 CLMA_30_140/RSCO                  td                    0.147      15.194 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.194         ntR1017          
 CLMA_30_144/RSCO                  td                    0.147      15.341 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_7/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      15.341         ntR1016          
 CLMA_30_148/RSCO                  td                    0.147      15.488 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[2]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      15.488         ntR1015          
 CLMA_30_152/RSCO                  td                    0.147      15.635 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      15.635         ntR1014          
 CLMA_30_156/RSCO                  td                    0.147      15.782 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      15.782         ntR1013          
 CLMA_30_160/RSCO                  td                    0.147      15.929 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_success/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.929         ntR1012          
 CLMA_30_164/RSCO                  td                    0.147      16.076 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_12/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      16.076         ntR1011          
 CLMA_30_168/RSCO                  td                    0.147      16.223 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rddata_cal/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.223         ntR1010          
 CLMA_30_172/RSCO                  td                    0.147      16.370 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.370         ntR1009          
 CLMA_30_176/RSCO                  td                    0.147      16.517 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.517         ntR1008          
 CLMA_30_180/RSCO                  td                    0.147      16.664 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[84]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.664         ntR1007          
 CLMA_30_184/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  16.664         Logic Levels: 24 
                                                                                   Logic: 3.819ns(66.883%), Route: 1.891ns(33.117%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531      20.386         ntclkbufg_0      
 CLMA_30_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.904                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_46_197/Q1                    tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=650)      1.891      13.136         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_88/RSCO                   td                    0.147      13.283 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      13.283         ntR1030          
 CLMA_30_92/RSCO                   td                    0.147      13.430 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      13.430         ntR1029          
 CLMA_30_96/RSCO                   td                    0.147      13.577 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.577         ntR1028          
 CLMA_30_100/RSCO                  td                    0.147      13.724 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      13.724         ntR1027          
 CLMA_30_104/RSCO                  td                    0.147      13.871 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.871         ntR1026          
 CLMA_30_108/RSCO                  td                    0.147      14.018 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.018         ntR1025          
 CLMA_30_112/RSCO                  td                    0.147      14.165 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.165         ntR1024          
 CLMA_30_116/RSCO                  td                    0.147      14.312 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.312         ntR1023          
 CLMA_30_120/RSCO                  td                    0.147      14.459 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.459         ntR1022          
 CLMA_30_124/RSCO                  td                    0.147      14.606 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      14.606         ntR1021          
 CLMA_30_128/RSCO                  td                    0.147      14.753 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000      14.753         ntR1020          
 CLMA_30_132/RSCO                  td                    0.147      14.900 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.900         ntR1019          
 CLMA_30_136/RSCO                  td                    0.147      15.047 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.047         ntR1018          
 CLMA_30_140/RSCO                  td                    0.147      15.194 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.194         ntR1017          
 CLMA_30_144/RSCO                  td                    0.147      15.341 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_7/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      15.341         ntR1016          
 CLMA_30_148/RSCO                  td                    0.147      15.488 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[2]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      15.488         ntR1015          
 CLMA_30_152/RSCO                  td                    0.147      15.635 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      15.635         ntR1014          
 CLMA_30_156/RSCO                  td                    0.147      15.782 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      15.782         ntR1013          
 CLMA_30_160/RSCO                  td                    0.147      15.929 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_success/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.929         ntR1012          
 CLMA_30_164/RSCO                  td                    0.147      16.076 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_12/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      16.076         ntR1011          
 CLMA_30_168/RSCO                  td                    0.147      16.223 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rddata_cal/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.223         ntR1010          
 CLMA_30_172/RSCO                  td                    0.147      16.370 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.370         ntR1009          
 CLMA_30_176/RSCO                  td                    0.147      16.517 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.517         ntR1008          
 CLMA_30_180/RSCO                  td                    0.147      16.664 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[84]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.664         ntR1007          
 CLMA_30_184/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  16.664         Logic Levels: 24 
                                                                                   Logic: 3.819ns(66.883%), Route: 1.891ns(33.117%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531      20.386         ntclkbufg_0      
 CLMA_30_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.904                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[205]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531      10.386         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_46_197/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=650)      0.320      10.930         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_42_201/RSCO                  td                    0.105      11.035 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[237]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.035         ntR822           
 CLMS_42_205/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[205]/opit_0_inv/RS

 Data arrival time                                                  11.035         Logic Levels: 1  
                                                                                   Logic: 0.329ns(50.693%), Route: 0.320ns(49.307%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMS_42_205/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[205]/opit_0_inv/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[46]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531      10.386         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_46_197/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=650)      0.320      10.930         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_42_201/RSCO                  td                    0.105      11.035 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[237]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.035         ntR822           
 CLMS_42_205/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[46]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.035         Logic Levels: 1  
                                                                                   Logic: 0.329ns(50.693%), Route: 0.320ns(49.307%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMS_42_205/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[46]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[174]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531      10.386         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_46_197/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=650)      0.320      10.930         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_42_201/RSCO                  td                    0.105      11.035 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[237]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.035         ntR822           
 CLMS_42_205/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[174]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.035         Logic Levels: 1  
                                                                                   Logic: 0.329ns(50.693%), Route: 0.320ns(49.307%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMS_42_205/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[174]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.413                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : mode/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.289       5.244 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.409       5.653         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468       6.121 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.526       6.647         _N86406          
 CLMS_198_105/Y0                   td                    0.294       6.941 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      2.516       9.457         nt_rstn_out      
 CLMA_74_200/RS                                                            f       mode/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.457         Logic Levels: 2  
                                                                                   Logic: 1.051ns(23.345%), Route: 3.451ns(76.655%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531      20.386         ntclkbufg_0      
 CLMA_74_200/CLK                                                           r       mode/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Recovery time                                          -0.617      19.665                          

 Data required time                                                 19.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.665                          
 Data arrival time                                                   9.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.208                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : hue_factor[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.289       5.244 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.409       5.653         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468       6.121 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.526       6.647         _N86406          
 CLMS_198_105/Y0                   td                    0.294       6.941 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      2.074       9.015         nt_rstn_out      
 CLMS_150_213/RS                                                           f       hue_factor[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.015         Logic Levels: 2  
                                                                                   Logic: 1.051ns(25.887%), Route: 3.009ns(74.113%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531      20.386         ntclkbufg_0      
 CLMS_150_213/CLK                                                          r       hue_factor[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Recovery time                                          -0.617      19.665                          

 Data required time                                                 19.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.665                          
 Data arrival time                                                   9.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.650                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : hue_factor[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.289       5.244 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.409       5.653         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468       6.121 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.526       6.647         _N86406          
 CLMS_198_105/Y0                   td                    0.294       6.941 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      2.074       9.015         nt_rstn_out      
 CLMS_150_213/RS                                                           f       hue_factor[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.015         Logic Levels: 2  
                                                                                   Logic: 1.051ns(25.887%), Route: 3.009ns(74.113%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.531      20.386         ntclkbufg_0      
 CLMS_150_213/CLK                                                          r       hue_factor[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Recovery time                                          -0.617      19.665                          

 Data required time                                                 19.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.665                          
 Data arrival time                                                   9.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.650                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : time_cnt[7]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.070       6.344         nt_rstn_out      
 CLMS_218_193/RSCO                 td                    0.115       6.459 f       time_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.459         ntR656           
 CLMS_218_197/RSCI                                                         f       time_cnt[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.459         Logic Levels: 2  
                                                                                   Logic: 0.686ns(37.161%), Route: 1.160ns(62.839%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMS_218_197/CLK                                                          r       time_cnt[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Removal time                                            0.000      11.058                          

 Data required time                                                 11.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.058                          
 Data arrival time                                                   6.459                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.599                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : time_cnt[10]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.070       6.344         nt_rstn_out      
 CLMS_218_193/RSCO                 td                    0.115       6.459 f       time_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.459         ntR656           
 CLMS_218_197/RSCI                                                         f       time_cnt[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.459         Logic Levels: 2  
                                                                                   Logic: 0.686ns(37.161%), Route: 1.160ns(62.839%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMS_218_197/CLK                                                          r       time_cnt[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Removal time                                            0.000      11.058                          

 Data required time                                                 11.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.058                          
 Data arrival time                                                   6.459                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.599                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.257       6.531         nt_rstn_out      
 DRM_142_68/RSTA[0]                                                        r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.531         Logic Levels: 1  
                                                                                   Logic: 0.571ns(29.771%), Route: 1.347ns(70.229%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 DRM_142_68/CLKA[0]                                                        r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Removal time                                           -0.028      11.030                          

 Data required time                                                 11.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.030                          
 Data arrival time                                                   6.531                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.499                          
====================================================================================================

====================================================================================================

Startpoint  : x_scale_2[12]/opit_0/CLK
Endpoint    : scaler_3/u_calculator/col_cnt_sel_10/opit_0/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMA_138_89/CLK                                                           r       x_scale_2[12]/opit_0/CLK

 CLMA_138_89/Q0                    tco                   0.289       5.812 r       x_scale_2[12]/opit_0/Q
                                   net (fanout=4)        1.131       6.943         x_scale_2[12]    
 CLMS_150_117/Y1                   td                    0.316       7.259 f       scaler_2/u_calculator/N74_mux3_1_inv/gateop_perm/Z
                                   net (fanout=10)       0.542       7.801         scaler_3/u_calculator/N152
                                   td                    0.474       8.275 f       scaler_3/u_calculator/N56_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.275         scaler_3/u_calculator/N56_1.co [2]
 CLMS_146_109/COUT                 td                    0.058       8.333 r       scaler_3/u_calculator/N56_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.333         scaler_3/u_calculator/N56_1.co [4]
                                   td                    0.058       8.391 r       scaler_3/u_calculator/N56_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.391         scaler_3/u_calculator/N56_1.co [6]
 CLMS_146_113/COUT                 td                    0.058       8.449 r       scaler_3/u_calculator/N56_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.449         scaler_3/u_calculator/N56_1.co [8]
 CLMS_146_117/Y1                   td                    0.475       8.924 f       scaler_3/u_calculator/N56_1.fsub_9/gateop_A2/Y1
                                   net (fanout=3)        0.425       9.349         scaler_3/u_calculator/N57 [10]
 CLMA_138_121/Y2                   td                    0.196       9.545 f       scaler_3/u_calculator/N216/gateop_perm/Z
                                   net (fanout=2)        0.541      10.086         scaler_3/u_calculator/N216
 CLMA_146_112/RS                                                           f       scaler_3/u_calculator/col_cnt_sel_10/opit_0/RS

 Data arrival time                                                  10.086         Logic Levels: 5  
                                                                                   Logic: 1.924ns(42.165%), Route: 2.639ns(57.835%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047      14.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048      14.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      17.159         _N33             
 USCM_84_109/CLK_USCM              td                    0.000      17.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531      18.690         ntclkbufg_1      
 CLMA_146_112/CLK                                                          r       scaler_3/u_calculator/col_cnt_sel_10/opit_0/CLK
 clock pessimism                                         0.297      18.987                          
 clock uncertainty                                      -0.050      18.937                          

 Recovery time                                          -0.617      18.320                          

 Data required time                                                 18.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.320                          
 Data arrival time                                                  10.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.234                          
====================================================================================================

====================================================================================================

Startpoint  : x_scale_2[12]/opit_0/CLK
Endpoint    : scaler_3/u_calculator/col_cnt_ce_10/opit_0/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMA_138_89/CLK                                                           r       x_scale_2[12]/opit_0/CLK

 CLMA_138_89/Q0                    tco                   0.289       5.812 r       x_scale_2[12]/opit_0/Q
                                   net (fanout=4)        1.131       6.943         x_scale_2[12]    
 CLMS_150_117/Y1                   td                    0.316       7.259 f       scaler_2/u_calculator/N74_mux3_1_inv/gateop_perm/Z
                                   net (fanout=10)       0.542       7.801         scaler_3/u_calculator/N152
                                   td                    0.474       8.275 f       scaler_3/u_calculator/N56_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.275         scaler_3/u_calculator/N56_1.co [2]
 CLMS_146_109/COUT                 td                    0.058       8.333 r       scaler_3/u_calculator/N56_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.333         scaler_3/u_calculator/N56_1.co [4]
                                   td                    0.058       8.391 r       scaler_3/u_calculator/N56_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.391         scaler_3/u_calculator/N56_1.co [6]
 CLMS_146_113/COUT                 td                    0.058       8.449 r       scaler_3/u_calculator/N56_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.449         scaler_3/u_calculator/N56_1.co [8]
 CLMS_146_117/Y1                   td                    0.498       8.947 r       scaler_3/u_calculator/N56_1.fsub_9/gateop_A2/Y1
                                   net (fanout=3)        0.721       9.668         scaler_3/u_calculator/N57 [10]
 CLMA_134_112/Y0                   td                    0.196       9.864 f       scaler_3/u_calculator/N215_inv/gateop_perm/Z
                                   net (fanout=2)        0.210      10.074         scaler_3/u_calculator/N215
 CLMS_134_113/RS                                                           f       scaler_3/u_calculator/col_cnt_ce_10/opit_0/RS

 Data arrival time                                                  10.074         Logic Levels: 5  
                                                                                   Logic: 1.947ns(42.782%), Route: 2.604ns(57.218%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047      14.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048      14.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      17.159         _N33             
 USCM_84_109/CLK_USCM              td                    0.000      17.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531      18.690         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       scaler_3/u_calculator/col_cnt_ce_10/opit_0/CLK
 clock pessimism                                         0.297      18.987                          
 clock uncertainty                                      -0.050      18.937                          

 Recovery time                                          -0.617      18.320                          

 Data required time                                                 18.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.320                          
 Data arrival time                                                  10.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.246                          
====================================================================================================

====================================================================================================

Startpoint  : x_scale_2[12]/opit_0/CLK
Endpoint    : scaler_3/u_calculator/col_cnt_ce_8/opit_0_A2Q0/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMA_138_89/CLK                                                           r       x_scale_2[12]/opit_0/CLK

 CLMA_138_89/Q0                    tco                   0.289       5.812 r       x_scale_2[12]/opit_0/Q
                                   net (fanout=4)        1.131       6.943         x_scale_2[12]    
 CLMS_150_117/Y1                   td                    0.316       7.259 f       scaler_2/u_calculator/N74_mux3_1_inv/gateop_perm/Z
                                   net (fanout=10)       0.542       7.801         scaler_3/u_calculator/N152
                                   td                    0.474       8.275 f       scaler_3/u_calculator/N56_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.275         scaler_3/u_calculator/N56_1.co [2]
 CLMS_146_109/COUT                 td                    0.058       8.333 r       scaler_3/u_calculator/N56_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.333         scaler_3/u_calculator/N56_1.co [4]
                                   td                    0.058       8.391 r       scaler_3/u_calculator/N56_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.391         scaler_3/u_calculator/N56_1.co [6]
 CLMS_146_113/Y3                   td                    0.501       8.892 r       scaler_3/u_calculator/N56_1.fsub_7/gateop_A2/Y1
                                   net (fanout=3)        0.402       9.294         scaler_3/u_calculator/N57 [8]
 CLMA_150_112/Y3                   td                    0.197       9.491 f       scaler_3/u_calculator/N209_inv/gateop_perm/Z
                                   net (fanout=2)        0.516      10.007         scaler_3/u_calculator/N209
 CLMA_150_112/RS                                                           f       scaler_3/u_calculator/col_cnt_ce_8/opit_0_A2Q0/RS

 Data arrival time                                                  10.007         Logic Levels: 4  
                                                                                   Logic: 1.893ns(42.217%), Route: 2.591ns(57.783%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047      14.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048      14.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      17.159         _N33             
 USCM_84_109/CLK_USCM              td                    0.000      17.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531      18.690         ntclkbufg_1      
 CLMA_150_112/CLK                                                          r       scaler_3/u_calculator/col_cnt_ce_8/opit_0_A2Q0/CLK
 clock pessimism                                         0.297      18.987                          
 clock uncertainty                                      -0.050      18.937                          

 Recovery time                                          -0.617      18.320                          

 Data required time                                                 18.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.320                          
 Data arrival time                                                  10.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.313                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531       5.190         ntclkbufg_1      
 CLMA_134_140/CLK                                                          r       frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMA_134_140/Q3                   tco                   0.221       5.411 f       frame_buf/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=28)       0.455       5.866         frame_buf/rd_buf/ddr_rstn_2d
 DRM_142_128/RSTA[0]                                                       f       frame_buf/wr_buf_3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.866         Logic Levels: 0  
                                                                                   Logic: 0.221ns(32.692%), Route: 0.455ns(67.308%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 DRM_142_128/CLKA[0]                                                       r       frame_buf/wr_buf_3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                            0.000       5.226                          

 Data required time                                                  5.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.226                          
 Data arrival time                                                   5.866                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.640                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531       5.190         ntclkbufg_1      
 CLMA_134_140/CLK                                                          r       frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMA_134_140/Q3                   tco                   0.221       5.411 f       frame_buf/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=28)       0.598       6.009         frame_buf/rd_buf/ddr_rstn_2d
 DRM_142_148/RSTA[0]                                                       f       frame_buf/wr_buf_2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.009         Logic Levels: 0  
                                                                                   Logic: 0.221ns(26.984%), Route: 0.598ns(73.016%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 DRM_142_148/CLKA[0]                                                       r       frame_buf/wr_buf_2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                            0.000       5.226                          

 Data required time                                                  5.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.226                          
 Data arrival time                                                   6.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.783                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531       5.190         ntclkbufg_1      
 CLMA_134_140/CLK                                                          r       frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMA_134_140/Q3                   tco                   0.221       5.411 f       frame_buf/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=28)       0.900       6.311         frame_buf/rd_buf/ddr_rstn_2d
 DRM_82_128/RSTA[0]                                                        f       frame_buf/wr_buf_2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.311         Logic Levels: 0  
                                                                                   Logic: 0.221ns(19.715%), Route: 0.900ns(80.285%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 DRM_82_128/CLKA[0]                                                        r       frame_buf/wr_buf_2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                            0.000       5.226                          

 Data required time                                                  5.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.226                          
 Data arrival time                                                   6.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.085                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2201.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2201.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787    2202.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101    2202.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078    2203.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2203.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585    2204.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.287    2205.242 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.397    2205.639         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468    2206.107 r       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.546    2206.653         _N86406          
 CLMS_198_105/Y0                   td                    0.285    2206.938 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.620    2208.558         nt_rstn_out      
 CLMS_130_125/Y2                   td                    0.196    2208.754 f       N76/gateop_perm/Z
                                   net (fanout=191)      2.490    2211.244         N76              
 CLMA_222_60/RS                                                            f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS

 Data arrival time                                                2211.244         Logic Levels: 3  
                                                                                   Logic: 1.236ns(19.653%), Route: 5.053ns(80.347%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    2201.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    2201.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    2204.159         _N33             
 USCM_84_109/CLK_USCM              td                    0.000    2204.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531    2205.690         ntclkbufg_1      
 CLMA_222_60/CLK                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.000    2205.690                          
 clock uncertainty                                      -0.050    2205.640                          

 Recovery time                                          -0.617    2205.023                          

 Data required time                                               2205.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2205.023                          
 Data arrival time                                                2211.244                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.221                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2201.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2201.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787    2202.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101    2202.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078    2203.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2203.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585    2204.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.287    2205.242 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.397    2205.639         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468    2206.107 r       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.546    2206.653         _N86406          
 CLMS_198_105/Y0                   td                    0.285    2206.938 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.620    2208.558         nt_rstn_out      
 CLMS_130_125/Y2                   td                    0.196    2208.754 f       N76/gateop_perm/Z
                                   net (fanout=191)      2.490    2211.244         N76              
 CLMS_222_61/RS                                                            f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                2211.244         Logic Levels: 3  
                                                                                   Logic: 1.236ns(19.653%), Route: 5.053ns(80.347%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    2201.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    2201.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    2204.159         _N33             
 USCM_84_109/CLK_USCM              td                    0.000    2204.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531    2205.690         ntclkbufg_1      
 CLMS_222_61/CLK                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000    2205.690                          
 clock uncertainty                                      -0.050    2205.640                          

 Recovery time                                          -0.617    2205.023                          

 Data required time                                               2205.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2205.023                          
 Data arrival time                                                2211.244                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.221                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2201.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2201.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787    2202.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101    2202.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078    2203.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2203.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585    2204.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.287    2205.242 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.397    2205.639         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468    2206.107 r       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.546    2206.653         _N86406          
 CLMS_198_105/Y0                   td                    0.285    2206.938 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.620    2208.558         nt_rstn_out      
 CLMS_130_125/Y2                   td                    0.196    2208.754 f       N76/gateop_perm/Z
                                   net (fanout=191)      2.490    2211.244         N76              
 CLMS_222_61/RS                                                            f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                2211.244         Logic Levels: 3  
                                                                                   Logic: 1.236ns(19.653%), Route: 5.053ns(80.347%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    2201.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    2201.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    2204.159         _N33             
 USCM_84_109/CLK_USCM              td                    0.000    2204.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531    2205.690         ntclkbufg_1      
 CLMS_222_61/CLK                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000    2205.690                          
 clock uncertainty                                      -0.050    2205.640                          

 Recovery time                                          -0.617    2205.023                          

 Data required time                                               2205.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2205.023                          
 Data arrival time                                                2211.244                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.221                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsv_rgb/de_delay[0]/opit_0_inv/RS
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.910  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.771       6.045         nt_rstn_out      
 CLMS_202_145/RS                                                           r       u_hsv_rgb/de_delay[0]/opit_0_inv/RS

 Data arrival time                                                   6.045         Logic Levels: 1  
                                                                                   Logic: 0.571ns(39.874%), Route: 0.861ns(60.126%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMS_202_145/CLK                                                          r       u_hsv_rgb/de_delay[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Removal time                                           -0.226       5.347                          

 Data required time                                                  5.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.347                          
 Data arrival time                                                   6.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.698                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsv_rgb/de_delay[1]/opit_0_inv/RS
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.910  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.771       6.045         nt_rstn_out      
 CLMS_202_145/RS                                                           r       u_hsv_rgb/de_delay[1]/opit_0_inv/RS

 Data arrival time                                                   6.045         Logic Levels: 1  
                                                                                   Logic: 0.571ns(39.874%), Route: 0.861ns(60.126%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMS_202_145/CLK                                                          r       u_hsv_rgb/de_delay[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Removal time                                           -0.226       5.347                          

 Data required time                                                  5.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.347                          
 Data arrival time                                                   6.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.698                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rgb_hsv/de_delay[0]/opit_0_inv/RS
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.910  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.771       6.045         nt_rstn_out      
 CLMS_202_145/RS                                                           r       u_rgb_hsv/de_delay[0]/opit_0_inv/RS

 Data arrival time                                                   6.045         Logic Levels: 1  
                                                                                   Logic: 0.571ns(39.874%), Route: 0.861ns(60.126%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMS_202_145/CLK                                                          r       u_rgb_hsv/de_delay[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Removal time                                           -0.226       5.347                          

 Data required time                                                  5.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.347                          
 Data arrival time                                                   6.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.698                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[17]/opit_0/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.409  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.289       5.244 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.409       5.653         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468       6.121 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.526       6.647         _N86406          
 CLMS_198_105/Y0                   td                    0.294       6.941 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      2.359       9.300         nt_rstn_out      
 CLMS_174_269/Y0                   td                    0.196       9.496 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=135)      2.195      11.691         u_top_sd_rw/N36  
 CLMA_110_196/RS                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[17]/opit_0/RS

 Data arrival time                                                  11.691         Logic Levels: 3  
                                                                                   Logic: 1.247ns(18.512%), Route: 5.489ns(81.488%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N35             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 CLMA_110_196/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[17]/opit_0/CLK
 clock pessimism                                         0.235      25.364                          
 clock uncertainty                                      -0.150      25.214                          

 Recovery time                                          -0.617      24.597                          

 Data required time                                                 24.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.597                          
 Data arrival time                                                  11.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.906                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[19]/opit_0/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.409  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.289       5.244 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.409       5.653         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468       6.121 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.526       6.647         _N86406          
 CLMS_198_105/Y0                   td                    0.294       6.941 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      2.359       9.300         nt_rstn_out      
 CLMS_174_269/Y0                   td                    0.196       9.496 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=135)      2.195      11.691         u_top_sd_rw/N36  
 CLMA_110_196/RS                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[19]/opit_0/RS

 Data arrival time                                                  11.691         Logic Levels: 3  
                                                                                   Logic: 1.247ns(18.512%), Route: 5.489ns(81.488%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N35             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 CLMA_110_196/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[19]/opit_0/CLK
 clock pessimism                                         0.235      25.364                          
 clock uncertainty                                      -0.150      25.214                          

 Recovery time                                          -0.617      24.597                          

 Data required time                                                 24.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.597                          
 Data arrival time                                                  11.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.906                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[21]/opit_0/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.409  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.289       5.244 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.409       5.653         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468       6.121 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.526       6.647         _N86406          
 CLMS_198_105/Y0                   td                    0.294       6.941 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      2.359       9.300         nt_rstn_out      
 CLMS_174_269/Y0                   td                    0.196       9.496 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=135)      2.195      11.691         u_top_sd_rw/N36  
 CLMA_110_196/RS                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[21]/opit_0/RS

 Data arrival time                                                  11.691         Logic Levels: 3  
                                                                                   Logic: 1.247ns(18.512%), Route: 5.489ns(81.488%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N35             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 CLMA_110_196/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[21]/opit_0/CLK
 clock pessimism                                         0.235      25.364                          
 clock uncertainty                                      -0.150      25.214                          

 Recovery time                                          -0.617      24.597                          

 Data required time                                                 24.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.597                          
 Data arrival time                                                  11.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.906                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.634  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.482
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.320       6.594         nt_rstn_out      
 DRM_234_192/RSTA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.594         Logic Levels: 1  
                                                                                   Logic: 0.571ns(28.824%), Route: 1.410ns(71.176%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 DRM_234_192/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.235       5.247                          
 clock uncertainty                                       0.150       5.397                          

 Removal time                                           -0.028       5.369                          

 Data required time                                                  5.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.369                          
 Data arrival time                                                   6.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.225                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.634  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.482
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.354       6.628         nt_rstn_out      
 DRM_178_232/RSTA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.628         Logic Levels: 1  
                                                                                   Logic: 0.571ns(28.337%), Route: 1.444ns(71.663%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 DRM_178_232/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.235       5.247                          
 clock uncertainty                                       0.150       5.397                          

 Removal time                                           -0.028       5.369                          

 Data required time                                                  5.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.369                          
 Data arrival time                                                   6.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.259                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.634  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.482
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.475       6.749         nt_rstn_out      
 DRM_178_212/RSTA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.749         Logic Levels: 1  
                                                                                   Logic: 0.571ns(26.732%), Route: 1.565ns(73.268%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 DRM_178_212/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.235       5.247                          
 clock uncertainty                                       0.150       5.397                          

 Removal time                                           -0.028       5.369                          

 Data required time                                                  5.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.369                          
 Data arrival time                                                   6.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.380                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.405  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.125
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.289       5.244 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.409       5.653         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468       6.121 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.526       6.647         _N86406          
 CLMS_198_105/Y0                   td                    0.294       6.941 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      2.359       9.300         nt_rstn_out      
 CLMS_174_269/Y0                   td                    0.196       9.496 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=135)      1.842      11.338         u_top_sd_rw/N36  
 CLMA_102_208/RS                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.338         Logic Levels: 3  
                                                                                   Logic: 1.247ns(19.536%), Route: 5.136ns(80.464%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N35             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.531      15.125         ntclkbufg_6      
 CLMA_102_208/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.235      15.360                          
 clock uncertainty                                      -0.150      15.210                          

 Recovery time                                          -0.617      14.593                          

 Data required time                                                 14.593                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.593                          
 Data arrival time                                                  11.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.255                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.405  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.125
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.289       5.244 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.409       5.653         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468       6.121 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.526       6.647         _N86406          
 CLMS_198_105/Y0                   td                    0.294       6.941 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      2.359       9.300         nt_rstn_out      
 CLMS_174_269/Y0                   td                    0.196       9.496 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=135)      1.832      11.328         u_top_sd_rw/N36  
 CLMS_102_205/RS                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.328         Logic Levels: 3  
                                                                                   Logic: 1.247ns(19.567%), Route: 5.126ns(80.433%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N35             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.531      15.125         ntclkbufg_6      
 CLMS_102_205/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.235      15.360                          
 clock uncertainty                                      -0.150      15.210                          

 Recovery time                                          -0.617      14.593                          

 Data required time                                                 14.593                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.593                          
 Data arrival time                                                  11.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.265                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.405  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.125
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.289       5.244 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.409       5.653         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468       6.121 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.526       6.647         _N86406          
 CLMS_198_105/Y0                   td                    0.294       6.941 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      2.359       9.300         nt_rstn_out      
 CLMS_174_269/Y0                   td                    0.196       9.496 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=135)      1.832      11.328         u_top_sd_rw/N36  
 CLMS_102_205/RS                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.328         Logic Levels: 3  
                                                                                   Logic: 1.247ns(19.567%), Route: 5.126ns(80.433%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N35             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.531      15.125         ntclkbufg_6      
 CLMS_102_205/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.235      15.360                          
 clock uncertainty                                      -0.150      15.210                          

 Recovery time                                          -0.617      14.593                          

 Data required time                                                 14.593                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.593                          
 Data arrival time                                                  11.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.265                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_en_t/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.628  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.476
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758     101.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224     104.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090     104.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347     105.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.892     107.166         nt_rstn_out      
 CLMS_174_269/Y0                   td                    0.162     107.328 r       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=135)      0.761     108.089         u_top_sd_rw/N36  
 CLMA_182_229/RSCO                 td                    0.105     108.194 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[15]/opit_0/RSOUT
                                   net (fanout=3)        0.000     108.194         ntR425           
 CLMA_182_233/RSCI                                                         r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_en_t/opit_0_L5Q_perm/RS

 Data arrival time                                                 108.194         Logic Levels: 3  
                                                                                   Logic: 0.838ns(23.401%), Route: 2.743ns(76.599%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        90.000      90.000 r                        
 P20                                                     0.000      90.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      90.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      91.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      91.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      91.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      92.191         _N35             
 PLL_158_303/CLK_OUT1              td                    0.101      92.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      93.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      93.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.585      95.476         ntclkbufg_6      
 CLMA_182_233/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_en_t/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.235      95.241                          
 clock uncertainty                                       0.150      95.391                          

 Removal time                                            0.000      95.391                          

 Data required time                                                 95.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 95.391                          
 Data arrival time                                                 108.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.803                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.628  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.476
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758     101.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224     104.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090     104.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347     105.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.892     107.166         nt_rstn_out      
 CLMS_174_269/Y0                   td                    0.162     107.328 r       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=135)      0.761     108.089         u_top_sd_rw/N36  
 CLMA_182_229/RSCO                 td                    0.105     108.194 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[15]/opit_0/RSOUT
                                   net (fanout=3)        0.000     108.194         ntR425           
 CLMA_182_233/RSCI                                                         r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/RS

 Data arrival time                                                 108.194         Logic Levels: 3  
                                                                                   Logic: 0.838ns(23.401%), Route: 2.743ns(76.599%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        90.000      90.000 r                        
 P20                                                     0.000      90.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      90.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      91.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      91.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      91.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      92.191         _N35             
 PLL_158_303/CLK_OUT1              td                    0.101      92.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      93.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      93.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.585      95.476         ntclkbufg_6      
 CLMA_182_233/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.235      95.241                          
 clock uncertainty                                       0.150      95.391                          

 Removal time                                            0.000      95.391                          

 Data required time                                                 95.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 95.391                          
 Data arrival time                                                 108.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.803                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.628  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.476
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758     101.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224     104.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090     104.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347     105.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.892     107.166         nt_rstn_out      
 CLMS_174_269/Y0                   td                    0.162     107.328 r       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=135)      0.761     108.089         u_top_sd_rw/N36  
 CLMA_182_229/RSCO                 td                    0.105     108.194 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[15]/opit_0/RSOUT
                                   net (fanout=3)        0.000     108.194         ntR425           
 CLMA_182_233/RSCI                                                         r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/RS

 Data arrival time                                                 108.194         Logic Levels: 3  
                                                                                   Logic: 0.838ns(23.401%), Route: 2.743ns(76.599%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        90.000      90.000 r                        
 P20                                                     0.000      90.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      90.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      91.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      91.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      91.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      92.191         _N35             
 PLL_158_303/CLK_OUT1              td                    0.101      92.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      93.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      93.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.585      95.476         ntclkbufg_6      
 CLMA_182_233/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.235      95.241                          
 clock uncertainty                                       0.150      95.391                          

 Removal time                                            0.000      95.391                          

 Data required time                                                 95.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 95.391                          
 Data arrival time                                                 108.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.803                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.159
  Launch Clock Delay      :  11.806
  Clock Pessimism Removal :  1.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 CLMA_210_145/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_210_145/Q1                   tco                   0.291      12.097 r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.400      12.497         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [2]
 CLMS_214_149/Y2                   td                    0.487      12.984 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_4/gateop_perm/Z
                                   net (fanout=1)        0.418      13.402         u_top_sd_rw/ethernet_test/eth_udp_test/_N89488
 CLMA_214_164/Y2                   td                    0.487      13.889 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.119      14.008         u_top_sd_rw/ethernet_test/eth_udp_test/_N89512
 CLMA_214_164/Y1                   td                    0.304      14.312 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.933      15.245         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_190_156/Y1                   td                    0.288      15.533 r       u_top_sd_rw/ethernet_test/eth_udp_test/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.256      15.789         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [1]
 CLMA_190_156/Y2                   td                    0.478      16.267 r       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.588      16.855         u_top_sd_rw/ethernet_test/eth_udp_test/_N80383
 CLMA_190_168/Y3                   td                    0.197      17.052 f       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=8)        1.375      18.427         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 CLMA_230_185/RS                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                  18.427         Logic Levels: 6  
                                                                                   Logic: 2.532ns(38.242%), Route: 4.089ns(61.758%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760    1002.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1002.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1003.501         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1006.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1008.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1008.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531    1010.159         u_top_sd_rw/rgmii_clk
 CLMA_230_185/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.611    1011.770                          
 clock uncertainty                                      -0.050    1011.720                          

 Recovery time                                          -0.617    1011.103                          

 Data required time                                               1011.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1011.103                          
 Data arrival time                                                  18.427                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.159
  Launch Clock Delay      :  11.806
  Clock Pessimism Removal :  1.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 CLMA_210_145/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_210_145/Q1                   tco                   0.291      12.097 r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.400      12.497         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [2]
 CLMS_214_149/Y2                   td                    0.487      12.984 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_4/gateop_perm/Z
                                   net (fanout=1)        0.418      13.402         u_top_sd_rw/ethernet_test/eth_udp_test/_N89488
 CLMA_214_164/Y2                   td                    0.487      13.889 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.119      14.008         u_top_sd_rw/ethernet_test/eth_udp_test/_N89512
 CLMA_214_164/Y1                   td                    0.304      14.312 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.933      15.245         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_190_156/Y1                   td                    0.288      15.533 r       u_top_sd_rw/ethernet_test/eth_udp_test/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.256      15.789         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [1]
 CLMA_190_156/Y2                   td                    0.478      16.267 r       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.588      16.855         u_top_sd_rw/ethernet_test/eth_udp_test/_N80383
 CLMA_190_168/Y3                   td                    0.197      17.052 f       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=8)        1.368      18.420         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 CLMA_230_176/RS                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  18.420         Logic Levels: 6  
                                                                                   Logic: 2.532ns(38.282%), Route: 4.082ns(61.718%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760    1002.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1002.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1003.501         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1006.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1008.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1008.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531    1010.159         u_top_sd_rw/rgmii_clk
 CLMA_230_176/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.611    1011.770                          
 clock uncertainty                                      -0.050    1011.720                          

 Recovery time                                          -0.617    1011.103                          

 Data required time                                               1011.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1011.103                          
 Data arrival time                                                  18.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.683                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.159
  Launch Clock Delay      :  11.806
  Clock Pessimism Removal :  1.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 CLMA_210_145/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_210_145/Q1                   tco                   0.291      12.097 r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.400      12.497         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [2]
 CLMS_214_149/Y2                   td                    0.487      12.984 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_4/gateop_perm/Z
                                   net (fanout=1)        0.418      13.402         u_top_sd_rw/ethernet_test/eth_udp_test/_N89488
 CLMA_214_164/Y2                   td                    0.487      13.889 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.119      14.008         u_top_sd_rw/ethernet_test/eth_udp_test/_N89512
 CLMA_214_164/Y1                   td                    0.304      14.312 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.933      15.245         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_190_156/Y1                   td                    0.288      15.533 r       u_top_sd_rw/ethernet_test/eth_udp_test/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.256      15.789         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [1]
 CLMA_190_156/Y2                   td                    0.478      16.267 r       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.588      16.855         u_top_sd_rw/ethernet_test/eth_udp_test/_N80383
 CLMA_190_168/Y3                   td                    0.197      17.052 f       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=8)        1.368      18.420         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 CLMA_230_176/RS                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  18.420         Logic Levels: 6  
                                                                                   Logic: 2.532ns(38.282%), Route: 4.082ns(61.718%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760    1002.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1002.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1003.501         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1006.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1008.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1008.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531    1010.159         u_top_sd_rw/rgmii_clk
 CLMA_230_176/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.611    1011.770                          
 clock uncertainty                                      -0.050    1011.720                          

 Recovery time                                          -0.617    1011.103                          

 Data required time                                               1011.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1011.103                          
 Data arrival time                                                  18.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.683                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.806
  Launch Clock Delay      :  10.159
  Clock Pessimism Removal :  -1.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760       2.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       3.501         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.574       6.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       8.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531      10.159         u_top_sd_rw/rgmii_clk
 CLMA_182_169/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_182_169/Q3                   tco                   0.221      10.380 f       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.346      10.726         u_top_sd_rw/ethernet_test/eth_udp_test/state_5
 CLMA_190_168/Y3                   td                    0.221      10.947 f       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=8)        0.797      11.744         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 DRM_234_168/RSTB[0]                                                       f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.744         Logic Levels: 1  
                                                                                   Logic: 0.442ns(27.886%), Route: 1.143ns(72.114%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 DRM_234_168/CLKB[0]                                                       r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -1.611      10.195                          
 clock uncertainty                                       0.000      10.195                          

 Removal time                                           -0.022      10.173                          

 Data required time                                                 10.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.173                          
 Data arrival time                                                  11.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.571                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.806
  Launch Clock Delay      :  10.159
  Clock Pessimism Removal :  -1.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760       2.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       3.501         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.574       6.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       8.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531      10.159         u_top_sd_rw/rgmii_clk
 CLMA_182_169/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_182_169/Q3                   tco                   0.221      10.380 f       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.346      10.726         u_top_sd_rw/ethernet_test/eth_udp_test/state_5
 CLMA_190_168/Y3                   td                    0.217      10.943 r       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=8)        0.762      11.705         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 DRM_234_168/RSTA[0]                                                       r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  11.705         Logic Levels: 1  
                                                                                   Logic: 0.438ns(28.331%), Route: 1.108ns(71.669%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 DRM_234_168/CLKA[0]                                                       r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.611      10.195                          
 clock uncertainty                                       0.000      10.195                          

 Removal time                                           -0.073      10.122                          

 Data required time                                                 10.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.122                          
 Data arrival time                                                  11.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.583                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.806
  Launch Clock Delay      :  10.159
  Clock Pessimism Removal :  -1.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760       2.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       3.501         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.574       6.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       8.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531      10.159         u_top_sd_rw/rgmii_clk
 CLMA_182_169/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_182_169/Q3                   tco                   0.221      10.380 f       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.346      10.726         u_top_sd_rw/ethernet_test/eth_udp_test/state_5
 CLMA_190_168/Y3                   td                    0.217      10.943 r       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=8)        1.008      11.951         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 CLMA_242_172/RSCO                 td                    0.105      12.056 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.056         ntR1504          
 CLMA_242_176/RSCI                                                         r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  12.056         Logic Levels: 2  
                                                                                   Logic: 0.543ns(28.624%), Route: 1.354ns(71.376%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 CLMA_242_176/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.611      10.195                          
 clock uncertainty                                       0.000      10.195                          

 Removal time                                            0.000      10.195                          

 Data required time                                                 10.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.195                          
 Data arrival time                                                  12.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.861                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.289       5.244 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.409       5.653         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468       6.121 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.526       6.647         _N86406          
 CLMS_198_105/Y0                   td                    0.294       6.941 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.553       8.494         nt_rstn_out      
 CLMS_274_145/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   8.494         Logic Levels: 2  
                                                                                   Logic: 1.051ns(29.698%), Route: 2.488ns(70.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758     101.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_4      
 CLMS_274_145/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.288     104.901                          
 clock uncertainty                                      -0.150     104.751                          

 Recovery time                                          -0.617     104.134                          

 Data required time                                                104.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.134                          
 Data arrival time                                                   8.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.640                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.309       6.583         nt_rstn_out      
 CLMS_274_145/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   6.583         Logic Levels: 1  
                                                                                   Logic: 0.571ns(28.985%), Route: 1.399ns(71.015%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMS_274_145/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.288       4.667                          
 clock uncertainty                                       0.000       4.667                          

 Removal time                                           -0.226       4.441                          

 Data required time                                                  4.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.441                          
 Data arrival time                                                   6.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.142                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.307
  Launch Clock Delay      :  11.438
  Clock Pessimism Removal :  1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863       7.314         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.662 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.662         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.662 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.853         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.853 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.438         ntclkbufg_3      
 CLMS_134_129/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMS_134_129/Q0                   tco                   0.287      11.725 f       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       3.008      14.733         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_82_336/RSTA[0]                                                        f       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  14.733         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.710%), Route: 3.008ns(91.290%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054      30.054         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.303 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.303         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.303 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.455         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.455 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.652      34.107         ntclkbufg_3      
 DRM_82_336/CLKA[0]                                                        r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.198      35.305                          
 clock uncertainty                                      -0.050      35.255                          

 Recovery time                                          -0.055      35.200                          

 Data required time                                                 35.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.200                          
 Data arrival time                                                  14.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.467                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.307
  Launch Clock Delay      :  11.438
  Clock Pessimism Removal :  1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863       7.314         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.662 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.662         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.662 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.853         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.853 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.438         ntclkbufg_3      
 CLMS_134_129/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMS_134_129/Q0                   tco                   0.287      11.725 f       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       2.741      14.466         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_54_316/RSTA[0]                                                        f       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  14.466         Logic Levels: 0  
                                                                                   Logic: 0.287ns(9.478%), Route: 2.741ns(90.522%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054      30.054         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.303 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.303         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.303 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.455         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.455 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.652      34.107         ntclkbufg_3      
 DRM_54_316/CLKA[0]                                                        r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.198      35.305                          
 clock uncertainty                                      -0.050      35.255                          

 Recovery time                                          -0.055      35.200                          

 Data required time                                                 35.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.200                          
 Data arrival time                                                  14.466                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.734                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.186
  Launch Clock Delay      :  11.438
  Clock Pessimism Removal :  1.216

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863       7.314         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.662 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.662         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.662 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.853         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.853 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.438         ntclkbufg_3      
 CLMS_134_129/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMS_134_129/Q0                   tco                   0.287      11.725 f       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       2.384      14.109         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_54_232/RSTA[0]                                                        f       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  14.109         Logic Levels: 0  
                                                                                   Logic: 0.287ns(10.745%), Route: 2.384ns(89.255%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054      30.054         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.303 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.303         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.303 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.455         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.455 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      33.986         ntclkbufg_3      
 DRM_54_232/CLKA[0]                                                        r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.216      35.202                          
 clock uncertainty                                      -0.050      35.152                          

 Recovery time                                          -0.055      35.097                          

 Data required time                                                 35.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.097                          
 Data arrival time                                                  14.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.988                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.438
  Launch Clock Delay      :  10.186
  Clock Pessimism Removal :  -1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054       6.254         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.503 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.503         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.503 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.655         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       8.655 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      10.186         ntclkbufg_3      
 CLMS_134_129/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMS_134_129/Q0                   tco                   0.222      10.408 f       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       0.493      10.901         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_142_108/RSTA[0]                                                       f       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  10.901         Logic Levels: 0  
                                                                                   Logic: 0.222ns(31.049%), Route: 0.493ns(68.951%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863       7.314         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.662 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.662         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.662 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.853         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.853 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.438         ntclkbufg_3      
 DRM_142_108/CLKA[0]                                                       r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.198      10.240                          
 clock uncertainty                                       0.000      10.240                          

 Removal time                                            0.000      10.240                          

 Data required time                                                 10.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.240                          
 Data arrival time                                                  10.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.661                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.438
  Launch Clock Delay      :  10.186
  Clock Pessimism Removal :  -1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054       6.254         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.503 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.503         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.503 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.655         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       8.655 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      10.186         ntclkbufg_3      
 CLMS_134_129/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMS_134_129/Q0                   tco                   0.226      10.412 r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       0.848      11.260         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_82_108/RSTA[0]                                                        r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.260         Logic Levels: 0  
                                                                                   Logic: 0.226ns(21.043%), Route: 0.848ns(78.957%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863       7.314         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.662 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.662         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.662 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.853         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.853 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.438         ntclkbufg_3      
 DRM_82_108/CLKA[0]                                                        r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.198      10.240                          
 clock uncertainty                                       0.000      10.240                          

 Removal time                                           -0.028      10.212                          

 Data required time                                                 10.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.212                          
 Data arrival time                                                  11.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.048                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.501
  Launch Clock Delay      :  10.186
  Clock Pessimism Removal :  -1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054       6.254         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.503 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.503         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.503 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.655         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       8.655 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      10.186         ntclkbufg_3      
 CLMS_134_129/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMS_134_129/Q0                   tco                   0.226      10.412 r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       1.348      11.760         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_82_44/RSTA[0]                                                         r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.760         Logic Levels: 0  
                                                                                   Logic: 0.226ns(14.358%), Route: 1.348ns(85.642%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863       7.314         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.662 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.662         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.662 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.853         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.853 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.648      11.501         ntclkbufg_3      
 DRM_82_44/CLKA[0]                                                         r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.198      10.303                          
 clock uncertainty                                       0.000      10.303                          

 Removal time                                           -0.028      10.275                          

 Data required time                                                 10.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.275                          
 Data arrival time                                                  11.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.485                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv_L5Q_perm/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.233  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.186
  Launch Clock Delay      :  6.204
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      13.225 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.225         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      13.351 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168      16.519         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      16.519 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      18.104         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.287      18.391 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       0.829      19.220         vs_in_test2      
 CLMA_138_81/Y0                    td                    0.341      19.561 f       N121/gateop_perm/Z
                                   net (fanout=74)       1.560      21.121         N121             
 CLMS_186_101/RS                                                           f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  21.121         Logic Levels: 1  
                                                                                   Logic: 0.628ns(20.815%), Route: 2.389ns(79.185%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054      30.054         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.303 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.303         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.303 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.455         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.455 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      33.986         ntclkbufg_3      
 CLMS_186_101/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.251      34.237                          
 clock uncertainty                                      -0.050      34.187                          

 Recovery time                                          -0.617      33.570                          

 Data required time                                                 33.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.570                          
 Data arrival time                                                  21.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.449                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.233  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.186
  Launch Clock Delay      :  6.204
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      13.225 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.225         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      13.351 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168      16.519         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      16.519 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      18.104         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.287      18.391 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       0.829      19.220         vs_in_test2      
 CLMA_138_81/Y0                    td                    0.341      19.561 f       N121/gateop_perm/Z
                                   net (fanout=74)       1.537      21.098         N121             
 CLMS_174_113/RS                                                           f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS

 Data arrival time                                                  21.098         Logic Levels: 1  
                                                                                   Logic: 0.628ns(20.975%), Route: 2.366ns(79.025%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054      30.054         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.303 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.303         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.303 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.455         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.455 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      33.986         ntclkbufg_3      
 CLMS_174_113/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.251      34.237                          
 clock uncertainty                                      -0.050      34.187                          

 Recovery time                                          -0.617      33.570                          

 Data required time                                                 33.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.570                          
 Data arrival time                                                  21.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.472                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.233  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.186
  Launch Clock Delay      :  6.204
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      13.225 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.225         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      13.351 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168      16.519         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      16.519 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      18.104         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.287      18.391 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       0.829      19.220         vs_in_test2      
 CLMA_138_81/Y0                    td                    0.341      19.561 f       N121/gateop_perm/Z
                                   net (fanout=74)       1.537      21.098         N121             
 CLMS_174_113/RS                                                           f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                  21.098         Logic Levels: 1  
                                                                                   Logic: 0.628ns(20.975%), Route: 2.366ns(79.025%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054      30.054         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.303 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.303         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.303 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.455         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.455 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      33.986         ntclkbufg_3      
 CLMS_174_113/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.251      34.237                          
 clock uncertainty                                      -0.050      34.187                          

 Recovery time                                          -0.617      33.570                          

 Data required time                                                 33.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.570                          
 Data arrival time                                                  21.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.472                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    5.645  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.438
  Launch Clock Delay      :  5.542
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.811      27.811         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      27.811 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      29.342         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.226      29.568 r       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       0.687      30.255         vs_in_test2      
 CLMA_138_81/Y0                    td                    0.232      30.487 f       N121/gateop_perm/Z
                                   net (fanout=74)       0.464      30.951         N121             
 DRM_142_88/RSTB[0]                                                        f       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  30.951         Logic Levels: 1  
                                                                                   Logic: 0.458ns(28.465%), Route: 1.151ns(71.535%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      25.125 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.125         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      25.251 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863      31.114         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      31.462 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      31.462         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      31.462 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      33.653         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      33.653 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      35.238         ntclkbufg_3      
 DRM_142_88/CLKB[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.251      34.987                          
 clock uncertainty                                       0.050      35.037                          

 Removal time                                           -0.022      35.015                          

 Data required time                                                 35.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.015                          
 Data arrival time                                                  30.951                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.064                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    5.645  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.438
  Launch Clock Delay      :  5.542
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.811      27.811         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      27.811 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      29.342         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.226      29.568 r       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       0.687      30.255         vs_in_test2      
 CLMA_138_81/Y0                    td                    0.232      30.487 f       N121/gateop_perm/Z
                                   net (fanout=74)       0.464      30.951         N121             
 DRM_142_88/RSTA[0]                                                        f       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  30.951         Logic Levels: 1  
                                                                                   Logic: 0.458ns(28.465%), Route: 1.151ns(71.535%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      25.125 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.125         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      25.251 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863      31.114         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      31.462 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      31.462         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      31.462 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      33.653         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      33.653 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      35.238         ntclkbufg_3      
 DRM_142_88/CLKA[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.251      34.987                          
 clock uncertainty                                       0.050      35.037                          

 Removal time                                           -0.046      34.991                          

 Data required time                                                 34.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.991                          
 Data arrival time                                                  30.951                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.040                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scaler_4/u_calculator/col_cnt[6]/opit_0_A2Q21/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    5.645  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.438
  Launch Clock Delay      :  5.542
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.811      27.811         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      27.811 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      29.342         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.226      29.568 r       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       0.687      30.255         vs_in_test2      
 CLMA_138_81/Y0                    td                    0.229      30.484 r       N121/gateop_perm/Z
                                   net (fanout=74)       0.585      31.069         N121             
 CLMS_118_77/RSCO                  td                    0.105      31.174 r       scaler_4/u_calculator/col_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      31.174         ntR194           
 CLMS_118_81/RSCI                                                          r       scaler_4/u_calculator/col_cnt[6]/opit_0_A2Q21/RS

 Data arrival time                                                  31.174         Logic Levels: 2  
                                                                                   Logic: 0.560ns(30.568%), Route: 1.272ns(69.432%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      25.125 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.125         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      25.251 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863      31.114         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      31.462 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      31.462         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      31.462 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      33.653         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      33.653 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      35.238         ntclkbufg_3      
 CLMS_118_81/CLK                                                           r       scaler_4/u_calculator/col_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.251      34.987                          
 clock uncertainty                                       0.050      35.037                          

 Removal time                                            0.000      35.037                          

 Data required time                                                 35.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.037                          
 Data arrival time                                                  31.174                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.863                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv_L5Q_perm/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.186
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.289   11405.244 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.409   11405.653         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468   11406.121 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.526   11406.647         _N86406          
 CLMS_198_105/Y0                   td                    0.294   11406.941 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.350   11408.291         nt_rstn_out      
 CLMA_138_81/Y0                    td                    0.196   11408.487 f       N121/gateop_perm/Z
                                   net (fanout=74)       1.560   11410.047         N121             
 CLMS_186_101/RS                                                           f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                               11410.047         Logic Levels: 3  
                                                                                   Logic: 1.247ns(24.489%), Route: 3.845ns(75.511%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047   11401.318 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.318         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082   11401.400 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054   11406.454         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249   11406.703 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11406.703         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11406.703 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152   11408.855         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11408.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531   11410.386         ntclkbufg_3      
 CLMS_186_101/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000   11410.386                          
 clock uncertainty                                      -0.050   11410.336                          

 Recovery time                                          -0.617   11409.719                          

 Data required time                                              11409.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11409.719                          
 Data arrival time                                               11410.047                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.328                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.186
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.289   11405.244 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.409   11405.653         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468   11406.121 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.526   11406.647         _N86406          
 CLMS_198_105/Y0                   td                    0.294   11406.941 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.350   11408.291         nt_rstn_out      
 CLMA_138_81/Y0                    td                    0.210   11408.501 r       N121/gateop_perm/Z
                                   net (fanout=74)       1.188   11409.689         N121             
 CLMA_182_88/RSCO                  td                    0.137   11409.826 r       scaler_4/ram_fifo_ctrl_inst/cnt_col[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000   11409.826         ntR163           
 CLMA_182_92/RSCO                  td                    0.137   11409.963 r       scaler_4/ram_fifo_ctrl_inst/cnt_col[8]/opit_0_A2Q1/RSOUT
                                   net (fanout=4)        0.000   11409.963         ntR162           
 CLMA_182_96/RSCO                  td                    0.137   11410.100 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000   11410.100         ntR161           
 CLMA_182_100/RSCO                 td                    0.137   11410.237 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=5)        0.000   11410.237         ntR160           
 CLMA_182_104/RSCO                 td                    0.137   11410.374 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=4)        0.000   11410.374         ntR159           
 CLMA_182_108/RSCO                 td                    0.137   11410.511 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RSOUT
                                   net (fanout=5)        0.000   11410.511         ntR158           
 CLMA_182_112/RSCO                 td                    0.137   11410.648 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=3)        0.000   11410.648         ntR157           
 CLMA_182_116/RSCI                                                         r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/RS

 Data arrival time                                               11410.648         Logic Levels: 10 
                                                                                   Logic: 2.220ns(38.995%), Route: 3.473ns(61.005%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047   11401.318 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.318         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082   11401.400 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054   11406.454         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249   11406.703 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11406.703         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11406.703 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152   11408.855         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11408.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531   11410.386         ntclkbufg_3      
 CLMA_182_116/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                         0.000   11410.386                          
 clock uncertainty                                      -0.050   11410.336                          

 Recovery time                                           0.000   11410.336                          

 Data required time                                              11410.336                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11410.336                          
 Data arrival time                                               11410.648                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.312                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.186
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.289   11405.244 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.409   11405.653         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468   11406.121 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.526   11406.647         _N86406          
 CLMS_198_105/Y0                   td                    0.294   11406.941 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.350   11408.291         nt_rstn_out      
 CLMA_138_81/Y0                    td                    0.210   11408.501 r       N121/gateop_perm/Z
                                   net (fanout=74)       1.188   11409.689         N121             
 CLMA_182_88/RSCO                  td                    0.137   11409.826 r       scaler_4/ram_fifo_ctrl_inst/cnt_col[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000   11409.826         ntR163           
 CLMA_182_92/RSCO                  td                    0.137   11409.963 r       scaler_4/ram_fifo_ctrl_inst/cnt_col[8]/opit_0_A2Q1/RSOUT
                                   net (fanout=4)        0.000   11409.963         ntR162           
 CLMA_182_96/RSCO                  td                    0.137   11410.100 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000   11410.100         ntR161           
 CLMA_182_100/RSCO                 td                    0.137   11410.237 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=5)        0.000   11410.237         ntR160           
 CLMA_182_104/RSCO                 td                    0.137   11410.374 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=4)        0.000   11410.374         ntR159           
 CLMA_182_108/RSCO                 td                    0.137   11410.511 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RSOUT
                                   net (fanout=5)        0.000   11410.511         ntR158           
 CLMA_182_112/RSCO                 td                    0.137   11410.648 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=3)        0.000   11410.648         ntR157           
 CLMA_182_116/RSCI                                                         r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS

 Data arrival time                                               11410.648         Logic Levels: 10 
                                                                                   Logic: 2.220ns(38.995%), Route: 3.473ns(61.005%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047   11401.318 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.318         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082   11401.400 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.054   11406.454         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249   11406.703 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11406.703         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11406.703 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152   11408.855         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11408.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531   11410.386         ntclkbufg_3      
 CLMA_182_116/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/CLK
 clock pessimism                                         0.000   11410.386                          
 clock uncertainty                                      -0.050   11410.336                          

 Recovery time                                           0.000   11410.336                          

 Data required time                                              11410.336                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11410.336                          
 Data arrival time                                               11410.648                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.312                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.438
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.109       6.383         nt_rstn_out      
 CLMA_138_81/Y0                    td                    0.155       6.538 f       N121/gateop_perm/Z
                                   net (fanout=74)       0.464       7.002         N121             
 DRM_142_88/RSTB[0]                                                        f       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.002         Logic Levels: 2  
                                                                                   Logic: 0.726ns(30.389%), Route: 1.663ns(69.611%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863       7.314         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.662 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.662         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.662 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.853         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.853 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.438         ntclkbufg_3      
 DRM_142_88/CLKB[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000      11.438                          
 clock uncertainty                                       0.050      11.488                          

 Removal time                                           -0.022      11.466                          

 Data required time                                                 11.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.466                          
 Data arrival time                                                   7.002                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.464                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.438
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.109       6.383         nt_rstn_out      
 CLMA_138_81/Y0                    td                    0.155       6.538 f       N121/gateop_perm/Z
                                   net (fanout=74)       0.464       7.002         N121             
 DRM_142_88/RSTA[0]                                                        f       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.002         Logic Levels: 2  
                                                                                   Logic: 0.726ns(30.389%), Route: 1.663ns(69.611%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863       7.314         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.662 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.662         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.662 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.853         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.853 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.438         ntclkbufg_3      
 DRM_142_88/CLKA[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      11.438                          
 clock uncertainty                                       0.050      11.488                          

 Removal time                                           -0.046      11.442                          

 Data required time                                                 11.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.442                          
 Data arrival time                                                   7.002                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.440                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scaler_4/u_calculator/col_cnt[6]/opit_0_A2Q21/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.438
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.109       6.383         nt_rstn_out      
 CLMA_138_81/Y0                    td                    0.162       6.545 r       N121/gateop_perm/Z
                                   net (fanout=74)       0.585       7.130         N121             
 CLMS_118_77/RSCO                  td                    0.105       7.235 r       scaler_4/u_calculator/col_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.235         ntR194           
 CLMS_118_81/RSCI                                                          r       scaler_4/u_calculator/col_cnt[6]/opit_0_A2Q21/RS

 Data arrival time                                                   7.235         Logic Levels: 3  
                                                                                   Logic: 0.838ns(31.960%), Route: 1.784ns(68.040%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.863       7.314         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.662 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.662         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.662 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.853         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.853 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.438         ntclkbufg_3      
 CLMS_118_81/CLK                                                           r       scaler_4/u_calculator/col_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      11.438                          
 clock uncertainty                                       0.050      11.488                          

 Removal time                                            0.000      11.488                          

 Data required time                                                 11.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.488                          
 Data arrival time                                                   7.235                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.253                          
====================================================================================================

====================================================================================================

Startpoint  : x_scale_1[13]/opit_0/CLK
Endpoint    : scaler_1/u_calculator/col_cnt_ce_2/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N34             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMA_130_60/CLK                                                           r       x_scale_1[13]/opit_0/CLK

 CLMA_130_60/Q0                    tco                   0.289       6.288 r       x_scale_1[13]/opit_0/Q
                                   net (fanout=3)        0.609       6.897         x_scale_1[13]    
 CLMS_122_61/Y0                    td                    0.294       7.191 f       scaler_1/u_calculator/N84_mux3_1_inv/gateop_perm/Z
                                   net (fanout=10)       1.000       8.191         scaler_1/u_calculator/N140
                                   td                    0.477       8.668 f       scaler_1/u_calculator/N38_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.668         scaler_1/u_calculator/N38_1.co [6]
 CLMA_126_69/COUT                  td                    0.058       8.726 r       scaler_1/u_calculator/N38_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.726         scaler_1/u_calculator/N38_1.co [8]
 CLMA_126_73/Y1                    td                    0.498       9.224 r       scaler_1/u_calculator/N38_1.fsub_9/gateop_A2/Y1
                                   net (fanout=3)        0.585       9.809         scaler_1/u_calculator/N39 [10]
 CLMS_130_81/Y3                    td                    0.197      10.006 f       scaler_1/u_calculator/N209_inv/gateop_perm/Z
                                   net (fanout=2)        0.807      10.813         scaler_1/u_calculator/N209
 CLMA_126_73/RS                                                            f       scaler_1/u_calculator/col_cnt_ce_2/opit_0/RS

 Data arrival time                                                  10.813         Logic Levels: 4  
                                                                                   Logic: 1.813ns(37.661%), Route: 3.001ns(62.339%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N34             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 CLMA_126_73/CLK                                                           r       scaler_1/u_calculator/col_cnt_ce_2/opit_0/CLK
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.050      29.713                          

 Recovery time                                          -0.617      29.096                          

 Data required time                                                 29.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.096                          
 Data arrival time                                                  10.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.283                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_1[12]/opit_0/CLK
Endpoint    : scaler_1/u_calculator/dst_row_ce_8/opit_0_A2Q0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N34             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMA_110_105/CLK                                                          r       y_scale_1[12]/opit_0/CLK

 CLMA_110_105/Y2                   tco                   0.375       6.374 r       y_scale_1[12]/opit_0/Q
                                   net (fanout=18)       0.450       6.824         y_scale_1[12]    
 CLMA_114_88/Y0                    td                    0.490       7.314 f       scaler_1/u_calculator/N147_inv/gateop_perm/Z
                                   net (fanout=10)       0.898       8.212         scaler_1/u_calculator/N147
                                   td                    0.477       8.689 f       scaler_1/u_calculator/N56_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.689         scaler_1/u_calculator/N56_1.co [6]
 CLMS_114_89/Y3                    td                    0.501       9.190 r       scaler_1/u_calculator/N56_1.fsub_7/gateop_A2/Y1
                                   net (fanout=3)        0.547       9.737         scaler_1/u_calculator/N57 [8]
 CLMA_110_97/Y2                    td                    0.196       9.933 f       scaler_1/u_calculator/N247_inv/gateop_perm/Z
                                   net (fanout=2)        0.559      10.492         scaler_1/u_calculator/N247
 CLMA_110_89/RS                                                            f       scaler_1/u_calculator/dst_row_ce_8/opit_0_A2Q0/RS

 Data arrival time                                                  10.492         Logic Levels: 3  
                                                                                   Logic: 2.039ns(45.382%), Route: 2.454ns(54.618%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N34             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 CLMA_110_89/CLK                                                           r       scaler_1/u_calculator/dst_row_ce_8/opit_0_A2Q0/CLK
 clock pessimism                                         0.406      29.770                          
 clock uncertainty                                      -0.050      29.720                          

 Recovery time                                          -0.617      29.103                          

 Data required time                                                 29.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.103                          
 Data arrival time                                                  10.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.611                          
====================================================================================================

====================================================================================================

Startpoint  : x_scale_1[13]/opit_0/CLK
Endpoint    : scaler_1/u_calculator/col_cnt_sel_2/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N34             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMA_130_60/CLK                                                           r       x_scale_1[13]/opit_0/CLK

 CLMA_130_60/Q0                    tco                   0.289       6.288 r       x_scale_1[13]/opit_0/Q
                                   net (fanout=3)        0.609       6.897         x_scale_1[13]    
 CLMS_122_61/Y0                    td                    0.294       7.191 f       scaler_1/u_calculator/N84_mux3_1_inv/gateop_perm/Z
                                   net (fanout=10)       1.000       8.191         scaler_1/u_calculator/N140
                                   td                    0.477       8.668 f       scaler_1/u_calculator/N38_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.668         scaler_1/u_calculator/N38_1.co [6]
 CLMA_126_69/COUT                  td                    0.058       8.726 r       scaler_1/u_calculator/N38_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.726         scaler_1/u_calculator/N38_1.co [8]
 CLMA_126_73/Y1                    td                    0.475       9.201 f       scaler_1/u_calculator/N38_1.fsub_9/gateop_A2/Y1
                                   net (fanout=3)        0.427       9.628         scaler_1/u_calculator/N39 [10]
 CLMS_130_81/Y2                    td                    0.295       9.923 f       scaler_1/u_calculator/N210/gateop_perm/Z
                                   net (fanout=2)        0.518      10.441         scaler_1/u_calculator/N210
 CLMS_130_73/RS                                                            f       scaler_1/u_calculator/col_cnt_sel_2/opit_0/RS

 Data arrival time                                                  10.441         Logic Levels: 4  
                                                                                   Logic: 1.888ns(42.503%), Route: 2.554ns(57.497%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N34             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 CLMS_130_73/CLK                                                           r       scaler_1/u_calculator/col_cnt_sel_2/opit_0/CLK
 clock pessimism                                         0.406      29.770                          
 clock uncertainty                                      -0.050      29.720                          

 Recovery time                                          -0.617      29.103                          

 Data required time                                                 29.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.103                          
 Data arrival time                                                  10.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.662                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N34             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531       5.564         ntclkbufg_2      
 CLMA_134_136/CLK                                                          r       frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/CLK

 CLMA_134_136/Q1                   tco                   0.229       5.793 r       frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       0.611       6.404         frame_buf/wr_buf_1/ddr_rstn_2d
 DRM_142_168/RSTA[0]                                                       r       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.404         Logic Levels: 0  
                                                                                   Logic: 0.229ns(27.262%), Route: 0.611ns(72.738%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N34             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 DRM_142_168/CLKA[0]                                                       r       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Removal time                                           -0.028       5.572                          

 Data required time                                                  5.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.572                          
 Data arrival time                                                   6.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.832                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_1[0]/opit_0/CLK
Endpoint    : scaler_1/u_calculator/dst_row_sel/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N34             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531       5.564         ntclkbufg_2      
 CLMS_122_97/CLK                                                           r       TARGET_V_NUM_1[0]/opit_0/CLK

 CLMS_122_97/Q1                    tco                   0.229       5.793 r       TARGET_V_NUM_1[0]/opit_0/Q
                                   net (fanout=11)       0.532       6.325         TARGET_V_NUM_1[0]
 CLMA_110_88/Y2                    td                    0.155       6.480 f       scaler_1/u_calculator/N224/gateop_perm/Z
                                   net (fanout=2)        0.197       6.677         scaler_1/u_calculator/N224
 CLMA_114_88/RS                                                            f       scaler_1/u_calculator/dst_row_sel/opit_0/RS

 Data arrival time                                                   6.677         Logic Levels: 1  
                                                                                   Logic: 0.384ns(34.501%), Route: 0.729ns(65.499%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N34             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMA_114_88/CLK                                                           r       scaler_1/u_calculator/dst_row_sel/opit_0/CLK
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Removal time                                           -0.220       5.380                          

 Data required time                                                  5.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.380                          
 Data arrival time                                                   6.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.297                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N34             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531       5.564         ntclkbufg_2      
 CLMA_134_136/CLK                                                          r       frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/CLK

 CLMA_134_136/Q1                   tco                   0.229       5.793 r       frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       1.104       6.897         frame_buf/wr_buf_1/ddr_rstn_2d
 DRM_54_128/RSTA[0]                                                        r       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.897         Logic Levels: 0  
                                                                                   Logic: 0.229ns(17.179%), Route: 1.104ns(82.821%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N34             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 DRM_54_128/CLKA[0]                                                        r       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Removal time                                           -0.028       5.572                          

 Data required time                                                  5.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.572                          
 Data arrival time                                                   6.897                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.325                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.609  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.287   11405.242 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.397   11405.639         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468   11406.107 r       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.546   11406.653         _N86406          
 CLMS_198_105/Y0                   td                    0.285   11406.938 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.891   11407.829         nt_rstn_out      
 CLMA_174_80/Y0                    td                    0.341   11408.170 f       N53/gateop_perm/Z
                                   net (fanout=92)       1.300   11409.470         N53              
 APM_106_52/RST_X                                                          f       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X

 Data arrival time                                               11409.470         Logic Levels: 3  
                                                                                   Logic: 1.381ns(30.587%), Route: 3.134ns(69.413%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047   11401.323 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.323         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048   11401.371 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992   11402.363         _N34             
 IOCKGATE_86_20/OUT                td                    0.249   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11402.612         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621   11404.233         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11404.233 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531   11405.764         ntclkbufg_2      
 APM_106_52/CLK                                                            r       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.000   11405.764                          
 clock uncertainty                                      -0.050   11405.714                          

 Recovery time                                          -1.197   11404.517                          

 Data required time                                              11404.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11404.517                          
 Data arrival time                                               11409.470                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.953                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Y
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.609  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.287   11405.242 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.397   11405.639         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468   11406.107 r       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.546   11406.653         _N86406          
 CLMS_198_105/Y0                   td                    0.285   11406.938 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.891   11407.829         nt_rstn_out      
 CLMA_174_80/Y0                    td                    0.341   11408.170 f       N53/gateop_perm/Z
                                   net (fanout=92)       1.300   11409.470         N53              
 APM_106_52/RST_Y                                                          f       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Y

 Data arrival time                                               11409.470         Logic Levels: 3  
                                                                                   Logic: 1.381ns(30.587%), Route: 3.134ns(69.413%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047   11401.323 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.323         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048   11401.371 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992   11402.363         _N34             
 IOCKGATE_86_20/OUT                td                    0.249   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11402.612         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621   11404.233         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11404.233 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531   11405.764         ntclkbufg_2      
 APM_106_52/CLK                                                            r       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.000   11405.764                          
 clock uncertainty                                      -0.050   11405.714                          

 Recovery time                                          -1.112   11404.602                          

 Data required time                                              11404.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11404.602                          
 Data arrival time                                               11409.470                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.868                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Z
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.609  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_194_105/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_194_105/Q0                   tco                   0.287   11405.242 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.397   11405.639         rstn_1ms[13]     
 CLMA_194_96/Y3                    td                    0.468   11406.107 r       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.546   11406.653         _N86406          
 CLMS_198_105/Y0                   td                    0.285   11406.938 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.891   11407.829         nt_rstn_out      
 CLMA_174_80/Y0                    td                    0.341   11408.170 f       N53/gateop_perm/Z
                                   net (fanout=92)       1.300   11409.470         N53              
 APM_106_52/RST_Z                                                          f       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Z

 Data arrival time                                               11409.470         Logic Levels: 3  
                                                                                   Logic: 1.381ns(30.587%), Route: 3.134ns(69.413%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047   11401.323 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.323         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048   11401.371 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992   11402.363         _N34             
 IOCKGATE_86_20/OUT                td                    0.249   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11402.612         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621   11404.233         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11404.233 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531   11405.764         ntclkbufg_2      
 APM_106_52/CLK                                                            r       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.000   11405.764                          
 clock uncertainty                                      -0.050   11405.714                          

 Recovery time                                          -1.005   11404.709                          

 Data required time                                              11404.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11404.709                          
 Data arrival time                                               11409.470                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.761                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.739       6.013         nt_rstn_out      
 CLMA_174_80/Y0                    td                    0.232       6.245 f       N53/gateop_perm/Z
                                   net (fanout=92)       0.183       6.428         N53              
 CLMS_174_81/RS                                                            f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.428         Logic Levels: 2  
                                                                                   Logic: 0.803ns(44.242%), Route: 1.012ns(55.758%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N34             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMS_174_81/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       5.999                          
 clock uncertainty                                       0.050       6.049                          

 Removal time                                           -0.220       5.829                          

 Data required time                                                  5.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.829                          
 Data arrival time                                                   6.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.599                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.739       6.013         nt_rstn_out      
 CLMA_174_80/Y0                    td                    0.232       6.245 f       N53/gateop_perm/Z
                                   net (fanout=92)       0.183       6.428         N53              
 CLMS_174_81/RS                                                            f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.428         Logic Levels: 2  
                                                                                   Logic: 0.803ns(44.242%), Route: 1.012ns(55.758%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N34             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMS_174_81/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       5.999                          
 clock uncertainty                                       0.050       6.049                          

 Removal time                                           -0.220       5.829                          

 Data required time                                                  5.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.829                          
 Data arrival time                                                   6.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.599                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scaler_1/ram_fifo_ctrl_inst/wr_req_d0/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.090       4.927         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.347       5.274 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.739       6.013         nt_rstn_out      
 CLMA_174_80/Y0                    td                    0.232       6.245 f       N53/gateop_perm/Z
                                   net (fanout=92)       0.183       6.428         N53              
 CLMS_174_81/RS                                                            f       scaler_1/ram_fifo_ctrl_inst/wr_req_d0/opit_0/RS

 Data arrival time                                                   6.428         Logic Levels: 2  
                                                                                   Logic: 0.803ns(44.242%), Route: 1.012ns(55.758%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N34             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMS_174_81/CLK                                                           r       scaler_1/ram_fifo_ctrl_inst/wr_req_d0/opit_0/CLK
 clock pessimism                                         0.000       5.999                          
 clock uncertainty                                       0.050       6.049                          

 Removal time                                           -0.220       5.829                          

 Data required time                                                  5.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.829                          
 Data arrival time                                                   6.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.599                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      13.230 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.230         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      13.306 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530      15.836         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      15.836 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      17.421         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.287      17.708 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       1.248      18.956         vs_in_test       
 CLMA_174_80/Y0                    td                    0.196      19.152 f       N53/gateop_perm/Z
                                   net (fanout=92)       1.300      20.452         N53              
 APM_106_52/RST_X                                                          f       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X

 Data arrival time                                                  20.452         Logic Levels: 1  
                                                                                   Logic: 0.483ns(15.935%), Route: 2.548ns(84.065%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N34             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 APM_106_52/CLK                                                            r       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.249      29.613                          
 clock uncertainty                                      -0.050      29.563                          

 Recovery time                                          -1.197      28.366                          

 Data required time                                                 28.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.366                          
 Data arrival time                                                  20.452                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.914                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Y
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      13.230 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.230         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      13.306 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530      15.836         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      15.836 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      17.421         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.287      17.708 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       1.248      18.956         vs_in_test       
 CLMA_174_80/Y0                    td                    0.196      19.152 f       N53/gateop_perm/Z
                                   net (fanout=92)       1.300      20.452         N53              
 APM_106_52/RST_Y                                                          f       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Y

 Data arrival time                                                  20.452         Logic Levels: 1  
                                                                                   Logic: 0.483ns(15.935%), Route: 2.548ns(84.065%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N34             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 APM_106_52/CLK                                                            r       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.249      29.613                          
 clock uncertainty                                      -0.050      29.563                          

 Recovery time                                          -1.112      28.451                          

 Data required time                                                 28.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.451                          
 Data arrival time                                                  20.452                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.999                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Z
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      13.230 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.230         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      13.306 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530      15.836         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      15.836 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      17.421         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.287      17.708 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       1.248      18.956         vs_in_test       
 CLMA_174_80/Y0                    td                    0.196      19.152 f       N53/gateop_perm/Z
                                   net (fanout=92)       1.300      20.452         N53              
 APM_106_52/RST_Z                                                          f       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Z

 Data arrival time                                                  20.452         Logic Levels: 1  
                                                                                   Logic: 0.483ns(15.935%), Route: 2.548ns(84.065%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N34             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 APM_106_52/CLK                                                            r       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.249      29.613                          
 clock uncertainty                                      -0.050      29.563                          

 Recovery time                                          -1.005      28.558                          

 Data required time                                                 28.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.558                          
 Data arrival time                                                  20.452                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.106                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      27.457         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      27.457 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      28.988         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.226      29.214 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       0.996      30.210         vs_in_test       
 CLMA_174_80/Y0                    td                    0.155      30.365 f       N53/gateop_perm/Z
                                   net (fanout=92)       0.183      30.548         N53              
 CLMS_174_81/RS                                                            f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                  30.548         Logic Levels: 1  
                                                                                   Logic: 0.381ns(24.423%), Route: 1.179ns(75.577%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      25.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      25.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010      26.216         _N34             
 IOCKGATE_86_20/OUT                td                    0.348      26.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650      28.214         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      28.214 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585      29.799         ntclkbufg_2      
 CLMS_174_81/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.249      29.550                          
 clock uncertainty                                       0.050      29.600                          

 Removal time                                           -0.220      29.380                          

 Data required time                                                 29.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.380                          
 Data arrival time                                                  30.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.168                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      27.457         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      27.457 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      28.988         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.226      29.214 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       0.996      30.210         vs_in_test       
 CLMA_174_80/Y0                    td                    0.155      30.365 f       N53/gateop_perm/Z
                                   net (fanout=92)       0.183      30.548         N53              
 CLMS_174_81/RS                                                            f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                  30.548         Logic Levels: 1  
                                                                                   Logic: 0.381ns(24.423%), Route: 1.179ns(75.577%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      25.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      25.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010      26.216         _N34             
 IOCKGATE_86_20/OUT                td                    0.348      26.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650      28.214         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      28.214 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585      29.799         ntclkbufg_2      
 CLMS_174_81/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.249      29.550                          
 clock uncertainty                                       0.050      29.600                          

 Removal time                                           -0.220      29.380                          

 Data required time                                                 29.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.380                          
 Data arrival time                                                  30.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.168                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scaler_1/ram_fifo_ctrl_inst/wr_req_d0/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      27.457         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      27.457 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      28.988         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.226      29.214 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       0.996      30.210         vs_in_test       
 CLMA_174_80/Y0                    td                    0.155      30.365 f       N53/gateop_perm/Z
                                   net (fanout=92)       0.183      30.548         N53              
 CLMS_174_81/RS                                                            f       scaler_1/ram_fifo_ctrl_inst/wr_req_d0/opit_0/RS

 Data arrival time                                                  30.548         Logic Levels: 1  
                                                                                   Logic: 0.381ns(24.423%), Route: 1.179ns(75.577%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      25.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      25.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010      26.216         _N34             
 IOCKGATE_86_20/OUT                td                    0.348      26.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650      28.214         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      28.214 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585      29.799         ntclkbufg_2      
 CLMS_174_81/CLK                                                           r       scaler_1/ram_fifo_ctrl_inst/wr_req_d0/opit_0/CLK
 clock pessimism                                        -0.249      29.550                          
 clock uncertainty                                       0.050      29.600                          

 Removal time                                           -0.220      29.380                          

 Data required time                                                 29.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.380                          
 Data arrival time                                                  30.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/CLK
Endpoint    : g_out[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMA_126_101/CLK                                                          r       u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/CLK

 CLMA_126_101/Q1                   tco                   0.291      11.245 r       u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.614      11.859         TARGET_V_NUM_reg[2]
                                   td                    0.474      12.333 f       N295_0.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.333         N295_0.co [2]    
 CLMS_134_117/COUT                 td                    0.058      12.391 r       N295_0.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.391         N295_0.co [4]    
 CLMS_134_121/Y1                   td                    0.498      12.889 r       N295_0.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.690      13.579         N295[6]          
 CLMS_130_117/COUT                 td                    0.324      13.903 r       N296.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.903         N296.co [6]      
                                   td                    0.058      13.961 r       N296.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.961         N296.co [10]     
 CLMS_130_121/Y2                   td                    0.271      14.232 r       N296.lt_6/gateop/Y
                                   net (fanout=1)        0.411      14.643         N296             
 CLMA_138_124/Y3                   td                    0.303      14.946 r       N306_1/gateop_perm/Z
                                   net (fanout=1)        0.121      15.067         _N65460          
 CLMA_138_125/Y2                   td                    0.494      15.561 f       N306_0/gateop_perm/Z
                                   net (fanout=24)       2.112      17.673         N306             
 CLMA_210_204/Y0                   td                    0.294      17.967 f       N311_9[9]/gateop_perm/Z
                                   net (fanout=1)        2.303      20.270         nt_g_out[1]      
 IOL_327_110/DO                    td                    0.139      20.409 f       g_out_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000      20.409         g_out_obuf[1]/ntO
 IOBS_LR_328_109/PAD               td                    3.903      24.312 f       g_out_obuf[1]/opit_0/O
                                   net (fanout=1)        0.094      24.406         g_out[1]         
 M17                                                                       f       g_out[1] (port)  

 Data arrival time                                                  24.406         Logic Levels: 9  
                                                                                   Logic: 7.107ns(52.832%), Route: 6.345ns(47.168%)
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/CLK
Endpoint    : b_out[7] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMA_126_101/CLK                                                          r       u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/CLK

 CLMA_126_101/Q1                   tco                   0.291      11.245 r       u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.614      11.859         TARGET_V_NUM_reg[2]
                                   td                    0.474      12.333 f       N295_0.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.333         N295_0.co [2]    
 CLMS_134_117/COUT                 td                    0.058      12.391 r       N295_0.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.391         N295_0.co [4]    
 CLMS_134_121/Y1                   td                    0.498      12.889 r       N295_0.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.690      13.579         N295[6]          
 CLMS_130_117/COUT                 td                    0.324      13.903 r       N296.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.903         N296.co [6]      
                                   td                    0.058      13.961 r       N296.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.961         N296.co [10]     
 CLMS_130_121/Y2                   td                    0.271      14.232 r       N296.lt_6/gateop/Y
                                   net (fanout=1)        0.411      14.643         N296             
 CLMA_138_124/Y3                   td                    0.303      14.946 r       N306_1/gateop_perm/Z
                                   net (fanout=1)        0.121      15.067         _N65460          
 CLMA_138_125/Y2                   td                    0.494      15.561 f       N306_0/gateop_perm/Z
                                   net (fanout=24)       2.069      17.630         N306             
 CLMS_214_221/Y0                   td                    0.490      18.120 f       N311_9[23]/gateop_perm/Z
                                   net (fanout=1)        2.169      20.289         nt_b_out[7]      
 IOL_327_138/DO                    td                    0.139      20.428 f       b_out_obuf[7]/opit_1/O
                                   net (fanout=1)        0.000      20.428         b_out_obuf[7]/ntO
 IOBS_LR_328_137/PAD               td                    3.903      24.331 f       b_out_obuf[7]/opit_0/O
                                   net (fanout=1)        0.060      24.391         b_out[7]         
 P19                                                                       f       b_out[7] (port)  

 Data arrival time                                                  24.391         Logic Levels: 9  
                                                                                   Logic: 7.303ns(54.350%), Route: 6.134ns(45.650%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     1.585      10.954         ntclkbufg_0      
 CLMS_102_137/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_102_137/Q0                   tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=142)      2.769      14.010         nt_ddr_init_done 
 IOL_67_374/DO                     td                    0.139      14.149 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.149         ddr_init_done_obuf/ntO
 IOBD_64_376/PAD                   td                   10.009      24.158 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.097      24.255         ddr_init_done    
 C5                                                                        f       ddr_init_done (port)

 Data arrival time                                                  24.255         Logic Levels: 2  
                                                                                   Logic: 10.435ns(78.453%), Route: 2.866ns(21.547%)
====================================================================================================

====================================================================================================

Startpoint  : g_in[4] (port)
Endpoint    : image_size_down_without_fifo_2/tdata[7]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AA18                                                    0.000       0.000 r       g_in[4] (port)   
                                   net (fanout=1)        0.092       0.092         g_in[4]          
 IOBD_225_0/DIN                    td                    1.047       1.139 r       g_in_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       1.139         g_in_ibuf[4]/ntD 
 IOL_227_6/RX_DATA_DD              td                    0.082       1.221 r       g_in_ibuf[4]/opit_1/OUT
                                   net (fanout=1)        0.389       1.610         nt_g_in[4]       
 CLMA_230_8/CD                                                             r       image_size_down_without_fifo_2/tdata[7]/opit_0/D

 Data arrival time                                                   1.610         Logic Levels: 2  
                                                                                   Logic: 1.129ns(70.124%), Route: 0.481ns(29.876%)
====================================================================================================

====================================================================================================

Startpoint  : b_in[7] (port)
Endpoint    : image_size_down_without_fifo_2/tdata[4]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB17                                                    0.000       0.000 r       b_in[7] (port)   
                                   net (fanout=1)        0.089       0.089         b_in[7]          
 IOBS_TB_220_0/DIN                 td                    1.047       1.136 r       b_in_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       1.136         b_in_ibuf[7]/ntD 
 IOL_223_5/RX_DATA_DD              td                    0.082       1.218 r       b_in_ibuf[7]/opit_1/OUT
                                   net (fanout=1)        0.396       1.614         nt_b_in[7]       
 CLMA_230_8/M0                                                             r       image_size_down_without_fifo_2/tdata[4]/opit_0/D

 Data arrival time                                                   1.614         Logic Levels: 2  
                                                                                   Logic: 1.129ns(69.950%), Route: 0.485ns(30.050%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync (port)
Endpoint    : cmos1_vsync_d0/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       cmos1_vsync (port)
                                   net (fanout=1)        0.077       0.077         cmos1_vsync      
 IOBS_TB_168_0/DIN                 td                    1.047       1.124 r       cmos1_vsync_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.124         cmos1_vsync_ibuf/ntD
 IOL_171_5/RX_DATA_DD              td                    0.082       1.206 r       cmos1_vsync_ibuf/opit_1/OUT
                                   net (fanout=1)        0.428       1.634         nt_cmos1_vsync   
 CLMA_166_16/M0                                                            r       cmos1_vsync_d0/opit_0/D

 Data arrival time                                                   1.634         Logic Levels: 2  
                                                                                   Logic: 1.129ns(69.094%), Route: 0.505ns(30.906%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_162_37/CLK         power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_162_37/CLK         power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_162_33/CLK         power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_62_149/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_62_149/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_62_145/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.612       6.750           1.138           High Pulse Width  APM_206_140/CLK         N582/gopapm/CLK
 5.612       6.750           1.138           Low Pulse Width   APM_206_140/CLK         N582/gopapm/CLK
 5.612       6.750           1.138           Low Pulse Width   APM_106_104/CLK         scaler_2/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
====================================================================================================

{coms1_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           Low Pulse Width   CLMS_170_69/CLK         cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_170_69/CLK         cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_170_69/CLK         cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
====================================================================================================

{coms2_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           Low Pulse Width   CLMS_166_93/CLK         cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_166_93/CLK         cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_166_93/CLK         cmos2_8_16bit/enble/opit_0_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 8.862       10.000          1.138           High Pulse Width  APM_106_164/CLK         u_top_sd_rw/u_data_gen/N37996/gopapm/CLK
 8.862       10.000          1.138           Low Pulse Width   APM_106_164/CLK         u_top_sd_rw/u_data_gen/N37996/gopapm/CLK
 9.102       10.000          0.898           Low Pulse Width   DRM_234_252/CLKA[0]     u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_102_205/CLK        u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_102_205/CLK        u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_102_205/CLK        u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/CLK
====================================================================================================

{hdmi_ddr_ov5640_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           Low Pulse Width   CLMS_174_165/CLK        u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_174_165/CLK        u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           Low Pulse Width   CLMS_174_161/CLK        u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           Low Pulse Width   DRM_278_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_278_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_278_128/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.380      20.000          0.620           Low Pulse Width   CLMS_222_13/CLK         coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 19.380      20.000          0.620           High Pulse Width  CLMS_222_13/CLK         coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 19.380      20.000          0.620           High Pulse Width  CLMS_222_13/CLK         coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
====================================================================================================

{coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.762      11.900          1.138           High Pulse Width  APM_106_92/CLK          scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 10.762      11.900          1.138           Low Pulse Width   APM_106_92/CLK          scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 10.762      11.900          1.138           Low Pulse Width   APM_106_68/CLK          scaler_4/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
====================================================================================================

{coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.762      11.900          1.138           High Pulse Width  APM_106_80/CLK          scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 10.762      11.900          1.138           Low Pulse Width   APM_106_80/CLK          scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 10.762      11.900          1.138           High Pulse Width  APM_106_52/CLK          scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_50_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_50_192/Q3                    tco                   0.220       3.587 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.865       4.452         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.243       4.695 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.087       5.782         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_46_193/Y2                    td                    0.150       5.932 f       _N11565_inv/gateop_perm/Z
                                   net (fanout=8)        0.398       6.330         _N11565          
                                   td                    0.368       6.698 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.698         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8375
 CLMA_42_192/COUT                  td                    0.044       6.742 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.742         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8377
                                   td                    0.044       6.786 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.786         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8379
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   6.786         Logic Levels: 3  
                                                                                   Logic: 1.069ns(31.266%), Route: 2.350ns(68.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      22.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_42_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   6.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.384                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_50_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_50_192/Q3                    tco                   0.220       3.587 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.865       4.452         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.243       4.695 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.087       5.782         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_46_193/Y2                    td                    0.150       5.932 f       _N11565_inv/gateop_perm/Z
                                   net (fanout=8)        0.398       6.330         _N11565          
                                   td                    0.368       6.698 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.698         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8375
 CLMA_42_192/COUT                  td                    0.044       6.742 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.742         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8377
 CLMA_42_196/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.742         Logic Levels: 3  
                                                                                   Logic: 1.025ns(30.370%), Route: 2.350ns(69.630%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      22.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_42_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.132      23.166                          

 Data required time                                                 23.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.166                          
 Data arrival time                                                   6.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_50_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_50_192/Q3                    tco                   0.220       3.587 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.865       4.452         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.243       4.695 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.087       5.782         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_46_193/Y2                    td                    0.150       5.932 f       _N11565_inv/gateop_perm/Z
                                   net (fanout=8)        0.398       6.330         _N11565          
                                   td                    0.368       6.698 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.698         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8375
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.698         Logic Levels: 2  
                                                                                   Logic: 0.981ns(29.451%), Route: 2.350ns(70.549%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      22.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_42_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.115      23.183                          

 Data required time                                                 23.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.183                          
 Data arrival time                                                   6.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMS_42_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK

 CLMS_42_181/Q0                    tco                   0.179       3.344 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.061       3.405         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0
 CLMS_42_181/B4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.405         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_42_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.201       3.166                          
 clock uncertainty                                       0.000       3.166                          

 Hold time                                              -0.029       3.137                          

 Data required time                                                  3.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.137                          
 Data arrival time                                                   3.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_46_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_46_192/Q2                    tco                   0.180       3.345 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.062       3.407         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_1
 CLMA_46_192/A4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.380%), Route: 0.062ns(25.620%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_46_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.201       3.166                          
 clock uncertainty                                       0.000       3.166                          

 Hold time                                              -0.029       3.137                          

 Data required time                                                  3.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.137                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_46_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/CLK

 CLMA_46_192/Q0                    tco                   0.179       3.344 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.061       3.405         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_2
 CLMS_46_193/A0                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.405         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_46_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                              -0.078       3.102                          

 Data required time                                                  3.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.102                          
 Data arrival time                                                   3.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/ddr_arbit/state_4/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMS_118_137/CLK                                                          r       frame_buf/ddr_arbit/state_4/opit_0_inv_L5Q_perm/CLK

 CLMS_118_137/Q1                   tco                   0.223       6.959 f       frame_buf/ddr_arbit/state_4/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.372       7.331         frame_buf/ddr_arbit/state_4
 CLMS_114_145/Y1                   td                    0.359       7.690 f       frame_buf/ddr_arbit/N98/gateop_perm/Z
                                   net (fanout=288)      0.679       8.369         frame_buf/ddr_arbit/N98
                                   td                    0.368       8.737 f       frame_buf/wr_buf_4/N82_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.737         frame_buf/wr_buf_4/_N7537
 CLMA_98_120/COUT                  td                    0.044       8.781 r       frame_buf/wr_buf_4/N82_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.781         frame_buf/wr_buf_4/_N7539
                                   td                    0.044       8.825 r       frame_buf/wr_buf_4/N82_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.825         frame_buf/wr_buf_4/_N7541
 CLMA_98_124/COUT                  td                    0.044       8.869 r       frame_buf/wr_buf_4/N82_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.869         frame_buf/wr_buf_4/_N7543
                                   td                    0.044       8.913 r       frame_buf/wr_buf_4/N82_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.913         frame_buf/wr_buf_4/_N7545
 CLMA_98_128/COUT                  td                    0.044       8.957 r       frame_buf/wr_buf_4/N82_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.957         frame_buf/wr_buf_4/_N7547
                                   td                    0.044       9.001 r       frame_buf/wr_buf_4/N82_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.001         frame_buf/wr_buf_4/_N7549
 CLMA_98_132/COUT                  td                    0.044       9.045 r       frame_buf/wr_buf_4/N82_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.045         frame_buf/wr_buf_4/_N7551
 CLMA_98_136/Y1                    td                    0.383       9.428 r       frame_buf/wr_buf_4/N82_23/gateop_A2/Y1
                                   net (fanout=1)        0.238       9.666         frame_buf/_N14814
 CLMA_102_136/Y1                   td                    0.514      10.180 f       frame_buf/wr_buf_3/N82_24/gateop_A2/Y1
                                   net (fanout=1)        0.476      10.656         frame_buf/_N14843
                                   td                    0.368      11.024 f       frame_buf/wr_buf_2/N82_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.024         frame_buf/wr_buf_2/_N7448
 CLMA_110_133/Y3                   td                    0.387      11.411 r       frame_buf/wr_buf_2/N82_26/gateop_A2/Y1
                                   net (fanout=1)        0.346      11.757         frame_buf/_N14873
 CLMS_102_141/Y3                   td                    0.360      12.117 f       frame_buf/wr_buf_1/N82_26/gateop_A2/Y1
                                   net (fanout=1)        0.255      12.372         frame_buf/_N14901
 CLMS_98_145/COUT                  td                    0.397      12.769 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.769         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7725
 CLMS_98_149/CIN                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  12.769         Logic Levels: 10 
                                                                                   Logic: 3.667ns(60.782%), Route: 2.366ns(39.218%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895      16.387         ntclkbufg_0      
 CLMS_98_149/CLK                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.132      16.235                          

 Data required time                                                 16.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.235                          
 Data arrival time                                                  12.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.466                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/ddr_arbit/state_4/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/I1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMS_118_137/CLK                                                          r       frame_buf/ddr_arbit/state_4/opit_0_inv_L5Q_perm/CLK

 CLMS_118_137/Q1                   tco                   0.223       6.959 f       frame_buf/ddr_arbit/state_4/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.372       7.331         frame_buf/ddr_arbit/state_4
 CLMS_114_145/Y1                   td                    0.359       7.690 f       frame_buf/ddr_arbit/N98/gateop_perm/Z
                                   net (fanout=288)      0.679       8.369         frame_buf/ddr_arbit/N98
                                   td                    0.368       8.737 f       frame_buf/wr_buf_4/N82_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.737         frame_buf/wr_buf_4/_N7537
 CLMA_98_120/COUT                  td                    0.044       8.781 r       frame_buf/wr_buf_4/N82_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.781         frame_buf/wr_buf_4/_N7539
                                   td                    0.044       8.825 r       frame_buf/wr_buf_4/N82_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.825         frame_buf/wr_buf_4/_N7541
 CLMA_98_124/COUT                  td                    0.044       8.869 r       frame_buf/wr_buf_4/N82_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.869         frame_buf/wr_buf_4/_N7543
                                   td                    0.044       8.913 r       frame_buf/wr_buf_4/N82_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.913         frame_buf/wr_buf_4/_N7545
 CLMA_98_128/COUT                  td                    0.044       8.957 r       frame_buf/wr_buf_4/N82_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.957         frame_buf/wr_buf_4/_N7547
                                   td                    0.044       9.001 r       frame_buf/wr_buf_4/N82_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.001         frame_buf/wr_buf_4/_N7549
 CLMA_98_132/COUT                  td                    0.044       9.045 r       frame_buf/wr_buf_4/N82_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.045         frame_buf/wr_buf_4/_N7551
 CLMA_98_136/Y1                    td                    0.383       9.428 r       frame_buf/wr_buf_4/N82_23/gateop_A2/Y1
                                   net (fanout=1)        0.238       9.666         frame_buf/_N14814
 CLMA_102_136/Y1                   td                    0.514      10.180 f       frame_buf/wr_buf_3/N82_24/gateop_A2/Y1
                                   net (fanout=1)        0.476      10.656         frame_buf/_N14843
                                   td                    0.368      11.024 f       frame_buf/wr_buf_2/N82_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.024         frame_buf/wr_buf_2/_N7448
 CLMA_110_133/Y3                   td                    0.387      11.411 r       frame_buf/wr_buf_2/N82_26/gateop_A2/Y1
                                   net (fanout=1)        0.346      11.757         frame_buf/_N14873
 CLMS_102_141/COUT                 td                    0.397      12.154 r       frame_buf/wr_buf_1/N82_26/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.154         frame_buf/wr_buf_1/_N7597
 CLMS_102_145/Y0                   td                    0.206      12.360 f       frame_buf/wr_buf_1/N82_28/gateop_perm/Y
                                   net (fanout=1)        0.250      12.610         frame_buf/_N14902
 CLMS_98_149/A1                                                            f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                  12.610         Logic Levels: 10 
                                                                                   Logic: 3.513ns(59.806%), Route: 2.361ns(40.194%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895      16.387         ntclkbufg_0      
 CLMS_98_149/CLK                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.191      16.176                          

 Data required time                                                 16.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.176                          
 Data arrival time                                                  12.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.566                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMA_58_141/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_141/Q3                    tco                   0.220       6.956 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.781       7.737         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16]
 CLMA_70_76/Y6AB                   td                    0.231       7.968 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_8[1]_muxf6/F
                                   net (fanout=2)        1.084       9.052         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_m
 CLMA_66_148/Y1                    td                    0.360       9.412 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/gateop_perm/Z
                                   net (fanout=3)        0.275       9.687         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
 CLMA_66_156/Y3                    td                    0.162       9.849 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/gateop_perm/Z
                                   net (fanout=4)        0.148       9.997         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                   td                    0.368      10.365 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.365         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
 CLMS_66_157/Y3                    td                    0.434      10.799 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/gateop_A2/Y1
                                   net (fanout=2)        0.161      10.960         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
 CLMS_62_157/Y1                    td                    0.244      11.204 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_64/gateop_perm/Z
                                   net (fanout=10)       0.369      11.573         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N17027
 CLMA_66_164/Y0                    td                    0.162      11.735 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_59[2]/gateop_perm/Z
                                   net (fanout=2)        0.149      11.884         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N17037
 CLMS_66_165/Y3                    td                    0.243      12.127 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/gateop/F
                                   net (fanout=2)        0.257      12.384         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N10571
 CLMA_70_160/Y3                    td                    0.162      12.546 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_4/gateop_perm/Z
                                   net (fanout=1)        0.159      12.705         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N11105
 CLMA_66_160/A4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.705         Logic Levels: 8  
                                                                                   Logic: 2.586ns(43.324%), Route: 3.383ns(56.676%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895      16.387         ntclkbufg_0      
 CLMA_66_160/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.093      16.274                          

 Data required time                                                 16.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.274                          
 Data arrival time                                                  12.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.569                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_21/ram16x1d/WADM3
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895       6.387         ntclkbufg_0      
 CLMA_50_152/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMA_50_152/Q2                    tco                   0.180       6.567 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.163       6.730         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_46_157/M3                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_21/ram16x1d/WADM3

 Data arrival time                                                   6.730         Logic Levels: 0  
                                                                                   Logic: 0.180ns(52.478%), Route: 0.163ns(47.522%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMS_46_157/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_21/ram16x1d/WCLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   6.730                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.169                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895       6.387         ntclkbufg_0      
 CLMA_58_176/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_58_176/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.192       6.758         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_50_177/M0                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM0

 Data arrival time                                                   6.758         Logic Levels: 0  
                                                                                   Logic: 0.179ns(48.248%), Route: 0.192ns(51.752%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMS_50_177/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   6.758                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.141                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_5/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895       6.387         ntclkbufg_0      
 CLMA_58_124/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_124/Q3                    tco                   0.178       6.565 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.221       6.786         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [0]
 CLMS_62_129/AD                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_5/ram16x1d/WD

 Data arrival time                                                   6.786         Logic Levels: 0  
                                                                                   Logic: 0.178ns(44.612%), Route: 0.221ns(55.388%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMS_62_129/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_5/ram16x1d/WCLK
 clock pessimism                                        -0.319       6.417                          
 clock uncertainty                                       0.200       6.617                          

 Hold time                                               0.293       6.910                          

 Data required time                                                  6.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.910                          
 Data arrival time                                                   6.786                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.124                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_2[3]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        229.500     229.500 r                        
 AA12                                                    0.000     229.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     229.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861     230.439 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     230.439         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058     230.497 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455     231.952         _N33             
 USCM_84_109/CLK_USCM              td                    0.000     231.952 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925     232.877         ntclkbufg_1      
 CLMS_118_133/CLK                                                          r       TARGET_V_NUM_2[3]/opit_0/CLK

 CLMS_118_133/Y2                   tco                   0.283     233.160 f       TARGET_V_NUM_2[3]/opit_0/Q
                                   net (fanout=8)        0.177     233.337         TARGET_V_NUM_2[3]
                                   td                    0.365     233.702 f       scaler_2/N32_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000     233.702         scaler_2/_N8155  
 CLMS_114_133/COUT                 td                    0.044     233.746 r       scaler_2/N32_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     233.746         scaler_2/_N8157  
 CLMS_114_137/Y1                   td                    0.366     234.112 f       scaler_2/N32_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.388     234.500         scaler_2/N37 [14]
 CLMA_114_116/COUT                 td                    0.265     234.765 r       scaler_2/N12_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     234.765         scaler_2/N12_4.co [8]
                                   td                    0.044     234.809 r       scaler_2/N12_4.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000     234.809         scaler_2/N12_4.co [10]
 CLMA_114_120/Y3                   td                    0.365     235.174 f       scaler_2/N12_4.fsub_11/gateop_A2/Y1
                                   net (fanout=2)        0.353     235.527         DDR3_ADDR_2[19]  
                                   td                    0.368     235.895 f       frame_buf/wr_buf_2/N82_20/gateop_A2/Cout
                                   net (fanout=1)        0.000     235.895         frame_buf/wr_buf_2/_N7444
 CLMA_110_129/COUT                 td                    0.044     235.939 r       frame_buf/wr_buf_2/N82_22/gateop_A2/Cout
                                   net (fanout=1)        0.000     235.939         frame_buf/wr_buf_2/_N7446
 CLMA_110_133/Y1                   td                    0.383     236.322 r       frame_buf/wr_buf_2/N82_24/gateop_A2/Y1
                                   net (fanout=1)        0.326     236.648         frame_buf/_N14871
                                   td                    0.368     237.016 f       frame_buf/wr_buf_1/N82_24/gateop_A2/Cout
                                   net (fanout=1)        0.000     237.016         frame_buf/wr_buf_1/_N7595
 CLMS_102_141/Y3                   td                    0.387     237.403 r       frame_buf/wr_buf_1/N82_26/gateop_A2/Y1
                                   net (fanout=1)        0.235     237.638         frame_buf/_N14901
 CLMS_98_145/COUT                  td                    0.397     238.035 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     238.035         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7725
 CLMS_98_149/CIN                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                 238.035         Logic Levels: 8  
                                                                                   Logic: 3.679ns(71.326%), Route: 1.479ns(28.674%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      230.000     230.000 r                        
 P20                                                     0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     230.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     230.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     230.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     230.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     232.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     232.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     233.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     233.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     234.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     234.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     234.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     234.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     235.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     235.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895     236.387         ntclkbufg_0      
 CLMS_98_149/CLK                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000     236.387                          
 clock uncertainty                                      -0.350     236.037                          

 Setup time                                             -0.132     235.905                          

 Data required time                                                235.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                235.905                          
 Data arrival time                                                 238.035                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.130                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_2[3]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cin
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        229.500     229.500 r                        
 AA12                                                    0.000     229.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     229.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861     230.439 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     230.439         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058     230.497 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455     231.952         _N33             
 USCM_84_109/CLK_USCM              td                    0.000     231.952 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925     232.877         ntclkbufg_1      
 CLMS_118_133/CLK                                                          r       TARGET_V_NUM_2[3]/opit_0/CLK

 CLMS_118_133/Y2                   tco                   0.283     233.160 f       TARGET_V_NUM_2[3]/opit_0/Q
                                   net (fanout=8)        0.177     233.337         TARGET_V_NUM_2[3]
                                   td                    0.365     233.702 f       scaler_2/N32_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000     233.702         scaler_2/_N8155  
 CLMS_114_133/COUT                 td                    0.044     233.746 r       scaler_2/N32_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     233.746         scaler_2/_N8157  
 CLMS_114_137/Y1                   td                    0.366     234.112 f       scaler_2/N32_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.388     234.500         scaler_2/N37 [14]
 CLMA_114_116/COUT                 td                    0.265     234.765 r       scaler_2/N12_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     234.765         scaler_2/N12_4.co [8]
                                   td                    0.044     234.809 r       scaler_2/N12_4.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000     234.809         scaler_2/N12_4.co [10]
 CLMA_114_120/Y3                   td                    0.365     235.174 f       scaler_2/N12_4.fsub_11/gateop_A2/Y1
                                   net (fanout=2)        0.353     235.527         DDR3_ADDR_2[19]  
                                   td                    0.368     235.895 f       frame_buf/wr_buf_2/N82_20/gateop_A2/Cout
                                   net (fanout=1)        0.000     235.895         frame_buf/wr_buf_2/_N7444
 CLMA_110_129/Y3                   td                    0.387     236.282 r       frame_buf/wr_buf_2/N82_22/gateop_A2/Y1
                                   net (fanout=1)        0.072     236.354         frame_buf/m2_wr_addr [22]
 CLMA_110_128/Y3                   td                    0.151     236.505 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_10[22]/gateop_perm/Z
                                   net (fanout=1)        0.536     237.041         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14869
 CLMA_98_144/Y1                    td                    0.162     237.203 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[22]/gateop_perm/Z
                                   net (fanout=1)        0.159     237.362         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14897
 CLMS_98_141/COUT                  td                    0.397     237.759 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     237.759         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
                                   td                    0.044     237.803 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     237.803         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7723
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                 237.803         Logic Levels: 8  
                                                                                   Logic: 3.241ns(65.794%), Route: 1.685ns(34.206%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      230.000     230.000 r                        
 P20                                                     0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     230.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     230.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     230.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     230.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     232.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     232.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     233.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     233.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     234.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     234.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     234.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     234.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     235.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     235.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895     236.387         ntclkbufg_0      
 CLMS_98_145/CLK                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000     236.387                          
 clock uncertainty                                      -0.350     236.037                          

 Setup time                                             -0.128     235.909                          

 Data required time                                                235.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                                235.909                          
 Data arrival time                                                 237.803                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.894                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_2[3]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/I13
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        229.500     229.500 r                        
 AA12                                                    0.000     229.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     229.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861     230.439 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     230.439         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058     230.497 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455     231.952         _N33             
 USCM_84_109/CLK_USCM              td                    0.000     231.952 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925     232.877         ntclkbufg_1      
 CLMS_118_133/CLK                                                          r       TARGET_V_NUM_2[3]/opit_0/CLK

 CLMS_118_133/Y2                   tco                   0.283     233.160 f       TARGET_V_NUM_2[3]/opit_0/Q
                                   net (fanout=8)        0.177     233.337         TARGET_V_NUM_2[3]
                                   td                    0.365     233.702 f       scaler_2/N32_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000     233.702         scaler_2/_N8155  
 CLMS_114_133/COUT                 td                    0.044     233.746 r       scaler_2/N32_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     233.746         scaler_2/_N8157  
 CLMS_114_137/Y1                   td                    0.366     234.112 f       scaler_2/N32_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.388     234.500         scaler_2/N37 [14]
 CLMA_114_116/COUT                 td                    0.265     234.765 r       scaler_2/N12_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     234.765         scaler_2/N12_4.co [8]
                                   td                    0.044     234.809 r       scaler_2/N12_4.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000     234.809         scaler_2/N12_4.co [10]
 CLMA_114_120/Y3                   td                    0.365     235.174 f       scaler_2/N12_4.fsub_11/gateop_A2/Y1
                                   net (fanout=2)        0.353     235.527         DDR3_ADDR_2[19]  
                                   td                    0.368     235.895 f       frame_buf/wr_buf_2/N82_20/gateop_A2/Cout
                                   net (fanout=1)        0.000     235.895         frame_buf/wr_buf_2/_N7444
 CLMA_110_129/COUT                 td                    0.044     235.939 r       frame_buf/wr_buf_2/N82_22/gateop_A2/Cout
                                   net (fanout=1)        0.000     235.939         frame_buf/wr_buf_2/_N7446
 CLMA_110_133/Y1                   td                    0.383     236.322 r       frame_buf/wr_buf_2/N82_24/gateop_A2/Y1
                                   net (fanout=1)        0.326     236.648         frame_buf/_N14871
                                   td                    0.368     237.016 f       frame_buf/wr_buf_1/N82_24/gateop_A2/Cout
                                   net (fanout=1)        0.000     237.016         frame_buf/wr_buf_1/_N7595
 CLMS_102_141/Y3                   td                    0.387     237.403 r       frame_buf/wr_buf_1/N82_26/gateop_A2/Y1
                                   net (fanout=1)        0.235     237.638         frame_buf/_N14901
 CLMS_98_145/D3                                                            r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/I13

 Data arrival time                                                 237.638         Logic Levels: 7  
                                                                                   Logic: 3.282ns(68.935%), Route: 1.479ns(31.065%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      230.000     230.000 r                        
 P20                                                     0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     230.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     230.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     230.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     230.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     232.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     232.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     233.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     233.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     234.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     234.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     234.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     234.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     235.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     235.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895     236.387         ntclkbufg_0      
 CLMS_98_145/CLK                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000     236.387                          
 clock uncertainty                                      -0.350     236.037                          

 Setup time                                             -0.290     235.747                          

 Data required time                                                235.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                235.747                          
 Data arrival time                                                 237.638                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.891                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_2/rd_pulse/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_buf/wr_buf_2/rd_pulse_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895       3.174         ntclkbufg_1      
 CLMA_122_148/CLK                                                          r       frame_buf/wr_buf_2/rd_pulse/opit_0_inv_L5Q_perm/CLK

 CLMA_122_148/Q0                   tco                   0.182       3.356 r       frame_buf/wr_buf_2/rd_pulse/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.136       3.492         frame_buf/wr_buf_2/rd_pulse
 CLMA_118_152/M2                                                           r       frame_buf/wr_buf_2/rd_pulse_1d/opit_0/D

 Data arrival time                                                   3.492         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.233%), Route: 0.136ns(42.767%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMA_118_152/CLK                                                          r       frame_buf/wr_buf_2/rd_pulse_1d/opit_0/CLK
 clock pessimism                                         0.000       6.736                          
 clock uncertainty                                       0.350       7.086                          

 Hold time                                              -0.011       7.075                          

 Data required time                                                  7.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.075                          
 Data arrival time                                                   3.492                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.583                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_3/rd_pulse/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_buf/wr_buf_3/rd_pulse_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895       3.174         ntclkbufg_1      
 CLMA_122_148/CLK                                                          r       frame_buf/wr_buf_3/rd_pulse/opit_0_inv_L5Q_perm/CLK

 CLMA_122_148/Q2                   tco                   0.183       3.357 r       frame_buf/wr_buf_3/rd_pulse/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.165       3.522         frame_buf/wr_buf_3/rd_pulse
 CLMS_122_157/M3                                                           r       frame_buf/wr_buf_3/rd_pulse_1d/opit_0/D

 Data arrival time                                                   3.522         Logic Levels: 0  
                                                                                   Logic: 0.183ns(52.586%), Route: 0.165ns(47.414%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMS_122_157/CLK                                                          r       frame_buf/wr_buf_3/rd_pulse_1d/opit_0/CLK
 clock pessimism                                         0.000       6.736                          
 clock uncertainty                                       0.350       7.086                          

 Hold time                                              -0.011       7.075                          

 Data required time                                                  7.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.075                          
 Data arrival time                                                   3.522                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.553                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/de_re/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : frame_buf/rd_buf/wr_en_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895       3.174         ntclkbufg_1      
 CLMA_202_172/CLK                                                          r       sync_vg/de_re/opit_0_inv_MUX4TO1Q/CLK

 CLMA_202_172/Q0                   tco                   0.182       3.356 r       sync_vg/de_re/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=13)       0.922       4.278         de_re            
 CLMS_66_177/M2                                                            r       frame_buf/rd_buf/wr_en_1d/opit_0/D

 Data arrival time                                                   4.278         Logic Levels: 0  
                                                                                   Logic: 0.182ns(16.486%), Route: 0.922ns(83.514%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMS_66_177/CLK                                                           r       frame_buf/rd_buf/wr_en_1d/opit_0/CLK
 clock pessimism                                         0.000       6.736                          
 clock uncertainty                                       0.350       7.086                          

 Hold time                                              -0.011       7.075                          

 Data required time                                                  7.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.075                          
 Data arrival time                                                   4.278                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.797                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : frame_buf/wr_buf_1/rd_fsync_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                         249.900     249.900 r                        
 T12                                                     0.000     249.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     249.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861     250.837 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     250.837         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058     250.895 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455     252.350         _N34             
 USCM_84_113/CLK_USCM              td                    0.000     252.350 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925     253.275         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.221     253.496 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       1.181     254.677         vs_in_test       
 CLMS_134_125/M0                                                           f       frame_buf/wr_buf_1/rd_fsync_1d/opit_0/D

 Data arrival time                                                 254.677         Logic Levels: 0  
                                                                                   Logic: 0.221ns(15.763%), Route: 1.181ns(84.237%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      250.000     250.000 r                        
 P20                                                     0.000     250.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     250.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     250.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     250.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     250.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     252.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     252.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     253.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     253.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     254.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     254.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     254.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     254.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     255.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     255.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895     256.387         ntclkbufg_0      
 CLMS_134_125/CLK                                                          r       frame_buf/wr_buf_1/rd_fsync_1d/opit_0/CLK
 clock pessimism                                         0.000     256.387                          
 clock uncertainty                                      -0.350     256.037                          

 Setup time                                             -0.068     255.969                          

 Data required time                                                255.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                255.969                          
 Data arrival time                                                 254.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.292                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : frame_buf/wr_buf_1/rd_fsync_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.564  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N34             
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895       3.172         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.182       3.354 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       0.893       4.247         vs_in_test       
 CLMS_134_125/M0                                                           r       frame_buf/wr_buf_1/rd_fsync_1d/opit_0/D

 Data arrival time                                                   4.247         Logic Levels: 0  
                                                                                   Logic: 0.182ns(16.930%), Route: 0.893ns(83.070%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMS_134_125/CLK                                                          r       frame_buf/wr_buf_1/rd_fsync_1d/opit_0/CLK
 clock pessimism                                         0.000       6.736                          
 clock uncertainty                                       0.350       7.086                          

 Hold time                                              -0.011       7.075                          

 Data required time                                                  7.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.075                          
 Data arrival time                                                   4.247                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.828                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_1[6]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.687  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       499.800     499.800 r                        
 T12                                                     0.000     499.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     499.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861     500.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058     500.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569     501.364         _N34             
 IOCKGATE_86_20/OUT                td                    0.268     501.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     501.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     501.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943     502.575         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     502.575 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925     503.500         ntclkbufg_2      
 CLMS_114_101/CLK                                                          r       TARGET_V_NUM_1[6]/opit_0/CLK

 CLMS_114_101/Q3                   tco                   0.220     503.720 f       TARGET_V_NUM_1[6]/opit_0/Q
                                   net (fanout=7)        0.257     503.977         TARGET_V_NUM_1[6]
 CLMA_114_104/Y2                   td                    0.264     504.241 f       scaler_1/N10_0_dif15_1/gateop_perm/Z
                                   net (fanout=2)        0.183     504.424         scaler_1/_N2113  
 CLMA_122_104/COUT                 td                    0.391     504.815 r       scaler_1/N10_3.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     504.815         scaler_1/N10_3.co [8]
 CLMA_122_108/Y1                   td                    0.383     505.198 r       scaler_1/N10_3.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.073     505.271         scaler_1/N10 [17]
 CLMS_122_109/Y0                   td                    0.378     505.649 f       scaler_1/N11[10]/gateop_perm/Z
                                   net (fanout=2)        0.552     506.201         DDR3_ADDR_1[17]  
 CLMS_102_133/COUT                 td                    0.387     506.588 r       frame_buf/wr_buf_1/N82_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     506.588         frame_buf/wr_buf_1/_N7589
 CLMS_102_137/Y0                   td                    0.206     506.794 f       frame_buf/wr_buf_1/N82_20/gateop_A2/Y0
                                   net (fanout=1)        0.274     507.068         frame_buf/m1_wr_addr [19]
 CLMS_102_145/Y3                   td                    0.360     507.428 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[19]/gateop_perm/Z
                                   net (fanout=1)        0.255     507.683         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14894
                                   td                    0.369     508.052 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.052         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7719
 CLMS_98_141/COUT                  td                    0.044     508.096 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.096         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
                                   td                    0.044     508.140 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.140         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7723
 CLMS_98_145/COUT                  td                    0.044     508.184 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.184         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7725
 CLMS_98_149/CIN                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                 508.184         Logic Levels: 9  
                                                                                   Logic: 3.090ns(65.969%), Route: 1.594ns(34.031%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      500.000     500.000 r                        
 P20                                                     0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     500.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     500.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     500.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     502.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     502.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     503.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     503.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     504.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     504.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     504.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     504.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     505.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     505.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895     506.387         ntclkbufg_0      
 CLMS_98_149/CLK                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000     506.387                          
 clock uncertainty                                      -0.350     506.037                          

 Setup time                                             -0.132     505.905                          

 Data required time                                                505.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.905                          
 Data arrival time                                                 508.184                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.279                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_1[6]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cin
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.687  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       499.800     499.800 r                        
 T12                                                     0.000     499.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     499.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861     500.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058     500.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569     501.364         _N34             
 IOCKGATE_86_20/OUT                td                    0.268     501.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     501.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     501.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943     502.575         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     502.575 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925     503.500         ntclkbufg_2      
 CLMS_114_101/CLK                                                          r       TARGET_V_NUM_1[6]/opit_0/CLK

 CLMS_114_101/Q3                   tco                   0.220     503.720 f       TARGET_V_NUM_1[6]/opit_0/Q
                                   net (fanout=7)        0.257     503.977         TARGET_V_NUM_1[6]
 CLMA_114_104/Y2                   td                    0.264     504.241 f       scaler_1/N10_0_dif15_1/gateop_perm/Z
                                   net (fanout=2)        0.183     504.424         scaler_1/_N2113  
 CLMA_122_104/COUT                 td                    0.391     504.815 r       scaler_1/N10_3.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     504.815         scaler_1/N10_3.co [8]
 CLMA_122_108/Y1                   td                    0.383     505.198 r       scaler_1/N10_3.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.073     505.271         scaler_1/N10 [17]
 CLMS_122_109/Y0                   td                    0.378     505.649 f       scaler_1/N11[10]/gateop_perm/Z
                                   net (fanout=2)        0.552     506.201         DDR3_ADDR_1[17]  
 CLMS_102_133/COUT                 td                    0.387     506.588 r       frame_buf/wr_buf_1/N82_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     506.588         frame_buf/wr_buf_1/_N7589
 CLMS_102_137/Y0                   td                    0.206     506.794 f       frame_buf/wr_buf_1/N82_20/gateop_A2/Y0
                                   net (fanout=1)        0.274     507.068         frame_buf/m1_wr_addr [19]
 CLMS_102_145/Y3                   td                    0.360     507.428 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[19]/gateop_perm/Z
                                   net (fanout=1)        0.255     507.683         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14894
                                   td                    0.369     508.052 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.052         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7719
 CLMS_98_141/COUT                  td                    0.044     508.096 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.096         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
                                   td                    0.044     508.140 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.140         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7723
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                 508.140         Logic Levels: 8  
                                                                                   Logic: 3.046ns(65.647%), Route: 1.594ns(34.353%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      500.000     500.000 r                        
 P20                                                     0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     500.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     500.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     500.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     502.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     502.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     503.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     503.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     504.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     504.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     504.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     504.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     505.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     505.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895     506.387         ntclkbufg_0      
 CLMS_98_145/CLK                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000     506.387                          
 clock uncertainty                                      -0.350     506.037                          

 Setup time                                             -0.128     505.909                          

 Data required time                                                505.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.909                          
 Data arrival time                                                 508.140                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.231                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_1[6]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cin
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.687  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       499.800     499.800 r                        
 T12                                                     0.000     499.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     499.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861     500.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058     500.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569     501.364         _N34             
 IOCKGATE_86_20/OUT                td                    0.268     501.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     501.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     501.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943     502.575         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     502.575 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925     503.500         ntclkbufg_2      
 CLMS_114_101/CLK                                                          r       TARGET_V_NUM_1[6]/opit_0/CLK

 CLMS_114_101/Q3                   tco                   0.220     503.720 f       TARGET_V_NUM_1[6]/opit_0/Q
                                   net (fanout=7)        0.257     503.977         TARGET_V_NUM_1[6]
 CLMA_114_104/Y2                   td                    0.264     504.241 f       scaler_1/N10_0_dif15_1/gateop_perm/Z
                                   net (fanout=2)        0.183     504.424         scaler_1/_N2113  
 CLMA_122_104/COUT                 td                    0.391     504.815 r       scaler_1/N10_3.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     504.815         scaler_1/N10_3.co [8]
 CLMA_122_108/Y1                   td                    0.383     505.198 r       scaler_1/N10_3.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.073     505.271         scaler_1/N10 [17]
 CLMS_122_109/Y0                   td                    0.378     505.649 f       scaler_1/N11[10]/gateop_perm/Z
                                   net (fanout=2)        0.552     506.201         DDR3_ADDR_1[17]  
 CLMS_102_133/COUT                 td                    0.387     506.588 r       frame_buf/wr_buf_1/N82_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     506.588         frame_buf/wr_buf_1/_N7589
 CLMS_102_137/Y0                   td                    0.206     506.794 f       frame_buf/wr_buf_1/N82_20/gateop_A2/Y0
                                   net (fanout=1)        0.274     507.068         frame_buf/m1_wr_addr [19]
 CLMS_102_145/Y3                   td                    0.360     507.428 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[19]/gateop_perm/Z
                                   net (fanout=1)        0.255     507.683         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14894
                                   td                    0.369     508.052 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.052         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7719
 CLMS_98_141/COUT                  td                    0.044     508.096 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.096         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
 CLMS_98_145/CIN                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                 508.096         Logic Levels: 8  
                                                                                   Logic: 3.002ns(65.318%), Route: 1.594ns(34.682%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      500.000     500.000 r                        
 P20                                                     0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     500.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     500.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     500.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     502.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     502.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     503.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     503.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     504.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     504.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     504.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     504.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     505.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     505.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895     506.387         ntclkbufg_0      
 CLMS_98_145/CLK                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000     506.387                          
 clock uncertainty                                      -0.350     506.037                          

 Setup time                                             -0.132     505.905                          

 Data required time                                                505.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.905                          
 Data arrival time                                                 508.096                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.191                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_1/rd_pulse/opit_0_L5Q_perm/CLK
Endpoint    : frame_buf/wr_buf_1/rd_pulse_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N34             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895       3.429         ntclkbufg_2      
 CLMS_130_149/CLK                                                          r       frame_buf/wr_buf_1/rd_pulse/opit_0_L5Q_perm/CLK

 CLMS_130_149/Q1                   tco                   0.184       3.613 r       frame_buf/wr_buf_1/rd_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.291       3.904         frame_buf/wr_buf_1/rd_pulse
 CLMA_126_137/M1                                                           r       frame_buf/wr_buf_1/rd_pulse_1d/opit_0/D

 Data arrival time                                                   3.904         Logic Levels: 0  
                                                                                   Logic: 0.184ns(38.737%), Route: 0.291ns(61.263%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMA_126_137/CLK                                                          r       frame_buf/wr_buf_1/rd_pulse_1d/opit_0/CLK
 clock pessimism                                         0.000       6.736                          
 clock uncertainty                                       0.350       7.086                          

 Hold time                                              -0.011       7.075                          

 Data required time                                                  7.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.075                          
 Data arrival time                                                   3.904                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.171                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_1[13]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[7]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N34             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895       3.429         ntclkbufg_2      
 CLMA_110_101/CLK                                                          r       y_scale_1[13]/opit_0/CLK

 CLMA_110_101/Q2                   tco                   0.180       3.609 f       y_scale_1[13]/opit_0/Q
                                   net (fanout=18)       0.284       3.893         y_scale_1[13]    
 CLMA_102_108/Y1                   td                    0.159       4.052 r       scaler_1/N11[0]/gateop_perm/Z
                                   net (fanout=2)        0.216       4.268         DDR3_ADDR_1[7]   
 CLMS_102_125/Y0                   td                    0.184       4.452 r       frame_buf/wr_buf_1/N82_8/gateop_A2/Y0
                                   net (fanout=1)        0.291       4.743         frame_buf/m1_wr_addr [7]
 CLMS_98_113/A4                                                            r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.743         Logic Levels: 2  
                                                                                   Logic: 0.523ns(39.802%), Route: 0.791ns(60.198%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMS_98_113/CLK                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       6.736                          
 clock uncertainty                                       0.350       7.086                          

 Hold time                                              -0.039       7.047                          

 Data required time                                                  7.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.047                          
 Data arrival time                                                   4.743                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.304                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_1[14]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/I1
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N34             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895       3.429         ntclkbufg_2      
 CLMA_110_109/CLK                                                          r       y_scale_1[14]/opit_0/CLK

 CLMA_110_109/Q2                   tco                   0.183       3.612 r       y_scale_1[14]/opit_0/Q
                                   net (fanout=18)       0.250       3.862         y_scale_1[14]    
 CLMA_102_112/Y3                   td                    0.158       4.020 r       scaler_1/N11[5]/gateop_perm/Z
                                   net (fanout=2)        0.218       4.238         DDR3_ADDR_1[12]  
                                   td                    0.108       4.346 r       frame_buf/wr_buf_1/N82_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.346         frame_buf/wr_buf_1/_N7583
 CLMS_102_129/COUT                 td                    0.037       4.383 r       frame_buf/wr_buf_1/N82_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.383         frame_buf/wr_buf_1/_N7585
                                   td                    0.037       4.420 r       frame_buf/wr_buf_1/N82_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.420         frame_buf/wr_buf_1/_N7587
 CLMS_102_133/COUT                 td                    0.037       4.457 r       frame_buf/wr_buf_1/N82_18/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.457         frame_buf/wr_buf_1/_N7589
                                   td                    0.037       4.494 r       frame_buf/wr_buf_1/N82_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.494         frame_buf/wr_buf_1/_N7591
 CLMS_102_137/COUT                 td                    0.037       4.531 r       frame_buf/wr_buf_1/N82_22/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.531         frame_buf/wr_buf_1/_N7593
                                   td                    0.037       4.568 r       frame_buf/wr_buf_1/N82_24/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.568         frame_buf/wr_buf_1/_N7595
 CLMS_102_141/COUT                 td                    0.037       4.605 r       frame_buf/wr_buf_1/N82_26/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.605         frame_buf/wr_buf_1/_N7597
 CLMS_102_145/Y0                   td                    0.168       4.773 r       frame_buf/wr_buf_1/N82_28/gateop_perm/Y
                                   net (fanout=1)        0.200       4.973         frame_buf/_N14902
 CLMS_98_149/A1                                                            r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   4.973         Logic Levels: 6  
                                                                                   Logic: 0.876ns(56.736%), Route: 0.668ns(43.264%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMS_98_149/CLK                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000       6.736                          
 clock uncertainty                                       0.350       7.086                          

 Hold time                                              -0.093       6.993                          

 Data required time                                                  6.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.993                          
 Data arrival time                                                   4.973                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.020                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/rd_fsync_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.519  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.868
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                         249.900     249.900 r                        
 W6                                                      0.000     249.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071     249.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861     250.832 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     250.832         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096     250.928 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.915     252.843         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000     252.843 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925     253.768         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.221     253.989 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       1.203     255.192         vs_in_test2      
 CLMA_98_136/M1                                                            f       frame_buf/wr_buf_4/rd_fsync_1d/opit_0/D

 Data arrival time                                                 255.192         Logic Levels: 0  
                                                                                   Logic: 0.221ns(15.520%), Route: 1.203ns(84.480%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      250.000     250.000 r                        
 P20                                                     0.000     250.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     250.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     250.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     250.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     250.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     252.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     252.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     253.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     253.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     254.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     254.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     254.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     254.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     255.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     255.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895     256.387         ntclkbufg_0      
 CLMA_98_136/CLK                                                           r       frame_buf/wr_buf_4/rd_fsync_1d/opit_0/CLK
 clock pessimism                                         0.000     256.387                          
 clock uncertainty                                      -0.350     256.037                          

 Setup time                                             -0.068     255.969                          

 Data required time                                                255.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                255.969                          
 Data arrival time                                                 255.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.777                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/rd_fsync_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.224  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  3.512
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745       2.617         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.617 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895       3.512         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.182       3.694 r       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       0.878       4.572         vs_in_test2      
 CLMA_98_136/M1                                                            r       frame_buf/wr_buf_4/rd_fsync_1d/opit_0/D

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.182ns(17.170%), Route: 0.878ns(82.830%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMA_98_136/CLK                                                           r       frame_buf/wr_buf_4/rd_fsync_1d/opit_0/CLK
 clock pessimism                                         0.000       6.736                          
 clock uncertainty                                       0.350       7.086                          

 Hold time                                              -0.011       7.075                          

 Data required time                                                  7.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.075                          
 Data arrival time                                                   4.572                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.503                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/CLK
Endpoint    : frame_buf/wr_buf_4/rd_pulse_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.848  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  7.235
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       499.800     499.800 r                        
 W6                                                      0.000     499.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071     499.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861     500.732 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.732         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096     500.828 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708     504.536         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268     504.804 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     504.804         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     504.804 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     506.110         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000     506.110 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925     507.035         ntclkbufg_3      
 CLMA_110_120/CLK                                                          r       frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/CLK

 CLMA_110_120/Q0                   tco                   0.221     507.256 f       frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.181     507.437         frame_buf/wr_buf_4/rd_pulse
 CLMA_114_120/M0                                                           f       frame_buf/wr_buf_4/rd_pulse_1d/opit_0/D

 Data arrival time                                                 507.437         Logic Levels: 0  
                                                                                   Logic: 0.221ns(54.975%), Route: 0.181ns(45.025%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      500.000     500.000 r                        
 P20                                                     0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     500.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     500.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     500.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     502.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     502.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     503.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     503.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     504.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     504.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     504.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     504.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     505.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     505.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895     506.387         ntclkbufg_0      
 CLMA_114_120/CLK                                                          r       frame_buf/wr_buf_4/rd_pulse_1d/opit_0/CLK
 clock pessimism                                         0.000     506.387                          
 clock uncertainty                                      -0.350     506.037                          

 Setup time                                             -0.068     505.969                          

 Data required time                                                505.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.969                          
 Data arrival time                                                 507.437                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.468                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/CLK
Endpoint    : frame_buf/wr_buf_4/rd_pulse_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.585
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335       4.207         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.407 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.407         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.407 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.690         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       5.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895       6.585         ntclkbufg_3      
 CLMA_110_120/CLK                                                          r       frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/CLK

 CLMA_110_120/Q0                   tco                   0.182       6.767 r       frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.141       6.908         frame_buf/wr_buf_4/rd_pulse
 CLMA_114_120/M0                                                           r       frame_buf/wr_buf_4/rd_pulse_1d/opit_0/D

 Data arrival time                                                   6.908         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.347%), Route: 0.141ns(43.653%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMA_114_120/CLK                                                          r       frame_buf/wr_buf_4/rd_pulse_1d/opit_0/CLK
 clock pessimism                                         0.000       6.736                          
 clock uncertainty                                       0.350       7.086                          

 Hold time                                              -0.011       7.075                          

 Data required time                                                  7.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.075                          
 Data arrival time                                                   6.908                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.167                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : key_scan[3]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250       3.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358       3.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344       4.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226       4.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.029       5.519         nt_rstn_out      
 CLMS_218_197/Y2                   td                    0.227       5.746 f       N567/gateop_perm/Z
                                   net (fanout=6)        0.958       6.704         N567             
 CLMS_150_221/CE                                                           f       key_scan[3]/opit_0/CE

 Data arrival time                                                   6.704         Logic Levels: 3  
                                                                                   Logic: 1.034ns(28.603%), Route: 2.581ns(71.397%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895      16.387         ntclkbufg_0      
 CLMS_150_221/CLK                                                          r       key_scan[3]/opit_0/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Setup time                                             -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   6.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.009                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : key_scan[2]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250       3.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358       3.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344       4.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226       4.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.029       5.519         nt_rstn_out      
 CLMS_218_197/Y2                   td                    0.227       5.746 f       N567/gateop_perm/Z
                                   net (fanout=6)        0.792       6.538         N567             
 CLMA_170_204/CE                                                           f       key_scan[2]/opit_0/CE

 Data arrival time                                                   6.538         Logic Levels: 3  
                                                                                   Logic: 1.034ns(29.980%), Route: 2.415ns(70.020%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895      16.387         ntclkbufg_0      
 CLMA_170_204/CLK                                                          r       key_scan[2]/opit_0/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Setup time                                             -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   6.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.175                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : key_scan[0]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250       3.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358       3.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344       4.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226       4.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.029       5.519         nt_rstn_out      
 CLMS_218_197/Y2                   td                    0.227       5.746 f       N567/gateop_perm/Z
                                   net (fanout=6)        0.763       6.509         N567             
 CLMS_162_201/CE                                                           f       key_scan[0]/opit_0/CE

 Data arrival time                                                   6.509         Logic Levels: 3  
                                                                                   Logic: 1.034ns(30.234%), Route: 2.386ns(69.766%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895      16.387         ntclkbufg_0      
 CLMS_162_201/CLK                                                          r       key_scan[0]/opit_0/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Setup time                                             -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   6.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.204                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_key_config/key_scan[0]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.778       4.184         nt_rstn_out      
 CLMS_218_197/Y2                   td                    0.166       4.350 f       N567/gateop_perm/Z
                                   net (fanout=6)        0.156       4.506         N567             
 CLMA_210_196/CE                                                           f       u_key_config/key_scan[0]/opit_0/CE

 Data arrival time                                                   4.506         Logic Levels: 2  
                                                                                   Logic: 0.625ns(38.485%), Route: 0.999ns(61.515%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMA_210_196/CLK                                                          r       u_key_config/key_scan[0]/opit_0/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                              -0.181       6.753                          

 Data required time                                                  6.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.753                          
 Data arrival time                                                   4.506                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.247                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_key_config/key_scan[1]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.778       4.184         nt_rstn_out      
 CLMS_218_197/Y2                   td                    0.166       4.350 f       N567/gateop_perm/Z
                                   net (fanout=6)        0.156       4.506         N567             
 CLMA_210_196/CE                                                           f       u_key_config/key_scan[1]/opit_0/CE

 Data arrival time                                                   4.506         Logic Levels: 2  
                                                                                   Logic: 0.625ns(38.485%), Route: 0.999ns(61.515%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMA_210_196/CLK                                                          r       u_key_config/key_scan[1]/opit_0/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                              -0.181       6.753                          

 Data required time                                                  6.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.753                          
 Data arrival time                                                   4.506                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.247                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : key_scan[0]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.778       4.184         nt_rstn_out      
 CLMS_218_197/Y2                   td                    0.167       4.351 r       N567/gateop_perm/Z
                                   net (fanout=6)        0.594       4.945         N567             
 CLMS_162_201/CE                                                           r       key_scan[0]/opit_0/CE

 Data arrival time                                                   4.945         Logic Levels: 2  
                                                                                   Logic: 0.626ns(30.344%), Route: 1.437ns(69.656%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMS_162_201/CLK                                                          r       key_scan[0]/opit_0/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                              -0.187       6.747                          

 Data required time                                                  6.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.747                          
 Data arrival time                                                   4.945                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.802                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       4.770         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       4.770         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       4.770         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       4.770         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       4.770         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       4.770         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : v_factor[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsv_rgb/N33/gopapm/Y[7]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      40.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      40.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449      42.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      42.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019      43.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      43.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      44.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      44.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      44.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      45.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      45.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925      46.736         ntclkbufg_0      
 CLMA_194_216/CLK                                                          r       v_factor[3]/opit_0_inv_A2Q21/CLK

 CLMA_194_216/Q1                   tco                   0.223      46.959 f       v_factor[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.259      47.218         v_factor[3]      
                                   td                    0.368      47.586 f       N253.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.586         N253.co [4]      
 CLMA_194_212/Y2                   td                    0.105      47.691 f       N253.lt_3/gateop_perm/Y
                                   net (fanout=8)        0.282      47.973         _N1              
                                   td                    0.368      48.341 f       N256_0_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.341         _N9448           
 CLMA_194_205/COUT                 td                    0.044      48.385 r       N256_0_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.385         _N9450           
                                   td                    0.044      48.429 r       N256_0_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.429         _N9452           
 CLMA_194_209/Y2                   td                    0.202      48.631 f       N256_0_6/gateop_perm/Y
                                   net (fanout=1)        0.267      48.898         _N18676          
 CLMA_202_212/Y1                   td                    0.359      49.257 f       u_hsv_rgb/i_hsv_v_r1[7]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.252      49.509         N259[7]          
 APM_206_204/Y[7]                                                          f       u_hsv_rgb/N33/gopapm/Y[7]

 Data arrival time                                                  49.509         Logic Levels: 4  
                                                                                   Logic: 1.713ns(61.774%), Route: 1.060ns(38.226%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         40.500      40.500 r                        
 AA12                                                    0.000      40.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      40.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735      41.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038      41.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      42.779         _N33             
 USCM_84_109/CLK_USCM              td                    0.000      42.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895      43.674         ntclkbufg_1      
 APM_206_204/CLK                                                           r       u_hsv_rgb/N33/gopapm/CLK
 clock pessimism                                         0.000      43.674                          
 clock uncertainty                                      -0.050      43.624                          

 Setup time                                             -1.761      41.863                          

 Data required time                                                 41.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.863                          
 Data arrival time                                                  49.509                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.646                          
====================================================================================================

====================================================================================================

Startpoint  : v_factor[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsv_rgb/N33/gopapm/Y[6]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      40.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      40.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449      42.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      42.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019      43.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      43.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      44.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      44.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      44.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      45.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      45.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925      46.736         ntclkbufg_0      
 CLMA_194_216/CLK                                                          r       v_factor[5]/opit_0_inv_A2Q21/CLK

 CLMA_194_216/Q3                   tco                   0.220      46.956 f       v_factor[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.337      47.293         v_factor[5]      
 CLMA_198_216/Y3                   td                    0.465      47.758 r       N247.lt_2/gateop_A2/Y1
                                   net (fanout=7)        0.242      48.000         _N0              
                                   td                    0.368      48.368 f       N248_0.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.368         N248_0.co [2]    
 CLMS_198_213/COUT                 td                    0.044      48.412 r       N248_0.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.412         N248_0.co [4]    
 CLMS_198_217/Y1                   td                    0.383      48.795 r       N248_0.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.262      49.057         N249[6]          
 CLMS_198_209/Y0                   td                    0.150      49.207 f       u_hsv_rgb/i_hsv_v_r1[6]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.267      49.474         N259[6]          
 APM_206_204/Y[6]                                                          f       u_hsv_rgb/N33/gopapm/Y[6]

 Data arrival time                                                  49.474         Logic Levels: 4  
                                                                                   Logic: 1.630ns(59.533%), Route: 1.108ns(40.467%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         40.500      40.500 r                        
 AA12                                                    0.000      40.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      40.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735      41.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038      41.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      42.779         _N33             
 USCM_84_109/CLK_USCM              td                    0.000      42.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895      43.674         ntclkbufg_1      
 APM_206_204/CLK                                                           r       u_hsv_rgb/N33/gopapm/CLK
 clock pessimism                                         0.000      43.674                          
 clock uncertainty                                      -0.050      43.624                          

 Setup time                                             -1.761      41.863                          

 Data required time                                                 41.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.863                          
 Data arrival time                                                  49.474                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.611                          
====================================================================================================

====================================================================================================

Startpoint  : v_factor[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsv_rgb/N33/gopapm/Y[5]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      40.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      40.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449      42.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      42.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019      43.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      43.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      44.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      44.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      44.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      45.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      45.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925      46.736         ntclkbufg_0      
 CLMA_194_216/CLK                                                          r       v_factor[3]/opit_0_inv_A2Q21/CLK

 CLMA_194_216/Q1                   tco                   0.223      46.959 f       v_factor[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.259      47.218         v_factor[3]      
                                   td                    0.368      47.586 f       N253.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.586         N253.co [4]      
 CLMA_194_212/Y2                   td                    0.105      47.691 f       N253.lt_3/gateop_perm/Y
                                   net (fanout=8)        0.282      47.973         _N1              
                                   td                    0.368      48.341 f       N256_0_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.341         _N9448           
 CLMA_194_205/COUT                 td                    0.044      48.385 r       N256_0_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.385         _N9450           
 CLMA_194_209/Y0                   td                    0.206      48.591 f       N256_0_4/gateop_A2/Y0
                                   net (fanout=1)        0.347      48.938         _N18674          
 CLMA_202_212/Y3                   td                    0.243      49.181 f       u_hsv_rgb/i_hsv_v_r1[5]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.251      49.432         N259[5]          
 APM_206_204/Y[5]                                                          f       u_hsv_rgb/N33/gopapm/Y[5]

 Data arrival time                                                  49.432         Logic Levels: 4  
                                                                                   Logic: 1.557ns(57.752%), Route: 1.139ns(42.248%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         40.500      40.500 r                        
 AA12                                                    0.000      40.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      40.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735      41.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038      41.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      42.779         _N33             
 USCM_84_109/CLK_USCM              td                    0.000      42.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895      43.674         ntclkbufg_1      
 APM_206_204/CLK                                                           r       u_hsv_rgb/N33/gopapm/CLK
 clock pessimism                                         0.000      43.674                          
 clock uncertainty                                      -0.050      43.624                          

 Setup time                                             -1.761      41.863                          

 Data required time                                                 41.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.863                          
 Data arrival time                                                  49.432                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.569                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[10]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_H_NUM_2[9]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      270.000     270.000 r                        
 P20                                                     0.000     270.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     270.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     270.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     270.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     270.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     272.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     272.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     273.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     273.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     274.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     274.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     274.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     274.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     275.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     275.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895     276.387         ntclkbufg_0      
 CLMA_138_96/CLK                                                           r       u_key_config/h_num_reg[10]/opit_0_inv_A2Q21/CLK

 CLMA_138_96/Q0                    tco                   0.182     276.569 r       u_key_config/h_num_reg[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=6)        0.156     276.725         TARGET_H_NUM_reg[9]
 CLMA_138_112/M0                                                           r       TARGET_H_NUM_2[9]/opit_0/D

 Data arrival time                                                 276.725         Logic Levels: 0  
                                                                                   Logic: 0.182ns(53.846%), Route: 0.156ns(46.154%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        270.000     270.000 r                        
 AA12                                                    0.000     270.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     270.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861     270.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     270.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058     270.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455     272.452         _N33             
 USCM_84_109/CLK_USCM              td                    0.000     272.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925     273.377         ntclkbufg_1      
 CLMA_138_112/CLK                                                          r       TARGET_H_NUM_2[9]/opit_0/CLK
 clock pessimism                                         0.000     273.377                          
 clock uncertainty                                       0.050     273.427                          

 Hold time                                              -0.011     273.416                          

 Data required time                                                273.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                273.416                          
 Data arrival time                                                 276.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[8]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_H_NUM_2[8]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      270.000     270.000 r                        
 P20                                                     0.000     270.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     270.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     270.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     270.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     270.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     272.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     272.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     273.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     273.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     274.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     274.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     274.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     274.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     275.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     275.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895     276.387         ntclkbufg_0      
 CLMA_138_92/CLK                                                           r       u_key_config/h_num_reg[8]/opit_0_inv_A2Q21/CLK

 CLMA_138_92/Q3                    tco                   0.182     276.569 r       u_key_config/h_num_reg[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.243     276.812         TARGET_H_NUM_reg[8]
 CLMA_138_105/M3                                                           r       TARGET_H_NUM_2[8]/opit_0/D

 Data arrival time                                                 276.812         Logic Levels: 0  
                                                                                   Logic: 0.182ns(42.824%), Route: 0.243ns(57.176%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        270.000     270.000 r                        
 AA12                                                    0.000     270.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     270.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861     270.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     270.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058     270.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455     272.452         _N33             
 USCM_84_109/CLK_USCM              td                    0.000     272.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925     273.377         ntclkbufg_1      
 CLMA_138_105/CLK                                                          r       TARGET_H_NUM_2[8]/opit_0/CLK
 clock pessimism                                         0.000     273.377                          
 clock uncertainty                                       0.050     273.427                          

 Hold time                                              -0.011     273.416                          

 Data required time                                                273.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                273.416                          
 Data arrival time                                                 276.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.396                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[6]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_H_NUM_2[6]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      270.000     270.000 r                        
 P20                                                     0.000     270.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     270.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     270.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     270.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     270.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     272.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     272.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     273.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     273.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     274.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     274.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     274.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     274.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     275.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     275.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895     276.387         ntclkbufg_0      
 CLMA_138_92/CLK                                                           r       u_key_config/h_num_reg[6]/opit_0_inv_A2Q21/CLK

 CLMA_138_92/Q1                    tco                   0.184     276.571 r       u_key_config/h_num_reg[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.243     276.814         TARGET_H_NUM_reg[6]
 CLMA_138_105/M2                                                           r       TARGET_H_NUM_2[6]/opit_0/D

 Data arrival time                                                 276.814         Logic Levels: 0  
                                                                                   Logic: 0.184ns(43.091%), Route: 0.243ns(56.909%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        270.000     270.000 r                        
 AA12                                                    0.000     270.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     270.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861     270.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     270.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058     270.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455     272.452         _N33             
 USCM_84_109/CLK_USCM              td                    0.000     272.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925     273.377         ntclkbufg_1      
 CLMA_138_105/CLK                                                          r       TARGET_H_NUM_2[6]/opit_0/CLK
 clock pessimism                                         0.000     273.377                          
 clock uncertainty                                       0.050     273.427                          

 Hold time                                              -0.011     273.416                          

 Data required time                                                273.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                273.416                          
 Data arrival time                                                 276.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb_hsv/max_r[4]/opit_0_inv/CLK
Endpoint    : u_rgb_hsv/hsv_s_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMA_110_192/CLK                                                          r       u_rgb_hsv/max_r[4]/opit_0_inv/CLK

 CLMA_110_192/Q2                   tco                   0.223       3.600 f       u_rgb_hsv/max_r[4]/opit_0_inv/Q
                                   net (fanout=21)       0.174       3.774         u_rgb_hsv/max_r [4]
                                   td                    0.365       4.139 f       u_rgb_hsv/N254_sub15.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.139         u_rgb_hsv/N254_sub15.co [5]
 CLMA_114_192/COUT                 td                    0.044       4.183 r       u_rgb_hsv/N254_sub15.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.183         u_rgb_hsv/N254_sub15.co [7]
 CLMA_114_196/Y1                   td                    0.366       4.549 f       u_rgb_hsv/N254_sub15.faddsub_8/gateop_A2/Y1
                                   net (fanout=8)        0.408       4.957         u_rgb_hsv/_N395  
                                   td                    0.369       5.326 f       u_rgb_hsv/N254_sub14.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.326         u_rgb_hsv/N254_sub14.co [6]
 CLMS_118_181/COUT                 td                    0.044       5.370 r       u_rgb_hsv/N254_sub14.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.370         u_rgb_hsv/N254_sub14.co [8]
 CLMS_118_185/Y0                   td                    0.206       5.576 f       u_rgb_hsv/N254_sub14.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.261       5.837         u_rgb_hsv/_N404  
 CLMA_118_180/COUT                 td                    0.394       6.231 r       u_rgb_hsv/N254_sub13.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.231         u_rgb_hsv/N254_sub13.co [4]
 CLMA_118_184/Y1                   td                    0.383       6.614 r       u_rgb_hsv/N254_sub13.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.296       6.910         u_rgb_hsv/_N410  
 CLMA_118_200/COUT                 td                    0.387       7.297 r       u_rgb_hsv/N254_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.297         u_rgb_hsv/N254_sub12.co [8]
 CLMA_118_204/Y0                   td                    0.206       7.503 f       u_rgb_hsv/N254_sub12.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.346       7.849         u_rgb_hsv/_N422  
                                   td                    0.368       8.217 f       u_rgb_hsv/N254_sub11.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.217         u_rgb_hsv/N254_sub11.co [6]
 CLMS_118_209/COUT                 td                    0.044       8.261 r       u_rgb_hsv/N254_sub11.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.261         u_rgb_hsv/N254_sub11.co [8]
 CLMS_118_213/Y0                   td                    0.206       8.467 f       u_rgb_hsv/N254_sub11.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.260       8.727         u_rgb_hsv/_N431  
 CLMS_118_217/COUT                 td                    0.394       9.121 r       u_rgb_hsv/N254_sub10.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.121         u_rgb_hsv/N254_sub10.co [4]
                                   td                    0.044       9.165 r       u_rgb_hsv/N254_sub10.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.165         u_rgb_hsv/N254_sub10.co [6]
 CLMS_118_221/COUT                 td                    0.044       9.209 r       u_rgb_hsv/N254_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.209         u_rgb_hsv/N254_sub10.co [8]
 CLMS_118_225/Y0                   td                    0.206       9.415 f       u_rgb_hsv/N254_sub10.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.263       9.678         u_rgb_hsv/_N440  
 CLMA_118_220/COUT                 td                    0.394      10.072 r       u_rgb_hsv/N254_sub9.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.072         u_rgb_hsv/N254_sub9.co [4]
 CLMA_118_224/Y1                   td                    0.383      10.455 r       u_rgb_hsv/N254_sub9.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.269      10.724         u_rgb_hsv/_N446  
 CLMS_118_233/COUT                 td                    0.387      11.111 r       u_rgb_hsv/N254_sub8.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.111         u_rgb_hsv/N254_sub8.co [8]
 CLMS_118_237/Y0                   td                    0.206      11.317 f       u_rgb_hsv/N254_sub8.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.553      11.870         u_rgb_hsv/_N458  
 CLMS_118_193/COUT                 td                    0.397      12.267 r       u_rgb_hsv/N254_sub7.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.267         u_rgb_hsv/N254_sub7.co [4]
                                   td                    0.044      12.311 r       u_rgb_hsv/N254_sub7.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.311         u_rgb_hsv/N254_sub7.co [6]
 CLMS_118_197/COUT                 td                    0.044      12.355 r       u_rgb_hsv/N254_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.355         u_rgb_hsv/N254_sub7.co [8]
 CLMS_118_201/Y0                   td                    0.206      12.561 f       u_rgb_hsv/N254_sub7.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.361      12.922         u_rgb_hsv/_N467  
                                   td                    0.368      13.290 f       u_rgb_hsv/N254_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.290         u_rgb_hsv/N254_sub6.co [6]
 CLMS_114_201/COUT                 td                    0.044      13.334 r       u_rgb_hsv/N254_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.334         u_rgb_hsv/N254_sub6.co [8]
 CLMS_114_205/Y0                   td                    0.206      13.540 f       u_rgb_hsv/N254_sub6.faddsub_9/gateop/Y
                                   net (fanout=9)        0.184      13.724         u_rgb_hsv/_N476  
 CLMA_114_200/COUT                 td                    0.397      14.121 r       u_rgb_hsv/N254_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.121         u_rgb_hsv/N254_sub5.co [4]
 CLMA_114_204/Y1                   td                    0.366      14.487 f       u_rgb_hsv/N254_sub5.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.353      14.840         u_rgb_hsv/_N482  
 CLMA_118_212/COUT                 td                    0.387      15.227 r       u_rgb_hsv/N254_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.227         u_rgb_hsv/N254_sub4.co [8]
 CLMA_118_216/Y0                   td                    0.206      15.433 f       u_rgb_hsv/N254_sub4.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.175      15.608         u_rgb_hsv/_N494  
 CLMS_114_217/COUT                 td                    0.397      16.005 r       u_rgb_hsv/N254_sub3.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.005         u_rgb_hsv/N254_sub3.co [4]
 CLMS_114_221/Y1                   td                    0.383      16.388 r       u_rgb_hsv/N254_sub3.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.277      16.665         u_rgb_hsv/_N500  
 CLMS_114_233/COUT                 td                    0.387      17.052 r       u_rgb_hsv/N254_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.052         u_rgb_hsv/N254_sub2.co [8]
 CLMS_114_237/Y0                   td                    0.206      17.258 f       u_rgb_hsv/N254_sub2.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.261      17.519         u_rgb_hsv/_N512  
                                   td                    0.368      17.887 f       u_rgb_hsv/N254_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.887         u_rgb_hsv/N254_sub1.co [6]
 CLMA_114_240/COUT                 td                    0.044      17.931 r       u_rgb_hsv/N254_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.931         u_rgb_hsv/N254_sub1.co [8]
 CLMA_114_244/Y0                   td                    0.206      18.137 f       u_rgb_hsv/N254_sub1.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.257      18.394         u_rgb_hsv/_N521  
 CLMS_118_241/COUT                 td                    0.394      18.788 r       u_rgb_hsv/N254_sub0.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.788         u_rgb_hsv/N254_sub0.co [5]
                                   td                    0.044      18.832 r       u_rgb_hsv/N254_sub0.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.832         u_rgb_hsv/N254_sub0.co [7]
 CLMS_118_245/Y3                   td                    0.387      19.219 r       u_rgb_hsv/N254_sub0.faddsub_8/gateop_A2/Y1
                                   net (fanout=1)        0.070      19.289         u_rgb_hsv/_N530  
 CLMA_118_244/C1                                                           r       u_rgb_hsv/hsv_s_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  19.289         Logic Levels: 34 
                                                                                   Logic: 11.144ns(70.035%), Route: 4.768ns(29.965%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735      14.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038      14.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      15.779         _N33             
 USCM_84_109/CLK_USCM              td                    0.000      15.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895      16.674         ntclkbufg_1      
 CLMA_118_244/CLK                                                          r       u_rgb_hsv/hsv_s_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.184      16.858                          
 clock uncertainty                                      -0.050      16.808                          

 Setup time                                             -0.180      16.628                          

 Data required time                                                 16.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.628                          
 Data arrival time                                                  19.289                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.661                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb_hsv/max[3]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMA_98_180/CLK                                                           r       u_rgb_hsv/max[3]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_98_180/Q2                    tco                   0.223       3.600 f       u_rgb_hsv/max[3]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=6)        0.172       3.772         u_rgb_hsv/max [3]
                                   td                    0.368       4.140 f       u_rgb_hsv/max_min_r[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.140         u_rgb_hsv/N0_1.co [2]
 CLMS_98_185/Y3                    td                    0.387       4.527 r       u_rgb_hsv/max_min_r[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=41)       0.256       4.783         u_rgb_hsv/max_min [5]
 CLMA_102_192/COUT                 td                    0.265       5.048 r       u_rgb_hsv/N135_sub13.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.048         u_rgb_hsv/N135_sub13.co [7]
 CLMA_102_196/Y1                   td                    0.366       5.414 f       u_rgb_hsv/N135_sub13.faddsub_8/gateop_A2/Y1
                                   net (fanout=24)       0.364       5.778         u_rgb_hsv/_N269  
                                   td                    0.369       6.147 f       u_rgb_hsv/N127_sub12.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.147         u_rgb_hsv/N127_sub12.co [6]
 CLMS_94_201/COUT                  td                    0.044       6.191 r       u_rgb_hsv/N127_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.191         u_rgb_hsv/N127_sub12.co [8]
 CLMS_94_205/Y0                    td                    0.206       6.397 f       u_rgb_hsv/N127_sub12.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.368       6.765         u_rgb_hsv/_N26   
 CLMA_94_192/COUT                  td                    0.394       7.159 r       u_rgb_hsv/N127_sub11.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.159         u_rgb_hsv/N127_sub11.co [4]
 CLMA_94_196/Y1                    td                    0.383       7.542 r       u_rgb_hsv/N127_sub11.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.279       7.821         u_rgb_hsv/_N32   
 CLMA_94_208/COUT                  td                    0.387       8.208 r       u_rgb_hsv/N127_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.208         u_rgb_hsv/N127_sub10.co [8]
 CLMA_94_212/Y0                    td                    0.206       8.414 f       u_rgb_hsv/N127_sub10.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.360       8.774         u_rgb_hsv/_N44   
                                   td                    0.368       9.142 f       u_rgb_hsv/N127_sub9.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.142         u_rgb_hsv/N127_sub9.co [6]
 CLMS_94_213/COUT                  td                    0.044       9.186 r       u_rgb_hsv/N127_sub9.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.186         u_rgb_hsv/N127_sub9.co [8]
 CLMS_94_217/Y0                    td                    0.206       9.392 f       u_rgb_hsv/N127_sub9.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.259       9.651         u_rgb_hsv/_N53   
 CLMA_90_213/COUT                  td                    0.394      10.045 r       u_rgb_hsv/N127_sub8.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.045         u_rgb_hsv/N127_sub8.co [4]
                                   td                    0.044      10.089 r       u_rgb_hsv/N127_sub8.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.089         u_rgb_hsv/N127_sub8.co [6]
 CLMA_90_217/COUT                  td                    0.044      10.133 r       u_rgb_hsv/N127_sub8.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.133         u_rgb_hsv/N127_sub8.co [8]
 CLMA_90_221/Y0                    td                    0.206      10.339 f       u_rgb_hsv/N127_sub8.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.258      10.597         u_rgb_hsv/_N62   
 CLMA_94_220/COUT                  td                    0.394      10.991 r       u_rgb_hsv/N127_sub7.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.991         u_rgb_hsv/N127_sub7.co [4]
                                   td                    0.044      11.035 r       u_rgb_hsv/N127_sub7.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.035         u_rgb_hsv/N127_sub7.co [6]
 CLMA_94_224/COUT                  td                    0.044      11.079 r       u_rgb_hsv/N127_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.079         u_rgb_hsv/N127_sub7.co [8]
 CLMA_94_228/Y0                    td                    0.206      11.285 f       u_rgb_hsv/N127_sub7.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.258      11.543         u_rgb_hsv/_N71   
 CLMA_90_229/COUT                  td                    0.394      11.937 r       u_rgb_hsv/N127_sub6.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.937         u_rgb_hsv/N127_sub6.co [4]
                                   td                    0.044      11.981 r       u_rgb_hsv/N127_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.981         u_rgb_hsv/N127_sub6.co [6]
 CLMA_90_233/COUT                  td                    0.044      12.025 r       u_rgb_hsv/N127_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.025         u_rgb_hsv/N127_sub6.co [8]
 CLMA_90_237/Y0                    td                    0.206      12.231 f       u_rgb_hsv/N127_sub6.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.259      12.490         u_rgb_hsv/_N80   
 CLMA_90_232/COUT                  td                    0.394      12.884 r       u_rgb_hsv/N127_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.884         u_rgb_hsv/N127_sub5.co [4]
                                   td                    0.044      12.928 r       u_rgb_hsv/N127_sub5.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.928         u_rgb_hsv/N127_sub5.co [6]
 CLMA_90_236/COUT                  td                    0.044      12.972 r       u_rgb_hsv/N127_sub5.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.972         u_rgb_hsv/N127_sub5.co [8]
 CLMA_90_240/Y0                    td                    0.206      13.178 f       u_rgb_hsv/N127_sub5.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.257      13.435         u_rgb_hsv/_N89   
 CLMA_94_240/COUT                  td                    0.394      13.829 r       u_rgb_hsv/N127_sub4.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.829         u_rgb_hsv/N127_sub4.co [4]
                                   td                    0.044      13.873 r       u_rgb_hsv/N127_sub4.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.873         u_rgb_hsv/N127_sub4.co [6]
 CLMA_94_244/COUT                  td                    0.044      13.917 r       u_rgb_hsv/N127_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.917         u_rgb_hsv/N127_sub4.co [8]
 CLMA_94_248/Y0                    td                    0.206      14.123 f       u_rgb_hsv/N127_sub4.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.409      14.532         u_rgb_hsv/_N98   
 CLMA_110_244/COUT                 td                    0.394      14.926 r       u_rgb_hsv/N127_sub3.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.926         u_rgb_hsv/N127_sub3.co [4]
                                   td                    0.044      14.970 r       u_rgb_hsv/N127_sub3.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.970         u_rgb_hsv/N127_sub3.co [6]
 CLMA_110_248/COUT                 td                    0.044      15.014 r       u_rgb_hsv/N127_sub3.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.014         u_rgb_hsv/N127_sub3.co [8]
 CLMA_110_252/Y0                   td                    0.206      15.220 f       u_rgb_hsv/N127_sub3.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.258      15.478         u_rgb_hsv/_N107  
 CLMA_110_249/COUT                 td                    0.394      15.872 r       u_rgb_hsv/N127_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.872         u_rgb_hsv/N127_sub2.co [4]
                                   td                    0.044      15.916 r       u_rgb_hsv/N127_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.916         u_rgb_hsv/N127_sub2.co [6]
 CLMA_110_253/COUT                 td                    0.044      15.960 r       u_rgb_hsv/N127_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.960         u_rgb_hsv/N127_sub2.co [8]
 CLMA_110_257/Y0                   td                    0.206      16.166 f       u_rgb_hsv/N127_sub2.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.330      16.496         u_rgb_hsv/_N116  
 CLMS_94_253/COUT                  td                    0.397      16.893 r       u_rgb_hsv/N127_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.893         u_rgb_hsv/N127_sub1.co [4]
                                   td                    0.044      16.937 r       u_rgb_hsv/N127_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.937         u_rgb_hsv/N127_sub1.co [6]
 CLMS_94_257/COUT                  td                    0.044      16.981 r       u_rgb_hsv/N127_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.981         u_rgb_hsv/N127_sub1.co [8]
 CLMS_94_261/Y0                    td                    0.206      17.187 f       u_rgb_hsv/N127_sub1.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.258      17.445         u_rgb_hsv/_N125  
 CLMA_94_256/COUT                  td                    0.394      17.839 r       u_rgb_hsv/N127_sub0.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.839         u_rgb_hsv/N127_sub0.co [5]
                                   td                    0.044      17.883 r       u_rgb_hsv/N127_sub0.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.883         u_rgb_hsv/N127_sub0.co [7]
 CLMA_94_260/Y3                    td                    0.387      18.270 r       u_rgb_hsv/N127_sub0.faddsub_8/gateop_A2/Y1
                                   net (fanout=1)        0.228      18.498         u_rgb_hsv/_N134  
 CLMA_98_260/B4                                                            r       u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  18.498         Logic Levels: 37 
                                                                                   Logic: 10.548ns(69.757%), Route: 4.573ns(30.243%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735      14.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038      14.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      15.779         _N33             
 USCM_84_109/CLK_USCM              td                    0.000      15.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.005      16.784         ntclkbufg_1      
 CLMA_98_260/CLK                                                           r       u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.173      16.957                          
 clock uncertainty                                      -0.050      16.907                          

 Setup time                                             -0.092      16.815                          

 Data required time                                                 16.815                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.815                          
 Data arrival time                                                  18.498                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.683                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb_hsv/max[3]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/L0
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMA_98_180/CLK                                                           r       u_rgb_hsv/max[3]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_98_180/Q2                    tco                   0.223       3.600 f       u_rgb_hsv/max[3]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=6)        0.172       3.772         u_rgb_hsv/max [3]
                                   td                    0.368       4.140 f       u_rgb_hsv/max_min_r[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.140         u_rgb_hsv/N0_1.co [2]
 CLMS_98_185/Y3                    td                    0.387       4.527 r       u_rgb_hsv/max_min_r[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=41)       0.256       4.783         u_rgb_hsv/max_min [5]
 CLMA_102_192/COUT                 td                    0.265       5.048 r       u_rgb_hsv/N135_sub13.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.048         u_rgb_hsv/N135_sub13.co [7]
 CLMA_102_196/Y1                   td                    0.366       5.414 f       u_rgb_hsv/N135_sub13.faddsub_8/gateop_A2/Y1
                                   net (fanout=24)       0.345       5.759         u_rgb_hsv/_N269  
                                   td                    0.369       6.128 f       u_rgb_hsv/N131_sub12.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.128         u_rgb_hsv/N131_sub12.co [6]
 CLMA_98_196/COUT                  td                    0.044       6.172 r       u_rgb_hsv/N131_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.172         u_rgb_hsv/N131_sub12.co [8]
 CLMA_98_200/Y0                    td                    0.206       6.378 f       u_rgb_hsv/N131_sub12.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.257       6.635         u_rgb_hsv/_N152  
 CLMS_98_197/COUT                  td                    0.394       7.029 r       u_rgb_hsv/N131_sub11.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.029         u_rgb_hsv/N131_sub11.co [4]
 CLMS_98_201/Y1                    td                    0.366       7.395 f       u_rgb_hsv/N131_sub11.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.271       7.666         u_rgb_hsv/_N158  
 CLMA_98_208/COUT                  td                    0.387       8.053 r       u_rgb_hsv/N131_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.053         u_rgb_hsv/N131_sub10.co [8]
 CLMA_98_212/Y0                    td                    0.206       8.259 f       u_rgb_hsv/N131_sub10.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.344       8.603         u_rgb_hsv/_N170  
                                   td                    0.368       8.971 f       u_rgb_hsv/N131_sub9.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.971         u_rgb_hsv/N131_sub9.co [6]
 CLMS_98_217/COUT                  td                    0.044       9.015 r       u_rgb_hsv/N131_sub9.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.015         u_rgb_hsv/N131_sub9.co [8]
 CLMS_98_221/Y0                    td                    0.206       9.221 f       u_rgb_hsv/N131_sub9.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.260       9.481         u_rgb_hsv/_N179  
 CLMA_98_216/COUT                  td                    0.394       9.875 r       u_rgb_hsv/N131_sub8.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.875         u_rgb_hsv/N131_sub8.co [4]
 CLMA_98_220/Y1                    td                    0.366      10.241 f       u_rgb_hsv/N131_sub8.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.267      10.508         u_rgb_hsv/_N185  
 CLMS_98_229/COUT                  td                    0.387      10.895 r       u_rgb_hsv/N131_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.895         u_rgb_hsv/N131_sub7.co [8]
 CLMS_98_233/Y0                    td                    0.206      11.101 f       u_rgb_hsv/N131_sub7.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.263      11.364         u_rgb_hsv/_N197  
                                   td                    0.368      11.732 f       u_rgb_hsv/N131_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.732         u_rgb_hsv/N131_sub6.co [6]
 CLMA_98_236/COUT                  td                    0.044      11.776 r       u_rgb_hsv/N131_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.776         u_rgb_hsv/N131_sub6.co [8]
 CLMA_98_240/Y0                    td                    0.206      11.982 f       u_rgb_hsv/N131_sub6.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.371      12.353         u_rgb_hsv/_N206  
 CLMS_94_229/COUT                  td                    0.397      12.750 r       u_rgb_hsv/N131_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.750         u_rgb_hsv/N131_sub5.co [4]
 CLMS_94_233/Y1                    td                    0.366      13.116 f       u_rgb_hsv/N131_sub5.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.369      13.485         u_rgb_hsv/_N212  
 CLMS_94_245/COUT                  td                    0.387      13.872 r       u_rgb_hsv/N131_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.872         u_rgb_hsv/N131_sub4.co [8]
 CLMS_94_249/Y0                    td                    0.206      14.078 f       u_rgb_hsv/N131_sub4.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.375      14.453         u_rgb_hsv/_N224  
                                   td                    0.369      14.822 f       u_rgb_hsv/N131_sub3.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.822         u_rgb_hsv/N131_sub3.co [6]
 CLMA_98_256/COUT                  td                    0.044      14.866 r       u_rgb_hsv/N131_sub3.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.866         u_rgb_hsv/N131_sub3.co [8]
 CLMA_98_260/Y0                    td                    0.206      15.072 f       u_rgb_hsv/N131_sub3.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.176      15.248         u_rgb_hsv/_N233  
 CLMS_98_257/COUT                  td                    0.397      15.645 r       u_rgb_hsv/N131_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.645         u_rgb_hsv/N131_sub2.co [4]
                                   td                    0.044      15.689 r       u_rgb_hsv/N131_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.689         u_rgb_hsv/N131_sub2.co [6]
 CLMS_98_261/COUT                  td                    0.044      15.733 r       u_rgb_hsv/N131_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.733         u_rgb_hsv/N131_sub2.co [8]
 CLMS_98_265/Y0                    td                    0.206      15.939 f       u_rgb_hsv/N131_sub2.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.414      16.353         u_rgb_hsv/_N242  
 CLMS_98_237/COUT                  td                    0.397      16.750 r       u_rgb_hsv/N131_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.750         u_rgb_hsv/N131_sub1.co [4]
 CLMS_98_241/Y1                    td                    0.383      17.133 r       u_rgb_hsv/N131_sub1.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.350      17.483         u_rgb_hsv/_N248  
                                   td                    0.365      17.848 f       u_rgb_hsv/N131_sub0.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.848         u_rgb_hsv/N131_sub0.co [7]
 CLMS_98_253/Y3                    td                    0.387      18.235 r       u_rgb_hsv/N131_sub0.faddsub_8/gateop_A2/Y1
                                   net (fanout=1)        0.185      18.420         u_rgb_hsv/_N260  
 CLMA_98_260/B0                                                            r       u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  18.420         Logic Levels: 29 
                                                                                   Logic: 10.368ns(68.922%), Route: 4.675ns(31.078%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735      14.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038      14.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      15.779         _N33             
 USCM_84_109/CLK_USCM              td                    0.000      15.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.005      16.784         ntclkbufg_1      
 CLMA_98_260/CLK                                                           r       u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.173      16.957                          
 clock uncertainty                                      -0.050      16.907                          

 Setup time                                             -0.152      16.755                          

 Data required time                                                 16.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.755                          
 Data arrival time                                                  18.420                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.665                          
====================================================================================================

====================================================================================================

Startpoint  : scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
Endpoint    : scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895       3.174         ntclkbufg_1      
 CLMA_210_61/CLK                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK

 CLMA_210_61/Q3                    tco                   0.178       3.352 f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/Q
                                   net (fanout=1)        0.058       3.410         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr1 [3]
 CLMA_210_61/AD                                                            f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/D

 Data arrival time                                                   3.410         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMA_210_61/CLK                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                               0.040       3.215                          

 Data required time                                                  3.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.215                          
 Data arrival time                                                   3.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
Endpoint    : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895       3.174         ntclkbufg_1      
 CLMA_226_144/CLK                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK

 CLMA_226_144/Q3                   tco                   0.178       3.352 f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/Q
                                   net (fanout=1)        0.058       3.410         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr1 [6]
 CLMA_226_144/AD                                                           f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/D

 Data arrival time                                                   3.410         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMA_226_144/CLK                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                               0.040       3.215                          

 Data required time                                                  3.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.215                          
 Data arrival time                                                   3.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsv_rgb/i_hsv_s_r3[5]/opit_0_inv/CLK
Endpoint    : u_hsv_rgb/i_hsv_s_r4[5]/opit_0_inv/D
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895       3.174         ntclkbufg_1      
 CLMA_182_213/CLK                                                          r       u_hsv_rgb/i_hsv_s_r3[5]/opit_0_inv/CLK

 CLMA_182_213/Q2                   tco                   0.180       3.354 f       u_hsv_rgb/i_hsv_s_r3[5]/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.412         u_hsv_rgb/i_hsv_s_r3 [5]
 CLMA_182_213/CD                                                           f       u_hsv_rgb/i_hsv_s_r4[5]/opit_0_inv/D

 Data arrival time                                                   3.412         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMA_182_213/CLK                                                          r       u_hsv_rgb/i_hsv_s_r4[5]/opit_0_inv/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                               0.040       3.215                          

 Data required time                                                  3.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.215                          
 Data arrival time                                                   3.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2200.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2200.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2200.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478    2201.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079    2201.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614    2202.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2202.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925    2203.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223    2203.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250    2203.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358    2203.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344    2204.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226    2204.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.080    2204.570         nt_rstn_out      
 CLMA_198_104/Y0                   td                    0.264    2204.834 f       N88/gateop_perm/Z
                                   net (fanout=2)        0.177    2205.011         N88              
 CLMA_202_104/Y3                   td                    0.162    2205.173 r       scaler_3/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.275    2205.448         fifo_rd_en_3     
                                   td                    0.251    2205.699 f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000    2205.699         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8926
 CLMA_202_112/Y3                   td                    0.365    2206.064 f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.653    2206.717         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [4]
 CLMA_210_140/Y3                   td                    0.162    2206.879 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[4]/gateop_perm/Z
                                   net (fanout=1)        0.188    2207.067         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [4]
 CLMS_218_141/COUT                 td                    0.265    2207.332 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000    2207.332         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMS_218_145/CIN                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                2207.332         Logic Levels: 7  
                                                                                   Logic: 2.276ns(53.641%), Route: 1.967ns(46.359%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    2201.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    2201.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    2202.779         _N33             
 USCM_84_109/CLK_USCM              td                    0.000    2202.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895    2203.674         ntclkbufg_1      
 CLMS_218_145/CLK                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000    2203.674                          
 clock uncertainty                                      -0.050    2203.624                          

 Setup time                                             -0.276    2203.348                          

 Data required time                                               2203.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2203.348                          
 Data arrival time                                                2207.332                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.984                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2200.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2200.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2200.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478    2201.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079    2201.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614    2202.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2202.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925    2203.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223    2203.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250    2203.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358    2203.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344    2204.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226    2204.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.080    2204.570         nt_rstn_out      
 CLMA_198_104/Y0                   td                    0.264    2204.834 f       N88/gateop_perm/Z
                                   net (fanout=2)        0.159    2204.993         N88              
 CLMA_198_104/Y2                   td                    0.150    2205.143 f       scaler_2/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.386    2205.529         fifo_rd_en_2     
                                   td                    0.251    2205.780 f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000    2205.780         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8861
 CLMS_198_89/COUT                  td                    0.044    2205.824 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000    2205.824         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8863
 CLMS_198_93/Y1                    td                    0.366    2206.190 f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.434    2206.624         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [6]
 CLMA_210_73/Y2                    td                    0.227    2206.851 f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[6]/gateop_perm/Z
                                   net (fanout=1)        0.168    2207.019         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [6]
 CLMA_210_69/COUT                  td                    0.268    2207.287 r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000    2207.287         scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_210_73/CIN                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                2207.287         Logic Levels: 8  
                                                                                   Logic: 2.377ns(56.622%), Route: 1.821ns(43.378%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    2201.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    2201.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    2202.779         _N33             
 USCM_84_109/CLK_USCM              td                    0.000    2202.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895    2203.674         ntclkbufg_1      
 CLMA_210_73/CLK                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000    2203.674                          
 clock uncertainty                                      -0.050    2203.624                          

 Setup time                                             -0.276    2203.348                          

 Data required time                                               2203.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2203.348                          
 Data arrival time                                                2207.287                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.939                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2200.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2200.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2200.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478    2201.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079    2201.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614    2202.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2202.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925    2203.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223    2203.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250    2203.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358    2203.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344    2204.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226    2204.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.080    2204.570         nt_rstn_out      
 CLMA_198_104/Y0                   td                    0.264    2204.834 f       N88/gateop_perm/Z
                                   net (fanout=2)        0.177    2205.011         N88              
 CLMA_202_104/Y3                   td                    0.151    2205.162 f       scaler_3/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.467    2205.629         fifo_rd_en_3     
                                   td                    0.368    2205.997 f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000    2205.997         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8930
 CLMA_202_116/COUT                 td                    0.044    2206.041 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000    2206.041         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8932
                                   td                    0.044    2206.085 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000    2206.085         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8934
 CLMA_202_120/Y2                   td                    0.202    2206.287 f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.554    2206.841         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_218_144/Y1                   td                    0.162    2207.003 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.074    2207.077         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMS_218_145/B3                                                           r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                                2207.077         Logic Levels: 7  
                                                                                   Logic: 2.042ns(51.204%), Route: 1.946ns(48.796%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    2201.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    2201.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    2202.779         _N33             
 USCM_84_109/CLK_USCM              td                    0.000    2202.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895    2203.674         ntclkbufg_1      
 CLMS_218_145/CLK                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000    2203.674                          
 clock uncertainty                                      -0.050    2203.624                          

 Setup time                                             -0.372    2203.252                          

 Data required time                                               2203.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2203.252                          
 Data arrival time                                                2207.077                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.825                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scaler_2/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.210       3.616         nt_rstn_out      
 CLMS_202_105/Y0                   td                    0.130       3.746 r       scaler_2/ram_fifo_ctrl_inst/N73/gateop_perm/Z
                                   net (fanout=2)        0.411       4.157         scaler_2/wr_en   
 DRM_234_88/WEA[0]                                                         r       scaler_2/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                   4.157         Logic Levels: 2  
                                                                                   Logic: 0.589ns(46.196%), Route: 0.686ns(53.804%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 DRM_234_88/CLKA[0]                                                        r       scaler_2/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                               0.057       3.484                          

 Data required time                                                  3.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.484                          
 Data arrival time                                                   4.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.673                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scaler_2/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.210       3.616         nt_rstn_out      
 CLMS_202_105/Y0                   td                    0.130       3.746 r       scaler_2/ram_fifo_ctrl_inst/N73/gateop_perm/Z
                                   net (fanout=2)        0.413       4.159         scaler_2/wr_en   
 DRM_234_108/WEA[0]                                                        r       scaler_2/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                   4.159         Logic Levels: 2  
                                                                                   Logic: 0.589ns(46.124%), Route: 0.688ns(53.876%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 DRM_234_108/CLKA[0]                                                       r       scaler_2/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                               0.057       3.484                          

 Data required time                                                  3.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.484                          
 Data arrival time                                                   4.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.675                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : image_size_down_without_fifo_2/row_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.322       3.728         nt_rstn_out      
 CLMA_198_80/Y0                    td                    0.130       3.858 r       image_size_down_without_fifo_2/N45/gateop_perm/Z
                                   net (fanout=9)        0.123       3.981         image_size_down_without_fifo_2/N45
 CLMA_198_80/RS                                                            r       image_size_down_without_fifo_2/row_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.981         Logic Levels: 2  
                                                                                   Logic: 0.589ns(53.594%), Route: 0.510ns(46.406%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMA_198_80/CLK                                                           r       image_size_down_without_fifo_2/row_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                              -0.146       3.281                          

 Data required time                                                  3.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.281                          
 Data arrival time                                                   3.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.700                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[5]/opit_0/CE
Path Group  : coms1_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N34             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.375         ntclkbufg_8      
 CLMA_170_48/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_170_48/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.397       3.993         cmos1_href_d0    
 CLMA_174_68/Y1                    td                    0.151       4.144 f       cmos1_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.389       4.533         cmos1_8_16bit/N12
 CLMA_170_52/CE                                                            f       cmos1_8_16bit/pdata_out1[5]/opit_0/CE

 Data arrival time                                                   4.533         Logic Levels: 1  
                                                                                   Logic: 0.372ns(32.124%), Route: 0.786ns(67.876%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      15.072         ntclkbufg_8      
 CLMA_170_52/CLK                                                           r       cmos1_8_16bit/pdata_out1[5]/opit_0/CLK
 clock pessimism                                         0.188      15.260                          
 clock uncertainty                                      -0.050      15.210                          

 Setup time                                             -0.476      14.734                          

 Data required time                                                 14.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.734                          
 Data arrival time                                                   4.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.201                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[7]/opit_0/CE
Path Group  : coms1_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N34             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.375         ntclkbufg_8      
 CLMA_170_48/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_170_48/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.397       3.993         cmos1_href_d0    
 CLMA_174_68/Y1                    td                    0.151       4.144 f       cmos1_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.389       4.533         cmos1_8_16bit/N12
 CLMA_170_52/CE                                                            f       cmos1_8_16bit/pdata_out1[7]/opit_0/CE

 Data arrival time                                                   4.533         Logic Levels: 1  
                                                                                   Logic: 0.372ns(32.124%), Route: 0.786ns(67.876%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      15.072         ntclkbufg_8      
 CLMA_170_52/CLK                                                           r       cmos1_8_16bit/pdata_out1[7]/opit_0/CLK
 clock pessimism                                         0.188      15.260                          
 clock uncertainty                                      -0.050      15.210                          

 Setup time                                             -0.476      14.734                          

 Data required time                                                 14.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.734                          
 Data arrival time                                                   4.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.201                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[13]/opit_0/CE
Path Group  : coms1_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N34             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.375         ntclkbufg_8      
 CLMA_170_48/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_170_48/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.397       3.993         cmos1_href_d0    
 CLMA_174_68/Y1                    td                    0.151       4.144 f       cmos1_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.389       4.533         cmos1_8_16bit/N12
 CLMA_170_52/CE                                                            f       cmos1_8_16bit/pdata_out1[13]/opit_0/CE

 Data arrival time                                                   4.533         Logic Levels: 1  
                                                                                   Logic: 0.372ns(32.124%), Route: 0.786ns(67.876%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      15.072         ntclkbufg_8      
 CLMA_170_52/CLK                                                           r       cmos1_8_16bit/pdata_out1[13]/opit_0/CLK
 clock pessimism                                         0.188      15.260                          
 clock uncertainty                                      -0.050      15.210                          

 Setup time                                             -0.476      14.734                          

 Data required time                                                 14.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.734                          
 Data arrival time                                                   4.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.201                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[6]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[6]/opit_0/D
Path Group  : coms1_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N34             
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895       3.172         ntclkbufg_8      
 CLMA_174_56/CLK                                                           r       cmos1_d_d0[6]/opit_0/CLK

 CLMA_174_56/Q2                    tco                   0.180       3.352 f       cmos1_d_d0[6]/opit_0/Q
                                   net (fanout=2)        0.059       3.411         cmos1_d_d0[6]    
 CLMS_174_57/CD                                                            f       cmos1_8_16bit/pdata_out1[6]/opit_0/D

 Data arrival time                                                   3.411         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N34             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.375         ntclkbufg_8      
 CLMS_174_57/CLK                                                           r       cmos1_8_16bit/pdata_out1[6]/opit_0/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.000       3.187                          

 Hold time                                               0.040       3.227                          

 Data required time                                                  3.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.227                          
 Data arrival time                                                   3.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.184                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0
Path Group  : coms1_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N34             
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895       3.172         ntclkbufg_8      
 CLMA_170_68/CLK                                                           r       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_170_68/Q0                    tco                   0.179       3.351 f       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.061       3.412         cmos1_8_16bit/cnt [1]
 CLMS_170_69/A0                                                            f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.412         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N34             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.375         ntclkbufg_8      
 CLMS_170_69/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.000       3.187                          

 Hold time                                              -0.078       3.109                          

 Data required time                                                  3.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.109                          
 Data arrival time                                                   3.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[2]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[10]/opit_0/D
Path Group  : coms1_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N34             
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895       3.172         ntclkbufg_8      
 CLMS_170_61/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[2]/opit_0/CLK

 CLMS_170_61/Q0                    tco                   0.182       3.354 r       cmos1_8_16bit/pdata_i_reg[2]/opit_0/Q
                                   net (fanout=1)        0.135       3.489         cmos1_8_16bit/pdata_i_reg [2]
 CLMS_174_57/M0                                                            r       cmos1_8_16bit/pdata_out1[10]/opit_0/D

 Data arrival time                                                   3.489         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.413%), Route: 0.135ns(42.587%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N34             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.375         ntclkbufg_8      
 CLMS_174_57/CLK                                                           r       cmos1_8_16bit/pdata_out1[10]/opit_0/CLK
 clock pessimism                                        -0.184       3.191                          
 clock uncertainty                                       0.000       3.191                          

 Hold time                                              -0.011       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                   3.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[5]/opit_0/CE
Path Group  : coms2_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.512
  Launch Clock Delay      :  3.868
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.915       2.943         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.943 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.868         ntclkbufg_7      
 CLMA_170_88/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_170_88/Q0                    tco                   0.221       4.089 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.256       4.345         cmos2_href_d0    
 CLMS_170_93/Y1                    td                    0.151       4.496 f       cmos2_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.373       4.869         cmos2_8_16bit/N12
 CLMA_174_100/CE                                                           f       cmos2_8_16bit/pdata_out1[5]/opit_0/CE

 Data arrival time                                                   4.869         Logic Levels: 1  
                                                                                   Logic: 0.372ns(37.163%), Route: 0.629ns(62.837%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745      14.517         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.517 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      15.412         ntclkbufg_7      
 CLMA_174_100/CLK                                                          r       cmos2_8_16bit/pdata_out1[5]/opit_0/CLK
 clock pessimism                                         0.337      15.749                          
 clock uncertainty                                      -0.050      15.699                          

 Setup time                                             -0.476      15.223                          

 Data required time                                                 15.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.223                          
 Data arrival time                                                   4.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.354                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[6]/opit_0/CE
Path Group  : coms2_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.512
  Launch Clock Delay      :  3.868
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.915       2.943         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.943 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.868         ntclkbufg_7      
 CLMA_170_88/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_170_88/Q0                    tco                   0.221       4.089 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.256       4.345         cmos2_href_d0    
 CLMS_170_93/Y1                    td                    0.151       4.496 f       cmos2_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.373       4.869         cmos2_8_16bit/N12
 CLMA_174_100/CE                                                           f       cmos2_8_16bit/pdata_out1[6]/opit_0/CE

 Data arrival time                                                   4.869         Logic Levels: 1  
                                                                                   Logic: 0.372ns(37.163%), Route: 0.629ns(62.837%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745      14.517         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.517 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      15.412         ntclkbufg_7      
 CLMA_174_100/CLK                                                          r       cmos2_8_16bit/pdata_out1[6]/opit_0/CLK
 clock pessimism                                         0.337      15.749                          
 clock uncertainty                                      -0.050      15.699                          

 Setup time                                             -0.476      15.223                          

 Data required time                                                 15.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.223                          
 Data arrival time                                                   4.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.354                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[7]/opit_0/CE
Path Group  : coms2_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.512
  Launch Clock Delay      :  3.868
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.915       2.943         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.943 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.868         ntclkbufg_7      
 CLMA_170_88/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_170_88/Q0                    tco                   0.221       4.089 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.256       4.345         cmos2_href_d0    
 CLMS_170_93/Y1                    td                    0.151       4.496 f       cmos2_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.373       4.869         cmos2_8_16bit/N12
 CLMA_174_100/CE                                                           f       cmos2_8_16bit/pdata_out1[7]/opit_0/CE

 Data arrival time                                                   4.869         Logic Levels: 1  
                                                                                   Logic: 0.372ns(37.163%), Route: 0.629ns(62.837%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745      14.517         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.517 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      15.412         ntclkbufg_7      
 CLMA_174_100/CLK                                                          r       cmos2_8_16bit/pdata_out1[7]/opit_0/CLK
 clock pessimism                                         0.337      15.749                          
 clock uncertainty                                      -0.050      15.699                          

 Setup time                                             -0.476      15.223                          

 Data required time                                                 15.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.223                          
 Data arrival time                                                   4.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.354                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[2]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[2]/opit_0/D
Path Group  : coms2_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.868
  Launch Clock Delay      :  3.512
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745       2.617         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.617 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895       3.512         ntclkbufg_7      
 CLMA_166_100/CLK                                                          r       cmos2_d_d0[2]/opit_0/CLK

 CLMA_166_100/Q2                   tco                   0.183       3.695 r       cmos2_d_d0[2]/opit_0/Q
                                   net (fanout=2)        0.136       3.831         cmos2_d_d0[2]    
 CLMS_170_101/CD                                                           r       cmos2_8_16bit/pdata_i_reg[2]/opit_0/D

 Data arrival time                                                   3.831         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.367%), Route: 0.136ns(42.633%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.915       2.943         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.943 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.868         ntclkbufg_7      
 CLMS_170_101/CLK                                                          r       cmos2_8_16bit/pdata_i_reg[2]/opit_0/CLK
 clock pessimism                                        -0.337       3.531                          
 clock uncertainty                                       0.000       3.531                          

 Hold time                                               0.034       3.565                          

 Data required time                                                  3.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.565                          
 Data arrival time                                                   3.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/L4
Path Group  : coms2_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.868
  Launch Clock Delay      :  3.512
  Clock Pessimism Removal :  -0.356

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745       2.617         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.617 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895       3.512         ntclkbufg_7      
 CLMA_170_92/CLK                                                           r       cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_170_92/Q3                    tco                   0.178       3.690 f       cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.062       3.752         cmos2_8_16bit/cnt [0]
 CLMA_170_92/D4                                                            f       cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.752         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.915       2.943         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.943 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.868         ntclkbufg_7      
 CLMA_170_92/CLK                                                           r       cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.356       3.512                          
 clock uncertainty                                       0.000       3.512                          

 Hold time                                              -0.028       3.484                          

 Data required time                                                  3.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.484                          
 Data arrival time                                                   3.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/vs_i_reg/opit_0/CLK
Endpoint    : cmos2_8_16bit/enble/opit_0_L5Q_perm/L4
Path Group  : coms2_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.868
  Launch Clock Delay      :  3.512
  Clock Pessimism Removal :  -0.355

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745       2.617         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.617 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895       3.512         ntclkbufg_7      
 CLMS_166_93/CLK                                                           r       cmos2_8_16bit/vs_i_reg/opit_0/CLK

 CLMS_166_93/Q2                    tco                   0.180       3.692 f       cmos2_8_16bit/vs_i_reg/opit_0/Q
                                   net (fanout=1)        0.060       3.752         cmos2_8_16bit/vs_i_reg
 CLMS_166_93/A4                                                            f       cmos2_8_16bit/enble/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.752         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.915       2.943         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.943 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.868         ntclkbufg_7      
 CLMS_166_93/CLK                                                           r       cmos2_8_16bit/enble/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.355       3.513                          
 clock uncertainty                                       0.000       3.513                          

 Hold time                                              -0.029       3.484                          

 Data required time                                                  3.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.484                          
 Data arrival time                                                   3.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_data_gen/rd_sec_addr[21]/opit_0_L5Q/L1
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.411
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.411         ntclkbufg_5      
 CLMS_118_213/CLK                                                          r       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK

 CLMS_118_213/Q1                   tco                   0.223       3.634 f       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=123)      1.840       5.474         u_top_sd_rw/u_data_gen/eth_data_count [0]
 CLMS_146_173/Y6CD                 td                    0.231       5.705 f       u_top_sd_rw/u_data_gen/N71_57[2]_muxf6/F
                                   net (fanout=1)        0.541       6.246         u_top_sd_rw/u_data_gen/_N18258
 CLMS_130_173/Y6CD                 td                    0.242       6.488 f       u_top_sd_rw/u_data_gen/N71_60[2]_muxf6/F
                                   net (fanout=4)        0.520       7.008         u_top_sd_rw/u_data_gen/N367 [10]
                                   td                    0.365       7.373 f       u_top_sd_rw/u_data_gen/N147_5_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.373         u_top_sd_rw/u_data_gen/_N9079
 CLMS_102_173/Y3                   td                    0.387       7.760 r       u_top_sd_rw/u_data_gen/N147_5_3/gateop_A2/Y1
                                   net (fanout=2)        0.349       8.109         u_top_sd_rw/u_data_gen/nb4 [4]
                                   td                    0.251       8.360 f       u_top_sd_rw/u_data_gen/N147_6.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.360         u_top_sd_rw/u_data_gen/N147_6.co [6]
 CLMA_110_176/COUT                 td                    0.044       8.404 r       u_top_sd_rw/u_data_gen/N147_6.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.404         u_top_sd_rw/u_data_gen/N147_6.co [8]
 CLMA_110_180/Y1                   td                    0.366       8.770 f       u_top_sd_rw/u_data_gen/N147_6.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.402       9.172         u_top_sd_rw/u_data_gen/N377 [18]
                                   td                    0.365       9.537 f       u_top_sd_rw/u_data_gen/N152_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.537         u_top_sd_rw/u_data_gen/_N11014
 CLMA_110_193/COUT                 td                    0.044       9.581 r       u_top_sd_rw/u_data_gen/N152_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.581         u_top_sd_rw/u_data_gen/_N11016
                                   td                    0.044       9.625 r       u_top_sd_rw/u_data_gen/N152_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.625         u_top_sd_rw/u_data_gen/_N11018
 CLMA_110_197/COUT                 td                    0.044       9.669 r       u_top_sd_rw/u_data_gen/N152_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.669         u_top_sd_rw/u_data_gen/_N11020
                                   td                    0.044       9.713 r       u_top_sd_rw/u_data_gen/N152_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.713         u_top_sd_rw/u_data_gen/_N11022
 CLMA_110_201/COUT                 td                    0.044       9.757 r       u_top_sd_rw/u_data_gen/N152_1_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.757         u_top_sd_rw/u_data_gen/_N11024
 CLMA_110_205/Y1                   td                    0.366      10.123 f       u_top_sd_rw/u_data_gen/N152_1_13/gateop_A2/Y1
                                   net (fanout=1)        0.254      10.377         u_top_sd_rw/u_data_gen/N152 [30]
 CLMA_110_200/C1                                                           f       u_top_sd_rw/u_data_gen/rd_sec_addr[21]/opit_0_L5Q/L1

 Data arrival time                                                  10.377         Logic Levels: 9  
                                                                                   Logic: 3.060ns(43.928%), Route: 3.906ns(56.072%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N35             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 CLMA_110_200/CLK                                                          r       u_top_sd_rw/u_data_gen/rd_sec_addr[21]/opit_0_L5Q/CLK
 clock pessimism                                         0.194      23.392                          
 clock uncertainty                                      -0.150      23.242                          

 Setup time                                             -0.190      23.052                          

 Data required time                                                 23.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.052                          
 Data arrival time                                                  10.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.675                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_data_gen/rd_sec_addr[17]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.411
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.411         ntclkbufg_5      
 CLMS_118_213/CLK                                                          r       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK

 CLMS_118_213/Q1                   tco                   0.223       3.634 f       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=123)      1.840       5.474         u_top_sd_rw/u_data_gen/eth_data_count [0]
 CLMS_146_173/Y6CD                 td                    0.231       5.705 f       u_top_sd_rw/u_data_gen/N71_57[2]_muxf6/F
                                   net (fanout=1)        0.541       6.246         u_top_sd_rw/u_data_gen/_N18258
 CLMS_130_173/Y6CD                 td                    0.242       6.488 f       u_top_sd_rw/u_data_gen/N71_60[2]_muxf6/F
                                   net (fanout=4)        0.520       7.008         u_top_sd_rw/u_data_gen/N367 [10]
                                   td                    0.365       7.373 f       u_top_sd_rw/u_data_gen/N147_5_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.373         u_top_sd_rw/u_data_gen/_N9079
 CLMS_102_173/Y3                   td                    0.387       7.760 r       u_top_sd_rw/u_data_gen/N147_5_3/gateop_A2/Y1
                                   net (fanout=2)        0.349       8.109         u_top_sd_rw/u_data_gen/nb4 [4]
                                   td                    0.251       8.360 f       u_top_sd_rw/u_data_gen/N147_6.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.360         u_top_sd_rw/u_data_gen/N147_6.co [6]
 CLMA_110_176/COUT                 td                    0.044       8.404 r       u_top_sd_rw/u_data_gen/N147_6.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.404         u_top_sd_rw/u_data_gen/N147_6.co [8]
 CLMA_110_180/Y1                   td                    0.366       8.770 f       u_top_sd_rw/u_data_gen/N147_6.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.402       9.172         u_top_sd_rw/u_data_gen/N377 [18]
                                   td                    0.365       9.537 f       u_top_sd_rw/u_data_gen/N152_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.537         u_top_sd_rw/u_data_gen/_N11014
 CLMA_110_193/COUT                 td                    0.044       9.581 r       u_top_sd_rw/u_data_gen/N152_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.581         u_top_sd_rw/u_data_gen/_N11016
                                   td                    0.044       9.625 r       u_top_sd_rw/u_data_gen/N152_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.625         u_top_sd_rw/u_data_gen/_N11018
 CLMA_110_197/COUT                 td                    0.044       9.669 r       u_top_sd_rw/u_data_gen/N152_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.669         u_top_sd_rw/u_data_gen/_N11020
 CLMA_110_201/Y1                   td                    0.383      10.052 r       u_top_sd_rw/u_data_gen/N152_1_9/gateop_A2/Y1
                                   net (fanout=1)        0.160      10.212         u_top_sd_rw/u_data_gen/N152 [26]
 CLMA_110_205/D3                                                           r       u_top_sd_rw/u_data_gen/rd_sec_addr[17]/opit_0_L5Q_perm/L3

 Data arrival time                                                  10.212         Logic Levels: 8  
                                                                                   Logic: 2.989ns(43.949%), Route: 3.812ns(56.051%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N35             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 CLMA_110_205/CLK                                                          r       u_top_sd_rw/u_data_gen/rd_sec_addr[17]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.194      23.392                          
 clock uncertainty                                      -0.150      23.242                          

 Setup time                                             -0.290      22.952                          

 Data required time                                                 22.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.952                          
 Data arrival time                                                  10.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_data_gen/N37996/gopapm/CE_X
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.411
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.411         ntclkbufg_5      
 CLMS_118_213/CLK                                                          r       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK

 CLMS_118_213/Q1                   tco                   0.223       3.634 f       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=123)      1.421       5.055         u_top_sd_rw/u_data_gen/eth_data_count [0]
 CLMS_134_173/Y6CD                 td                    0.231       5.286 f       u_top_sd_rw/u_data_gen/N71_26[4]_muxf6/F
                                   net (fanout=1)        0.803       6.089         u_top_sd_rw/u_data_gen/_N18012
 CLMS_134_161/Y6CD                 td                    0.231       6.320 f       u_top_sd_rw/u_data_gen/N71_60[4]_muxf6/F
                                   net (fanout=4)        0.625       6.945         u_top_sd_rw/u_data_gen/N367 [12]
 CLMA_130_180/Y0                   td                    0.378       7.323 f       u_top_sd_rw/u_data_gen/N73_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.067       7.390         u_top_sd_rw/u_data_gen/_N89861
 CLMS_130_181/Y3                   td                    0.360       7.750 f       u_top_sd_rw/u_data_gen/N73_mux7/gateop_perm/Z
                                   net (fanout=2)        0.257       8.007         u_top_sd_rw/u_data_gen/N73
 CLMA_126_185/Y0                   td                    0.162       8.169 r       u_top_sd_rw/u_data_gen/N36872/gateop_perm/Z
                                   net (fanout=17)       0.516       8.685         u_top_sd_rw/u_data_gen/N36872
 CLMA_150_184/Y0                   td                    0.264       8.949 f       u_top_sd_rw/u_data_gen/N37054/gateop_perm/Z
                                   net (fanout=2)        0.707       9.656         u_top_sd_rw/u_data_gen/N37054
 APM_106_164/CE_X                                                          f       u_top_sd_rw/u_data_gen/N37996/gopapm/CE_X

 Data arrival time                                                   9.656         Logic Levels: 6  
                                                                                   Logic: 1.849ns(29.608%), Route: 4.396ns(70.392%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N35             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 APM_106_164/CLK                                                           r       u_top_sd_rw/u_data_gen/N37996/gopapm/CLK
 clock pessimism                                         0.194      23.392                          
 clock uncertainty                                      -0.150      23.242                          

 Setup time                                             -0.840      22.402                          

 Data required time                                                 22.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.402                          
 Data arrival time                                                   9.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.746                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/des_addr[8]/opit_0_A2Q21/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.411
  Launch Clock Delay      :  3.198
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_303/CLK_OUT0              td                    0.078       1.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       2.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895       3.198         ntclkbufg_5      
 CLMA_174_240/CLK                                                          r       u_top_sd_rw/u_data_gen/des_addr[8]/opit_0_A2Q21/CLK

 CLMA_174_240/Q2                   tco                   0.183       3.381 r       u_top_sd_rw/u_data_gen/des_addr[8]/opit_0_A2Q21/Q0
                                   net (fanout=8)        0.142       3.523         des_addr[7]      
 DRM_178_232/ADA0[8]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]

 Data arrival time                                                   3.523         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.308%), Route: 0.142ns(43.692%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.411         ntclkbufg_5      
 DRM_178_232/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.194       3.217                          
 clock uncertainty                                       0.000       3.217                          

 Hold time                                               0.127       3.344                          

 Data required time                                                  3.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.344                          
 Data arrival time                                                   3.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.179                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/des_addr[6]/opit_0_A2Q21/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.411
  Launch Clock Delay      :  3.198
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_303/CLK_OUT0              td                    0.078       1.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       2.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895       3.198         ntclkbufg_5      
 CLMA_174_240/CLK                                                          r       u_top_sd_rw/u_data_gen/des_addr[6]/opit_0_A2Q21/CLK

 CLMA_174_240/Q0                   tco                   0.182       3.380 r       u_top_sd_rw/u_data_gen/des_addr[6]/opit_0_A2Q21/Q0
                                   net (fanout=8)        0.144       3.524         des_addr[5]      
 DRM_178_232/ADA0[6]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]

 Data arrival time                                                   3.524         Logic Levels: 0  
                                                                                   Logic: 0.182ns(55.828%), Route: 0.144ns(44.172%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.411         ntclkbufg_5      
 DRM_178_232/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.194       3.217                          
 clock uncertainty                                       0.000       3.217                          

 Hold time                                               0.127       3.344                          

 Data required time                                                  3.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.344                          
 Data arrival time                                                   3.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.180                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/des_data[6]/opit_0/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.523
  Launch Clock Delay      :  3.198
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_303/CLK_OUT0              td                    0.078       1.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       2.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895       3.198         ntclkbufg_5      
 CLMA_186_244/CLK                                                          r       u_top_sd_rw/u_data_gen/des_data[6]/opit_0/CLK

 CLMA_186_244/Q0                   tco                   0.179       3.377 f       u_top_sd_rw/u_data_gen/des_data[6]/opit_0/Q
                                   net (fanout=1)        0.275       3.652         des_data[6]      
 DRM_178_252/DA0[0]                                                        f       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   3.652         Logic Levels: 0  
                                                                                   Logic: 0.179ns(39.427%), Route: 0.275ns(60.573%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.037       3.523         ntclkbufg_5      
 DRM_178_252/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.183       3.340                          
 clock uncertainty                                       0.000       3.340                          

 Hold time                                               0.119       3.459                          

 Data required time                                                  3.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.459                          
 Data arrival time                                                   3.652                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.193                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/N37996/gopapm/CE_X
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.255  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250       3.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358       3.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344       4.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226       4.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.103       5.593         nt_rstn_out      
 CLMA_150_184/Y0                   td                    0.150       5.743 f       u_top_sd_rw/u_data_gen/N37054/gateop_perm/Z
                                   net (fanout=2)        0.707       6.450         u_top_sd_rw/u_data_gen/N37054
 APM_106_164/CE_X                                                          f       u_top_sd_rw/u_data_gen/N37996/gopapm/CE_X

 Data arrival time                                                   6.450         Logic Levels: 3  
                                                                                   Logic: 0.957ns(28.474%), Route: 2.404ns(71.526%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N35             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 APM_106_164/CLK                                                           r       u_top_sd_rw/u_data_gen/N37996/gopapm/CLK
 clock pessimism                                         0.146      23.344                          
 clock uncertainty                                      -0.150      23.194                          

 Setup time                                             -0.840      22.354                          

 Data required time                                                 22.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.354                          
 Data arrival time                                                   6.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.904                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/des_data[8]/opit_0/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.255  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250       3.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358       3.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344       4.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226       4.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.494       5.984         nt_rstn_out      
 CLMS_174_249/Y1                   td                    0.151       6.135 f       u_top_sd_rw/u_data_gen/N36850/gateop_perm/Z
                                   net (fanout=16)       0.561       6.696         u_top_sd_rw/u_data_gen/N36850
 CLMA_202_232/CE                                                           f       u_top_sd_rw/u_data_gen/des_data[8]/opit_0/CE

 Data arrival time                                                   6.696         Logic Levels: 3  
                                                                                   Logic: 0.958ns(26.559%), Route: 2.649ns(73.441%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N35             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 CLMA_202_232/CLK                                                          r       u_top_sd_rw/u_data_gen/des_data[8]/opit_0/CLK
 clock pessimism                                         0.146      23.344                          
 clock uncertainty                                      -0.150      23.194                          

 Setup time                                             -0.476      22.718                          

 Data required time                                                 22.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.718                          
 Data arrival time                                                   6.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.022                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/des_data[9]/opit_0/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.255  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250       3.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358       3.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344       4.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226       4.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.494       5.984         nt_rstn_out      
 CLMS_174_249/Y1                   td                    0.151       6.135 f       u_top_sd_rw/u_data_gen/N36850/gateop_perm/Z
                                   net (fanout=16)       0.561       6.696         u_top_sd_rw/u_data_gen/N36850
 CLMA_202_232/CE                                                           f       u_top_sd_rw/u_data_gen/des_data[9]/opit_0/CE

 Data arrival time                                                   6.696         Logic Levels: 3  
                                                                                   Logic: 0.958ns(26.559%), Route: 2.649ns(73.441%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N35             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 CLMA_202_232/CLK                                                          r       u_top_sd_rw/u_data_gen/des_data[9]/opit_0/CLK
 clock pessimism                                         0.146      23.344                          
 clock uncertainty                                      -0.150      23.194                          

 Setup time                                             -0.476      22.718                          

 Data required time                                                 22.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.718                          
 Data arrival time                                                   6.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.022                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_data_gen/gbk_msb_ready/opit_0/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.383  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.411
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.872       4.278         nt_rstn_out      
 CLMA_150_184/Y0                   td                    0.130       4.408 r       u_top_sd_rw/u_data_gen/N37054/gateop_perm/Z
                                   net (fanout=2)        0.197       4.605         u_top_sd_rw/u_data_gen/N37054
 CLMA_154_184/RS                                                           r       u_top_sd_rw/u_data_gen/gbk_msb_ready/opit_0/RS

 Data arrival time                                                   4.605         Logic Levels: 2  
                                                                                   Logic: 0.589ns(34.185%), Route: 1.134ns(65.815%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.411         ntclkbufg_5      
 CLMA_154_184/CLK                                                          r       u_top_sd_rw/u_data_gen/gbk_msb_ready/opit_0/CLK
 clock pessimism                                        -0.146       3.265                          
 clock uncertainty                                       0.150       3.415                          

 Hold time                                              -0.146       3.269                          

 Data required time                                                  3.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.269                          
 Data arrival time                                                   4.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.336                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_data_gen/gbk_msb_ready/opit_0/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.383  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.411
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.872       4.278         nt_rstn_out      
 CLMA_150_184/Y1                   td                    0.177       4.455 r       u_top_sd_rw/u_data_gen/N37068/gateop_perm/Z
                                   net (fanout=1)        0.202       4.657         u_top_sd_rw/u_data_gen/N37068
 CLMA_154_184/CE                                                           r       u_top_sd_rw/u_data_gen/gbk_msb_ready/opit_0/CE

 Data arrival time                                                   4.657         Logic Levels: 2  
                                                                                   Logic: 0.636ns(35.831%), Route: 1.139ns(64.169%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.411         ntclkbufg_5      
 CLMA_154_184/CLK                                                          r       u_top_sd_rw/u_data_gen/gbk_msb_ready/opit_0/CLK
 clock pessimism                                        -0.146       3.265                          
 clock uncertainty                                       0.150       3.415                          

 Hold time                                              -0.187       3.228                          

 Data required time                                                  3.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.228                          
 Data arrival time                                                   4.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.429                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_data_gen/N37996/gopapm/CE_X
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.383  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.411
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.872       4.278         nt_rstn_out      
 CLMA_150_184/Y0                   td                    0.130       4.408 r       u_top_sd_rw/u_data_gen/N37054/gateop_perm/Z
                                   net (fanout=2)        0.546       4.954         u_top_sd_rw/u_data_gen/N37054
 APM_106_164/CE_X                                                          r       u_top_sd_rw/u_data_gen/N37996/gopapm/CE_X

 Data arrival time                                                   4.954         Logic Levels: 2  
                                                                                   Logic: 0.589ns(28.427%), Route: 1.483ns(71.573%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.411         ntclkbufg_5      
 APM_106_164/CLK                                                           r       u_top_sd_rw/u_data_gen/N37996/gopapm/CLK
 clock pessimism                                        -0.146       3.265                          
 clock uncertainty                                       0.150       3.415                          

 Hold time                                              -0.078       3.337                          

 Data required time                                                  3.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.337                          
 Data arrival time                                                   4.954                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.407
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N35             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.925      13.407         ntclkbufg_6      
 CLMA_182_233/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/CLK

 CLMA_182_233/Q2                   tco                   0.223      13.630 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.715      14.345         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en
 CLMA_150_200/Y2                   td                    0.381      14.726 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391/gateop/F
                                   net (fanout=2)        0.166      14.892         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391
 CLMA_150_204/CE                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  14.892         Logic Levels: 1  
                                                                                   Logic: 0.604ns(40.673%), Route: 0.881ns(59.327%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N35             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 CLMA_150_204/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161      23.359                          
 clock uncertainty                                      -0.150      23.209                          

 Setup time                                             -0.476      22.733                          

 Data required time                                                 22.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.733                          
 Data arrival time                                                  14.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.841                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.407
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N35             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.925      13.407         ntclkbufg_6      
 CLMA_182_233/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/CLK

 CLMA_182_233/Q2                   tco                   0.223      13.630 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.715      14.345         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en
 CLMA_150_200/Y2                   td                    0.381      14.726 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391/gateop/F
                                   net (fanout=2)        0.166      14.892         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391
 CLMA_150_204/CE                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                  14.892         Logic Levels: 1  
                                                                                   Logic: 0.604ns(40.673%), Route: 0.881ns(59.327%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N35             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 CLMA_150_204/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161      23.359                          
 clock uncertainty                                      -0.150      23.209                          

 Setup time                                             -0.476      22.733                          

 Data required time                                                 22.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.733                          
 Data arrival time                                                  14.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.841                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[4]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.407
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N35             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.925      13.407         ntclkbufg_6      
 CLMS_102_205/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMS_102_205/Q3                   tco                   0.220      13.627 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.409      14.036         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en
 CLMS_118_201/Y1                   td                    0.224      14.260 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N411/gateop_perm/Z
                                   net (fanout=6)        0.303      14.563         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N411
 CLMA_114_216/CE                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[4]/opit_0_L5Q_perm/CE

 Data arrival time                                                  14.563         Logic Levels: 1  
                                                                                   Logic: 0.444ns(38.408%), Route: 0.712ns(61.592%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N35             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 CLMA_114_216/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161      23.359                          
 clock uncertainty                                      -0.150      23.209                          

 Setup time                                             -0.476      22.733                          

 Data required time                                                 22.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.733                          
 Data arrival time                                                  14.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[14]/opit_0/D
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.411
  Launch Clock Delay      :  3.194
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N35             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.895      13.194         ntclkbufg_6      
 CLMA_182_232/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/CLK

 CLMA_182_232/Q3                   tco                   0.182      13.376 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[14]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.140      13.516         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [14]
 CLMA_182_229/M1                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[14]/opit_0/D

 Data arrival time                                                  13.516         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.522%), Route: 0.140ns(43.478%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.411         ntclkbufg_5      
 CLMA_182_229/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[14]/opit_0/CLK
 clock pessimism                                        -0.161       3.250                          
 clock uncertainty                                       0.150       3.400                          

 Hold time                                              -0.011       3.389                          

 Data required time                                                  3.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.389                          
 Data arrival time                                                  13.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[12]/opit_0/D
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.411
  Launch Clock Delay      :  3.194
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N35             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.895      13.194         ntclkbufg_6      
 CLMA_182_232/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/CLK

 CLMA_182_232/Q2                   tco                   0.183      13.377 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.140      13.517         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [12]
 CLMA_182_229/M2                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[12]/opit_0/D

 Data arrival time                                                  13.517         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.656%), Route: 0.140ns(43.344%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.411         ntclkbufg_5      
 CLMA_182_229/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[12]/opit_0/CLK
 clock pessimism                                        -0.161       3.250                          
 clock uncertainty                                       0.150       3.400                          

 Hold time                                              -0.011       3.389                          

 Data required time                                                  3.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.389                          
 Data arrival time                                                  13.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[9]/opit_0/D
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.411
  Launch Clock Delay      :  3.194
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N35             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.895      13.194         ntclkbufg_6      
 CLMA_202_240/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CLK

 CLMA_202_240/Q2                   tco                   0.183      13.377 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.141      13.518         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [9]
 CLMS_202_237/M2                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[9]/opit_0/D

 Data arrival time                                                  13.518         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.481%), Route: 0.141ns(43.519%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.411         ntclkbufg_5      
 CLMS_202_237/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[9]/opit_0/CLK
 clock pessimism                                        -0.161       3.250                          
 clock uncertainty                                       0.150       3.400                          

 Hold time                                              -0.011       3.389                          

 Data required time                                                  3.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.389                          
 Data arrival time                                                  13.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.129                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.194
  Launch Clock Delay      :  3.407
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N35             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.925      13.407         ntclkbufg_6      
 CLMS_190_229/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_190_229/Q2                   tco                   0.223      13.630 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.257      13.887         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt [0]
 CLMA_186_228/Y0                   td                    0.376      14.263 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267_4/gateop_perm/Z
                                   net (fanout=6)        0.073      14.336         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267
 CLMA_186_228/Y3                   td                    0.360      14.696 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.349      15.045         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N64907
                                   td                    0.368      15.413 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      15.413         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8444
 CLMS_186_229/COUT                 td                    0.044      15.457 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      15.457         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8446
                                   td                    0.044      15.501 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      15.501         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8448
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  15.501         Logic Levels: 3  
                                                                                   Logic: 1.415ns(67.574%), Route: 0.679ns(32.426%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 P20                                                     0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      30.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      30.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      30.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      31.310         _N35             
 PLL_158_303/CLK_OUT1              td                    0.074      31.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      32.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      32.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.895      33.194         ntclkbufg_6      
 CLMS_186_233/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.194      33.388                          
 clock uncertainty                                      -0.150      33.238                          

 Setup time                                             -0.128      33.110                          

 Data required time                                                 33.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.110                          
 Data arrival time                                                  15.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.609                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.194
  Launch Clock Delay      :  3.407
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N35             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.925      13.407         ntclkbufg_6      
 CLMS_190_229/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_190_229/Q2                   tco                   0.223      13.630 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.257      13.887         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt [0]
 CLMA_186_228/Y0                   td                    0.376      14.263 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267_4/gateop_perm/Z
                                   net (fanout=6)        0.073      14.336         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267
 CLMA_186_228/Y3                   td                    0.360      14.696 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.349      15.045         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N64907
                                   td                    0.368      15.413 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      15.413         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8444
 CLMS_186_229/COUT                 td                    0.044      15.457 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      15.457         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8446
 CLMS_186_233/CIN                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin

 Data arrival time                                                  15.457         Logic Levels: 3  
                                                                                   Logic: 1.371ns(66.878%), Route: 0.679ns(33.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 P20                                                     0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      30.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      30.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      30.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      31.310         _N35             
 PLL_158_303/CLK_OUT1              td                    0.074      31.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      32.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      32.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.895      33.194         ntclkbufg_6      
 CLMS_186_233/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.194      33.388                          
 clock uncertainty                                      -0.150      33.238                          

 Setup time                                             -0.132      33.106                          

 Data required time                                                 33.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.106                          
 Data arrival time                                                  15.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.194
  Launch Clock Delay      :  3.407
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N35             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.925      13.407         ntclkbufg_6      
 CLMS_190_229/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_190_229/Q2                   tco                   0.223      13.630 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.257      13.887         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt [0]
 CLMA_186_228/Y0                   td                    0.376      14.263 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267_4/gateop_perm/Z
                                   net (fanout=6)        0.073      14.336         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267
 CLMA_186_228/Y3                   td                    0.360      14.696 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.349      15.045         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N64907
                                   td                    0.368      15.413 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      15.413         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8444
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin

 Data arrival time                                                  15.413         Logic Levels: 2  
                                                                                   Logic: 1.327ns(66.152%), Route: 0.679ns(33.848%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 P20                                                     0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      30.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      30.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      30.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      31.310         _N35             
 PLL_158_303/CLK_OUT1              td                    0.074      31.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      32.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      32.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.895      33.194         ntclkbufg_6      
 CLMS_186_229/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/CLK
 clock pessimism                                         0.194      33.388                          
 clock uncertainty                                      -0.150      33.238                          

 Setup time                                             -0.115      33.123                          

 Data required time                                                 33.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.123                          
 Data arrival time                                                  15.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.710                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[15]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.194
  Clock Pessimism Removal :  -0.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N35             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.895      13.194         ntclkbufg_6      
 CLMA_182_233/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK

 CLMA_182_233/Q0                   tco                   0.179      13.373 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       0.065      13.438         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag
 CLMA_182_232/B4                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[15]/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.438         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.361%), Route: 0.065ns(26.639%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N35             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.925      13.407         ntclkbufg_6      
 CLMA_182_232/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[15]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.198      13.209                          
 clock uncertainty                                       0.000      13.209                          

 Hold time                                              -0.029      13.180                          

 Data required time                                                 13.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.180                          
 Data arrival time                                                  13.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[13]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.194
  Clock Pessimism Removal :  -0.212

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N35             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.895      13.194         ntclkbufg_6      
 CLMA_182_232/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/CLK

 CLMA_182_232/Q2                   tco                   0.180      13.374 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059      13.433         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [12]
 CLMA_182_232/A4                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[13]/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.433         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N35             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.925      13.407         ntclkbufg_6      
 CLMA_182_232/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.212      13.195                          
 clock uncertainty                                       0.000      13.195                          

 Hold time                                              -0.029      13.166                          

 Data required time                                                 13.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.166                          
 Data arrival time                                                  13.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.194
  Clock Pessimism Removal :  -0.212

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N35             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.895      13.194         ntclkbufg_6      
 CLMS_190_229/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_190_229/Q0                   tco                   0.179      13.373 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.061      13.434         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt [2]
 CLMS_190_229/B4                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.434         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N35             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.925      13.407         ntclkbufg_6      
 CLMS_190_229/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.212      13.195                          
 clock uncertainty                                       0.000      13.195                          

 Hold time                                              -0.029      13.166                          

 Data required time                                                 13.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.166                          
 Data arrival time                                                  13.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.194
  Launch Clock Delay      :  3.411
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.411         ntclkbufg_5      
 CLMA_166_204/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_166_204/Q0                   tco                   0.221       3.632 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.617       4.249         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_182_233/Y1                   td                    0.224       4.473 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/gateop_perm/Z
                                   net (fanout=13)       0.489       4.962         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
 CLMS_202_241/CECO                 td                    0.132       5.094 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       5.094         ntR1978          
 CLMS_202_245/CECI                                                         f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   5.094         Logic Levels: 2  
                                                                                   Logic: 0.577ns(34.284%), Route: 1.106ns(65.716%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N35             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.895      13.194         ntclkbufg_6      
 CLMS_202_245/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161      13.355                          
 clock uncertainty                                      -0.150      13.205                          

 Setup time                                             -0.576      12.629                          

 Data required time                                                 12.629                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.629                          
 Data arrival time                                                   5.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.535                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.194
  Launch Clock Delay      :  3.411
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.411         ntclkbufg_5      
 CLMA_166_204/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_166_204/Q0                   tco                   0.221       3.632 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.617       4.249         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_182_233/Y1                   td                    0.224       4.473 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/gateop_perm/Z
                                   net (fanout=13)       0.489       4.962         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
 CLMS_202_241/CECO                 td                    0.132       5.094 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       5.094         ntR1978          
 CLMS_202_245/CECI                                                         f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CE

 Data arrival time                                                   5.094         Logic Levels: 2  
                                                                                   Logic: 0.577ns(34.284%), Route: 1.106ns(65.716%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N35             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.895      13.194         ntclkbufg_6      
 CLMS_202_245/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161      13.355                          
 clock uncertainty                                      -0.150      13.205                          

 Setup time                                             -0.576      12.629                          

 Data required time                                                 12.629                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.629                          
 Data arrival time                                                   5.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.535                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.194
  Launch Clock Delay      :  3.411
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.411         ntclkbufg_5      
 CLMA_166_204/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_166_204/Q0                   tco                   0.221       3.632 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.617       4.249         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_182_233/Y1                   td                    0.224       4.473 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/gateop_perm/Z
                                   net (fanout=13)       0.489       4.962         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
 CLMS_202_241/CECO                 td                    0.132       5.094 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       5.094         ntR1978          
 CLMS_202_245/CECI                                                         f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CE

 Data arrival time                                                   5.094         Logic Levels: 2  
                                                                                   Logic: 0.577ns(34.284%), Route: 1.106ns(65.716%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N35             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.895      13.194         ntclkbufg_6      
 CLMS_202_245/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161      13.355                          
 clock uncertainty                                      -0.150      13.205                          

 Setup time                                             -0.576      12.629                          

 Data required time                                                 12.629                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.629                          
 Data arrival time                                                   5.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.535                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.198
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N35             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 CLMA_166_204/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_166_204/Q0                   tco                   0.182      23.380 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.437      23.817         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_182_233/A0                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L0

 Data arrival time                                                  23.817         Logic Levels: 0  
                                                                                   Logic: 0.182ns(29.402%), Route: 0.437ns(70.598%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N35             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.925      13.407         ntclkbufg_6      
 CLMA_182_233/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161      13.246                          
 clock uncertainty                                       0.150      13.396                          

 Hold time                                              -0.077      13.319                          

 Data required time                                                 13.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.319                          
 Data arrival time                                                  23.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.198
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N35             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 CLMA_166_204/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_166_204/Q0                   tco                   0.182      23.380 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.476      23.856         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_182_233/Y1                   td                    0.156      24.012 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/gateop_perm/Z
                                   net (fanout=13)       0.059      24.071         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
 CLMA_182_232/CE                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/CE

 Data arrival time                                                  24.071         Logic Levels: 1  
                                                                                   Logic: 0.338ns(38.717%), Route: 0.535ns(61.283%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N35             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.925      13.407         ntclkbufg_6      
 CLMA_182_232/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161      13.246                          
 clock uncertainty                                       0.150      13.396                          

 Hold time                                              -0.181      13.215                          

 Data required time                                                 13.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.215                          
 Data arrival time                                                  24.071                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.856                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[13]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.198
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N35             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 CLMA_166_204/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_166_204/Q0                   tco                   0.182      23.380 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.476      23.856         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_182_233/Y1                   td                    0.156      24.012 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/gateop_perm/Z
                                   net (fanout=13)       0.059      24.071         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
 CLMA_182_232/CE                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[13]/opit_0_L5Q_perm/CE

 Data arrival time                                                  24.071         Logic Levels: 1  
                                                                                   Logic: 0.338ns(38.717%), Route: 0.535ns(61.283%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N35             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.925      13.407         ntclkbufg_6      
 CLMA_182_232/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161      13.246                          
 clock uncertainty                                       0.150      13.396                          

 Hold time                                              -0.181      13.215                          

 Data required time                                                 13.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.215                          
 Data arrival time                                                  24.071                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.856                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.367
  Launch Clock Delay      :  8.584
  Clock Pessimism Removal :  1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 CLMA_210_145/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_210_145/Q1                   tco                   0.223       8.807 f       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.254       9.061         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [2]
 CLMS_214_149/Y2                   td                    0.381       9.442 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_4/gateop_perm/Z
                                   net (fanout=1)        0.284       9.726         u_top_sd_rw/ethernet_test/eth_udp_test/_N89488
 CLMA_214_164/Y2                   td                    0.381      10.107 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.067      10.174         u_top_sd_rw/ethernet_test/eth_udp_test/_N89512
 CLMA_214_164/Y1                   td                    0.244      10.418 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.614      11.032         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_190_156/Y1                   td                    0.224      11.256 f       u_top_sd_rw/ethernet_test/eth_udp_test/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.154      11.410         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [1]
 CLMA_190_156/Y2                   td                    0.379      11.789 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.366      12.155         u_top_sd_rw/ethernet_test/eth_udp_test/_N80383
 CLMA_190_168/Y2                   td                    0.227      12.382 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_12/gateop_perm/Z
                                   net (fanout=3)        0.881      13.263         u_top_sd_rw/ethernet_test/eth_udp_test/udp_tx_data_en
                                   td                    0.222      13.485 f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.485         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9201
 CLMA_242_172/COUT                 td                    0.044      13.529 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.529         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9203
 CLMA_242_176/Y1                   td                    0.383      13.912 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.150      14.062         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11 [5]
 CLMS_242_177/Y1                   td                    0.162      14.224 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N12[5]/gateop_perm/Z
                                   net (fanout=2)        0.291      14.515         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/rrptr [5]
 CLMA_230_177/COUT                 td                    0.387      14.902 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N21.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.902         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N21.co [6]
 CLMA_230_181/Y1                   td                    0.383      15.285 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N21.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.236      15.521         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N21
 CLMA_230_185/A4                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  15.521         Logic Levels: 11 
                                                                                   Logic: 3.640ns(52.472%), Route: 3.297ns(47.528%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452    1002.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1002.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1002.910         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1004.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1006.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895    1007.367         u_top_sd_rw/rgmii_clk
 CLMA_230_185/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.198    1008.565                          
 clock uncertainty                                      -0.050    1008.515                          

 Setup time                                             -0.093    1008.422                          

 Data required time                                               1008.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1008.422                          
 Data arrival time                                                  15.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.901                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.367
  Launch Clock Delay      :  8.584
  Clock Pessimism Removal :  1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 CLMA_210_145/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_210_145/Q1                   tco                   0.223       8.807 f       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.254       9.061         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [2]
 CLMS_214_149/Y2                   td                    0.381       9.442 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_4/gateop_perm/Z
                                   net (fanout=1)        0.284       9.726         u_top_sd_rw/ethernet_test/eth_udp_test/_N89488
 CLMA_214_164/Y2                   td                    0.381      10.107 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.067      10.174         u_top_sd_rw/ethernet_test/eth_udp_test/_N89512
 CLMA_214_164/Y1                   td                    0.244      10.418 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.614      11.032         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_190_156/Y1                   td                    0.224      11.256 f       u_top_sd_rw/ethernet_test/eth_udp_test/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.154      11.410         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [1]
 CLMA_190_156/Y2                   td                    0.379      11.789 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.366      12.155         u_top_sd_rw/ethernet_test/eth_udp_test/_N80383
 CLMA_190_168/Y2                   td                    0.227      12.382 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_12/gateop_perm/Z
                                   net (fanout=3)        0.881      13.263         u_top_sd_rw/ethernet_test/eth_udp_test/udp_tx_data_en
                                   td                    0.222      13.485 f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.485         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9201
 CLMA_242_172/COUT                 td                    0.044      13.529 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.529         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9203
                                   td                    0.044      13.573 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.573         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9205
 CLMA_242_176/Y3                   td                    0.387      13.960 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.074      14.034         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11 [7]
 CLMS_242_177/Y2                   td                    0.264      14.298 f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N12[7]/gateop_perm/Z
                                   net (fanout=2)        0.302      14.600         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/rrptr [7]
 CLMS_226_177/COUT                 td                    0.391      14.991 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N24.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.991         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N24.co [6]
 CLMS_226_181/CIN                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  14.991         Logic Levels: 10 
                                                                                   Logic: 3.411ns(53.239%), Route: 2.996ns(46.761%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452    1002.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1002.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1002.910         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1004.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1006.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895    1007.367         u_top_sd_rw/rgmii_clk
 CLMS_226_181/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         1.198    1008.565                          
 clock uncertainty                                      -0.050    1008.515                          

 Setup time                                             -0.276    1008.239                          

 Data required time                                               1008.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1008.239                          
 Data arrival time                                                  14.991                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/I12
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.367
  Launch Clock Delay      :  8.584
  Clock Pessimism Removal :  1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 CLMA_210_145/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_210_145/Q1                   tco                   0.223       8.807 f       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.254       9.061         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [2]
 CLMS_214_149/Y2                   td                    0.381       9.442 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_4/gateop_perm/Z
                                   net (fanout=1)        0.284       9.726         u_top_sd_rw/ethernet_test/eth_udp_test/_N89488
 CLMA_214_164/Y2                   td                    0.381      10.107 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.067      10.174         u_top_sd_rw/ethernet_test/eth_udp_test/_N89512
 CLMA_214_164/Y1                   td                    0.244      10.418 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.614      11.032         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_190_156/Y1                   td                    0.224      11.256 f       u_top_sd_rw/ethernet_test/eth_udp_test/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.154      11.410         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [1]
 CLMA_190_156/Y2                   td                    0.379      11.789 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.366      12.155         u_top_sd_rw/ethernet_test/eth_udp_test/_N80383
 CLMA_190_168/Y2                   td                    0.227      12.382 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_12/gateop_perm/Z
                                   net (fanout=3)        0.881      13.263         u_top_sd_rw/ethernet_test/eth_udp_test/udp_tx_data_en
                                   td                    0.222      13.485 f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.485         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9201
 CLMA_242_172/COUT                 td                    0.044      13.529 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.529         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9203
                                   td                    0.044      13.573 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.573         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9205
 CLMA_242_176/COUT                 td                    0.044      13.617 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.617         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9207
                                   td                    0.044      13.661 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.661         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9209
 CLMA_242_180/Y3                   td                    0.387      14.048 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=2)        0.376      14.424         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11 [11]
 CLMA_230_185/Y1                   td                    0.151      14.575 f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N12[11]/gateop_perm/Z
                                   net (fanout=1)        0.253      14.828         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/rrptr [11]
 CLMS_226_181/B2                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/I12

 Data arrival time                                                  14.828         Logic Levels: 10 
                                                                                   Logic: 2.995ns(47.966%), Route: 3.249ns(52.034%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452    1002.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1002.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1002.910         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1004.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1006.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895    1007.367         u_top_sd_rw/rgmii_clk
 CLMS_226_181/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         1.198    1008.565                          
 clock uncertainty                                      -0.050    1008.515                          

 Setup time                                             -0.365    1008.150                          

 Data required time                                               1008.150                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1008.150                          
 Data arrival time                                                  14.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.322                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[6]/opit_0/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_6/ram16x1d/WD
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.584
  Launch Clock Delay      :  7.367
  Clock Pessimism Removal :  -1.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452       2.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       2.910         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.069       4.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       6.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895       7.367         u_top_sd_rw/rgmii_clk
 CLMA_174_168/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[6]/opit_0/CLK

 CLMA_174_168/Q1                   tco                   0.180       7.547 f       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[6]/opit_0/Q
                                   net (fanout=1)        0.147       7.694         u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data [6]
 CLMS_174_165/BD                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_6/ram16x1d/WD

 Data arrival time                                                   7.694         Logic Levels: 0  
                                                                                   Logic: 0.180ns(55.046%), Route: 0.147ns(44.954%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 CLMS_174_165/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_6/ram16x1d/WCLK
 clock pessimism                                        -1.202       7.382                          
 clock uncertainty                                       0.000       7.382                          

 Hold time                                               0.293       7.675                          

 Data required time                                                  7.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.675                          
 Data arrival time                                                   7.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.019                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[5]/opit_0/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_5/ram16x1d/WD
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.584
  Launch Clock Delay      :  7.367
  Clock Pessimism Removal :  -1.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452       2.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       2.910         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.069       4.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       6.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895       7.367         u_top_sd_rw/rgmii_clk
 CLMA_174_168/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[5]/opit_0/CLK

 CLMA_174_168/Q2                   tco                   0.180       7.547 f       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[5]/opit_0/Q
                                   net (fanout=1)        0.149       7.696         u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data [5]
 CLMS_174_165/CD                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_5/ram16x1d/WD

 Data arrival time                                                   7.696         Logic Levels: 0  
                                                                                   Logic: 0.180ns(54.711%), Route: 0.149ns(45.289%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 CLMS_174_165/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_5/ram16x1d/WCLK
 clock pessimism                                        -1.202       7.382                          
 clock uncertainty                                       0.000       7.382                          

 Hold time                                               0.293       7.675                          

 Data required time                                                  7.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.675                          
 Data arrival time                                                   7.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.021                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/ram16x1d/WADM2
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.584
  Launch Clock Delay      :  7.367
  Clock Pessimism Removal :  -1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452       2.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       2.910         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.069       4.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       6.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895       7.367         u_top_sd_rw/rgmii_clk
 CLMA_182_168/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_168/Q0                   tco                   0.179       7.546 f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.166       7.712         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/wr_addr [2]
 CLMS_186_169/M2                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/ram16x1d/WADM2

 Data arrival time                                                   7.712         Logic Levels: 0  
                                                                                   Logic: 0.179ns(51.884%), Route: 0.166ns(48.116%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 CLMS_186_169/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/ram16x1d/WCLK
 clock pessimism                                        -1.198       7.386                          
 clock uncertainty                                       0.000       7.386                          

 Hold time                                               0.293       7.679                          

 Data required time                                                  7.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.679                          
 Data arrival time                                                   7.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.033                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_262_132/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_132/Q1                   tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.266       3.578         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_262_141/Y2                   td                    0.264       3.842 f       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.067       3.909         ms72xx_ctl/ms7200_ctl/_N79301
 CLMS_262_141/Y0                   td                    0.162       4.071 r       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.239       4.310         ms72xx_ctl/ms7200_ctl/_N79332
 CLMS_266_137/Y1                   td                    0.162       4.472 r       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=15)       0.315       4.787         ms72xx_ctl/ms7200_ctl/N261
 CLMA_274_128/Y2                   td                    0.227       5.014 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.271       5.285         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_137/Y3                   td                    0.243       5.528 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=15)       0.367       5.895         ms72xx_ctl/ms7200_ctl/N1955
 CLMS_274_125/CECO                 td                    0.132       6.027 f       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       6.027         ntR1704          
 CLMS_274_129/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.027         Logic Levels: 6  
                                                                                   Logic: 1.413ns(48.094%), Route: 1.525ns(51.906%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463     101.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_4      
 CLMS_274_129/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.576     102.344                          

 Data required time                                                102.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.344                          
 Data arrival time                                                   6.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.317                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_262_132/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_132/Q1                   tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.266       3.578         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_262_141/Y2                   td                    0.264       3.842 f       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.067       3.909         ms72xx_ctl/ms7200_ctl/_N79301
 CLMS_262_141/Y0                   td                    0.162       4.071 r       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.239       4.310         ms72xx_ctl/ms7200_ctl/_N79332
 CLMS_266_137/Y1                   td                    0.162       4.472 r       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=15)       0.315       4.787         ms72xx_ctl/ms7200_ctl/N261
 CLMA_274_128/Y2                   td                    0.227       5.014 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.271       5.285         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_137/Y3                   td                    0.243       5.528 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=15)       0.269       5.797         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_274_136/CECO                 td                    0.132       5.929 f       ms72xx_ctl/ms7200_ctl/addr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.929         ntR1706          
 CLMA_274_140/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.929         Logic Levels: 6  
                                                                                   Logic: 1.413ns(49.754%), Route: 1.427ns(50.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463     101.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_4      
 CLMA_274_140/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.576     102.344                          

 Data required time                                                102.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.344                          
 Data arrival time                                                   5.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.415                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_262_132/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_132/Q1                   tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.266       3.578         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_262_141/Y2                   td                    0.264       3.842 f       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.067       3.909         ms72xx_ctl/ms7200_ctl/_N79301
 CLMS_262_141/Y0                   td                    0.162       4.071 r       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.239       4.310         ms72xx_ctl/ms7200_ctl/_N79332
 CLMS_266_137/Y1                   td                    0.162       4.472 r       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=15)       0.315       4.787         ms72xx_ctl/ms7200_ctl/N261
 CLMA_274_128/Y2                   td                    0.227       5.014 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.271       5.285         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_137/Y3                   td                    0.243       5.528 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=15)       0.269       5.797         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_274_136/CECO                 td                    0.132       5.929 f       ms72xx_ctl/ms7200_ctl/addr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.929         ntR1706          
 CLMA_274_140/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.929         Logic Levels: 6  
                                                                                   Logic: 1.413ns(49.754%), Route: 1.427ns(50.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463     101.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_4      
 CLMA_274_140/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.576     102.344                          

 Data required time                                                102.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.344                          
 Data arrival time                                                   5.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.415                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[4]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/data_out[4]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_282_128/CLK                                                          r       ms72xx_ctl/iic_dri_rx/receiv_data[4]/opit_0_inv/CLK

 CLMA_282_128/Q3                   tco                   0.178       3.060 f       ms72xx_ctl/iic_dri_rx/receiv_data[4]/opit_0_inv/Q
                                   net (fanout=2)        0.059       3.119         ms72xx_ctl/iic_dri_rx/receiv_data [4]
 CLMS_282_129/AD                                                           f       ms72xx_ctl/iic_dri_rx/data_out[4]/opit_0/D

 Data arrival time                                                   3.119         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMS_282_129/CLK                                                          r       ms72xx_ctl/iic_dri_rx/data_out[4]/opit_0/CLK
 clock pessimism                                        -0.192       2.897                          
 clock uncertainty                                       0.000       2.897                          

 Hold time                                               0.040       2.937                          

 Data required time                                                  2.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.937                          
 Data arrival time                                                   3.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.182                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/receiv_data[7]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/data_out[7]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_274_104/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[7]/opit_0_inv/CLK

 CLMA_274_104/Q3                   tco                   0.178       3.060 f       ms72xx_ctl/iic_dri_tx/receiv_data[7]/opit_0_inv/Q
                                   net (fanout=1)        0.059       3.119         ms72xx_ctl/iic_dri_tx/receiv_data [7]
 CLMS_274_105/AD                                                           f       ms72xx_ctl/iic_dri_tx/data_out[7]/opit_0/D

 Data arrival time                                                   3.119         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMS_274_105/CLK                                                          r       ms72xx_ctl/iic_dri_tx/data_out[7]/opit_0/CLK
 clock pessimism                                        -0.192       2.897                          
 clock uncertainty                                       0.000       2.897                          

 Hold time                                               0.040       2.937                          

 Data required time                                                  2.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.937                          
 Data arrival time                                                   3.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.182                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[5]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/data_out[5]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_282_128/CLK                                                          r       ms72xx_ctl/iic_dri_rx/receiv_data[5]/opit_0_inv/CLK

 CLMA_282_128/Q2                   tco                   0.180       3.062 f       ms72xx_ctl/iic_dri_rx/receiv_data[5]/opit_0_inv/Q
                                   net (fanout=2)        0.059       3.121         ms72xx_ctl/iic_dri_rx/receiv_data [5]
 CLMS_282_129/CD                                                           f       ms72xx_ctl/iic_dri_rx/data_out[5]/opit_0/D

 Data arrival time                                                   3.121         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMS_282_129/CLK                                                          r       ms72xx_ctl/iic_dri_rx/data_out[5]/opit_0/CLK
 clock pessimism                                        -0.192       2.897                          
 clock uncertainty                                       0.000       2.897                          

 Hold time                                               0.040       2.937                          

 Data required time                                                  2.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.937                          
 Data arrival time                                                   3.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.184                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMS_222_13/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_222_13/Q3                    tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.349       3.668         coms1_reg_config/clock_20k_cnt [4]
 CLMA_222_12/Y0                    td                    0.226       3.894 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.266       4.160         coms1_reg_config/_N842
 CLMS_222_21/Y3                    td                    0.151       4.311 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.279       4.590         coms1_reg_config/N8
                                   td                    0.365       4.955 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.955         coms1_reg_config/_N7337
 CLMS_222_13/COUT                  td                    0.044       4.999 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.999         coms1_reg_config/_N7339
                                   td                    0.044       5.043 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.043         coms1_reg_config/_N7341
 CLMS_222_17/COUT                  td                    0.044       5.087 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.087         coms1_reg_config/_N7343
 CLMS_222_21/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.087         Logic Levels: 4  
                                                                                   Logic: 1.094ns(55.030%), Route: 0.894ns(44.970%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      41.310         _N35             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_9      
 CLMS_222_21/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.132      42.802                          

 Data required time                                                 42.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.802                          
 Data arrival time                                                   5.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.715                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMS_222_13/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_222_13/Q3                    tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.349       3.668         coms1_reg_config/clock_20k_cnt [4]
 CLMA_222_12/Y0                    td                    0.226       3.894 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.266       4.160         coms1_reg_config/_N842
 CLMS_222_21/Y3                    td                    0.151       4.311 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.279       4.590         coms1_reg_config/N8
                                   td                    0.365       4.955 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.955         coms1_reg_config/_N7337
 CLMS_222_13/COUT                  td                    0.044       4.999 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.999         coms1_reg_config/_N7339
                                   td                    0.044       5.043 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.043         coms1_reg_config/_N7341
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.043         Logic Levels: 3  
                                                                                   Logic: 1.050ns(54.012%), Route: 0.894ns(45.988%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      41.310         _N35             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_9      
 CLMS_222_17/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.128      42.806                          

 Data required time                                                 42.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.806                          
 Data arrival time                                                   5.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.763                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMS_222_13/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_222_13/Q3                    tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.349       3.668         coms1_reg_config/clock_20k_cnt [4]
 CLMA_222_12/Y0                    td                    0.226       3.894 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.266       4.160         coms1_reg_config/_N842
 CLMS_222_21/Y3                    td                    0.151       4.311 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.279       4.590         coms1_reg_config/N8
                                   td                    0.365       4.955 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.955         coms1_reg_config/_N7337
 CLMS_222_13/COUT                  td                    0.044       4.999 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.999         coms1_reg_config/_N7339
 CLMS_222_17/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.999         Logic Levels: 3  
                                                                                   Logic: 1.006ns(52.947%), Route: 0.894ns(47.053%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      41.310         _N35             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_9      
 CLMS_222_17/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.132      42.802                          

 Data required time                                                 42.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.802                          
 Data arrival time                                                   4.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.803                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_9      
 CLMS_222_13/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_222_13/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.060       3.134         coms1_reg_config/clock_20k_cnt [1]
 CLMS_222_13/A1                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.134         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMS_222_13/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_9      
 CLMS_222_21/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMS_222_21/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.134         coms1_reg_config/clock_20k_cnt [9]
 CLMS_222_21/A1                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.134         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMS_222_21/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_9      
 CLMA_222_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_16/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.062       3.136         coms1_reg_config/clock_20k_cnt [0]
 CLMA_222_16/A1                                                            r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.136         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMA_222_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.873  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  3.868
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      12.832 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.832         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      12.928 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.915      14.843         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.843 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.768         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.221      15.989 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       1.054      17.043         vs_in_test2      
 CLMA_194_108/Y0                   td                    0.380      17.423 f       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.154      17.577         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_109/Y0                   td                    0.150      17.727 f       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.365      18.092         fifo_rd_en_4     
 CLMA_186_100/Y0                   td                    0.378      18.470 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.373      18.843         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [1]
 CLMA_182_113/Y3                   td                    0.358      19.201 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[1]/gateop_perm/Z
                                   net (fanout=1)        0.272      19.473         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [1]
                                   td                    0.369      19.842 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.842         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [2]
 CLMA_182_105/COUT                 td                    0.044      19.886 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.886         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_182_109/CIN                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  19.886         Logic Levels: 5  
                                                                                   Logic: 1.900ns(46.139%), Route: 2.218ns(53.861%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335      28.007         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.207 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.207         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.207 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.490         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.490 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895      30.385         ntclkbufg_3      
 CLMA_182_109/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.156      30.541                          
 clock uncertainty                                      -0.050      30.491                          

 Setup time                                             -0.276      30.215                          

 Data required time                                                 30.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.215                          
 Data arrival time                                                  19.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.329                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.873  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  3.868
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      12.832 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.832         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      12.928 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.915      14.843         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.843 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.768         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.221      15.989 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       1.054      17.043         vs_in_test2      
 CLMA_194_108/Y0                   td                    0.380      17.423 f       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.154      17.577         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_109/Y0                   td                    0.150      17.727 f       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.372      18.099         fifo_rd_en_4     
                                   td                    0.365      18.464 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.464         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9490
 CLMA_186_100/COUT                 td                    0.044      18.508 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.508         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9492
                                   td                    0.044      18.552 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.552         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9494
 CLMA_186_104/COUT                 td                    0.044      18.596 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.596         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9496
                                   td                    0.044      18.640 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.640         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9498
 CLMA_186_108/Y2                   td                    0.202      18.842 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ/Y
                                   net (fanout=2)        0.171      19.013         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_182_108/Y0                   td                    0.380      19.393 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.376      19.769         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_182_109/B3                                                           f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                                  19.769         Logic Levels: 6  
                                                                                   Logic: 1.874ns(46.838%), Route: 2.127ns(53.162%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335      28.007         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.207 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.207         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.207 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.490         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.490 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895      30.385         ntclkbufg_3      
 CLMA_182_109/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.156      30.541                          
 clock uncertainty                                      -0.050      30.491                          

 Setup time                                             -0.367      30.124                          

 Data required time                                                 30.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.124                          
 Data arrival time                                                  19.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.355                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I03
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.873  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  3.868
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      12.832 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.832         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      12.928 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.915      14.843         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.843 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.768         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.221      15.989 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       1.054      17.043         vs_in_test2      
 CLMA_194_108/Y0                   td                    0.380      17.423 f       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.154      17.577         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_109/Y0                   td                    0.150      17.727 f       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.372      18.099         fifo_rd_en_4     
                                   td                    0.365      18.464 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.464         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9490
 CLMA_186_100/COUT                 td                    0.044      18.508 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.508         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9492
                                   td                    0.044      18.552 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.552         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9494
 CLMA_186_104/COUT                 td                    0.044      18.596 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.596         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9496
 CLMA_186_108/Y0                   td                    0.206      18.802 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.248      19.050         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [9]
 CLMA_182_113/Y1                   td                    0.151      19.201 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N106_5/gateop_perm/Z
                                   net (fanout=1)        0.253      19.454         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N90128
 CLMA_182_109/A3                                                           f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I03

 Data arrival time                                                  19.454         Logic Levels: 6  
                                                                                   Logic: 1.605ns(43.543%), Route: 2.081ns(56.457%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335      28.007         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.207 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.207         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.207 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.490         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.490 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895      30.385         ntclkbufg_3      
 CLMA_182_109/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.156      30.541                          
 clock uncertainty                                      -0.050      30.491                          

 Setup time                                             -0.308      30.183                          

 Data required time                                                 30.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.183                          
 Data arrival time                                                  19.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.729                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[3]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[3]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.235
  Launch Clock Delay      :  3.512
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745      26.417         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      26.417 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      27.312         ntclkbufg_7      
 CLMA_170_96/CLK                                                           r       cmos2_8_16bit/pdata_out1[3]/opit_0/CLK

 CLMA_170_96/Q0                    tco                   0.182      27.494 r       cmos2_8_16bit/pdata_out1[3]/opit_0/Q
                                   net (fanout=1)        0.138      27.632         cmos2_8_16bit/pdata_out1 [3]
 CLMA_174_92/M2                                                            r       cmos2_8_16bit/pdata_out2[3]/opit_0/D

 Data arrival time                                                  27.632         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      24.732 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.732         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      24.828 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708      28.536         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      28.804 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.804         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.804 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      30.110         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      30.110 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925      31.035         ntclkbufg_3      
 CLMA_174_92/CLK                                                           r       cmos2_8_16bit/pdata_out2[3]/opit_0/CLK
 clock pessimism                                        -0.156      30.879                          
 clock uncertainty                                       0.050      30.929                          

 Hold time                                              -0.011      30.918                          

 Data required time                                                 30.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.918                          
 Data arrival time                                                  27.632                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.286                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[4]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[4]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.235
  Launch Clock Delay      :  3.512
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745      26.417         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      26.417 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      27.312         ntclkbufg_7      
 CLMS_170_97/CLK                                                           r       cmos2_8_16bit/pdata_out1[4]/opit_0/CLK

 CLMS_170_97/Q3                    tco                   0.182      27.494 r       cmos2_8_16bit/pdata_out1[4]/opit_0/Q
                                   net (fanout=1)        0.197      27.691         cmos2_8_16bit/pdata_out1 [4]
 CLMS_174_93/AD                                                            r       cmos2_8_16bit/pdata_out2[4]/opit_0/D

 Data arrival time                                                  27.691         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.021%), Route: 0.197ns(51.979%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      24.732 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.732         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      24.828 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708      28.536         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      28.804 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.804         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.804 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      30.110         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      30.110 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925      31.035         ntclkbufg_3      
 CLMS_174_93/CLK                                                           r       cmos2_8_16bit/pdata_out2[4]/opit_0/CLK
 clock pessimism                                        -0.156      30.879                          
 clock uncertainty                                       0.050      30.929                          

 Hold time                                               0.034      30.963                          

 Data required time                                                 30.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.963                          
 Data arrival time                                                  27.691                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.272                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[10]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[10]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.235
  Launch Clock Delay      :  3.512
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745      26.417         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      26.417 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      27.312         ntclkbufg_7      
 CLMS_170_97/CLK                                                           r       cmos2_8_16bit/pdata_out1[10]/opit_0/CLK

 CLMS_170_97/Q2                    tco                   0.183      27.495 r       cmos2_8_16bit/pdata_out1[10]/opit_0/Q
                                   net (fanout=1)        0.214      27.709         cmos2_8_16bit/pdata_out1 [10]
 CLMS_174_93/CD                                                            r       cmos2_8_16bit/pdata_out2[10]/opit_0/D

 Data arrival time                                                  27.709         Logic Levels: 0  
                                                                                   Logic: 0.183ns(46.096%), Route: 0.214ns(53.904%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      24.732 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.732         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      24.828 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708      28.536         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      28.804 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.804         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.804 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      30.110         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      30.110 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925      31.035         ntclkbufg_3      
 CLMS_174_93/CLK                                                           r       cmos2_8_16bit/pdata_out2[10]/opit_0/CLK
 clock pessimism                                        -0.156      30.879                          
 clock uncertainty                                       0.050      30.929                          

 Hold time                                               0.034      30.963                          

 Data required time                                                 30.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.963                          
 Data arrival time                                                  27.709                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : y_scale_4[3]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     690.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     690.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     690.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449     692.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     692.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     693.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     693.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     694.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     694.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     694.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     694.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     695.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     695.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925     696.736         ntclkbufg_0      
 DRM_142_68/CLKA[0]                                                        r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_142_68/QA0[3]                 tco                   1.815     698.551 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QA0[3]
                                   net (fanout=3)        1.232     699.783         y_scale_reg[3]   
 CLMS_102_97/M3                                                            f       y_scale_4[3]/opit_0/D

 Data arrival time                                                 699.783         Logic Levels: 0  
                                                                                   Logic: 1.815ns(59.567%), Route: 1.232ns(40.433%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 W6                                                      0.000     690.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071     690.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735     691.006 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.006         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     691.072 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335     694.407         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200     694.607 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     694.607         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     694.607 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     695.890         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000     695.890 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895     696.785         ntclkbufg_3      
 CLMS_102_97/CLK                                                           r       y_scale_4[3]/opit_0/CLK
 clock pessimism                                         0.000     696.785                          
 clock uncertainty                                      -0.050     696.735                          

 Setup time                                             -0.068     696.667                          

 Data required time                                                696.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                696.667                          
 Data arrival time                                                 699.783                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.116                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : x_scale_4[9]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     690.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     690.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     690.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449     692.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     692.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     693.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     693.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     694.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     694.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     694.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     694.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     695.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     695.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925     696.736         ntclkbufg_0      
 DRM_142_4/CLKA[0]                                                         r       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_142_4/QA0[0]                  tco                   1.815     698.551 f       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[0]
                                   net (fanout=3)        1.139     699.690         x_scale_reg[9]   
 CLMA_126_77/M3                                                            f       x_scale_4[9]/opit_0/D

 Data arrival time                                                 699.690         Logic Levels: 0  
                                                                                   Logic: 1.815ns(61.442%), Route: 1.139ns(38.558%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 W6                                                      0.000     690.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071     690.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735     691.006 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.006         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     691.072 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335     694.407         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200     694.607 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     694.607         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     694.607 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     695.890         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000     695.890 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895     696.785         ntclkbufg_3      
 CLMA_126_77/CLK                                                           r       x_scale_4[9]/opit_0/CLK
 clock pessimism                                         0.000     696.785                          
 clock uncertainty                                      -0.050     696.735                          

 Setup time                                             -0.068     696.667                          

 Data required time                                                696.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                696.667                          
 Data arrival time                                                 699.690                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : y_scale_4[9]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     690.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     690.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     690.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449     692.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     692.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     693.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     693.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     694.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     694.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     694.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     694.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     695.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     695.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925     696.736         ntclkbufg_0      
 DRM_142_44/CLKA[0]                                                        r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_142_44/QA0[0]                 tco                   1.815     698.551 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[0]
                                   net (fanout=3)        1.065     699.616         y_scale_reg[9]   
 CLMA_110_100/M2                                                           f       y_scale_4[9]/opit_0/D

 Data arrival time                                                 699.616         Logic Levels: 0  
                                                                                   Logic: 1.815ns(63.021%), Route: 1.065ns(36.979%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 W6                                                      0.000     690.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071     690.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735     691.006 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.006         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     691.072 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335     694.407         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200     694.607 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     694.607         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     694.607 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     695.890         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000     695.890 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895     696.785         ntclkbufg_3      
 CLMA_110_100/CLK                                                          r       y_scale_4[9]/opit_0/CLK
 clock pessimism                                         0.000     696.785                          
 clock uncertainty                                      -0.050     696.735                          

 Setup time                                             -0.068     696.667                          

 Data required time                                                696.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                696.667                          
 Data arrival time                                                 699.616                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.949                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[10]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_V_NUM_4[10]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.848  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.235
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1190.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1190.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423    1192.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000    1192.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1193.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1193.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1194.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1194.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1194.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1194.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1195.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1195.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895    1196.387         ntclkbufg_0      
 CLMA_126_109/CLK                                                          r       u_key_config/v_num_reg[10]/opit_0_inv_A2Q21/CLK

 CLMA_126_109/Q1                   tco                   0.184    1196.571 r       u_key_config/v_num_reg[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.216    1196.787         TARGET_V_NUM_reg[10]
 CLMA_122_100/M2                                                           r       TARGET_V_NUM_4[10]/opit_0/D

 Data arrival time                                                1196.787         Logic Levels: 0  
                                                                                   Logic: 0.184ns(46.000%), Route: 0.216ns(54.000%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 W6                                                      0.000    1190.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071    1190.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861    1190.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096    1191.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708    1194.736         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268    1195.004 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1195.004         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000    1195.004 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    1196.310         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000    1196.310 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925    1197.235         ntclkbufg_3      
 CLMA_122_100/CLK                                                          r       TARGET_V_NUM_4[10]/opit_0/CLK
 clock pessimism                                         0.000    1197.235                          
 clock uncertainty                                       0.050    1197.285                          

 Hold time                                              -0.011    1197.274                          

 Data required time                                               1197.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1197.274                          
 Data arrival time                                                1196.787                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_V_NUM_4[2]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.848  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.235
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1190.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1190.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423    1192.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000    1192.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1193.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1193.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1194.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1194.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1194.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1194.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1195.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1195.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895    1196.387         ntclkbufg_0      
 CLMA_126_101/CLK                                                          r       u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/CLK

 CLMA_126_101/Q1                   tco                   0.184    1196.571 r       u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.223    1196.794         TARGET_V_NUM_reg[2]
 CLMS_118_97/M0                                                            r       TARGET_V_NUM_4[2]/opit_0/D

 Data arrival time                                                1196.794         Logic Levels: 0  
                                                                                   Logic: 0.184ns(45.209%), Route: 0.223ns(54.791%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 W6                                                      0.000    1190.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071    1190.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861    1190.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096    1191.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708    1194.736         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268    1195.004 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1195.004         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000    1195.004 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    1196.310         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000    1196.310 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925    1197.235         ntclkbufg_3      
 CLMS_118_97/CLK                                                           r       TARGET_V_NUM_4[2]/opit_0/CLK
 clock pessimism                                         0.000    1197.235                          
 clock uncertainty                                       0.050    1197.285                          

 Hold time                                              -0.011    1197.274                          

 Data required time                                               1197.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1197.274                          
 Data arrival time                                                1196.794                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.480                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[2]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_H_NUM_4[1]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.848  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.235
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1190.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1190.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423    1192.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000    1192.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1193.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1193.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1194.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1194.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1194.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1194.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1195.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1195.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895    1196.387         ntclkbufg_0      
 CLMA_138_88/CLK                                                           r       u_key_config/h_num_reg[2]/opit_0_inv_A2Q21/CLK

 CLMA_138_88/Q0                    tco                   0.182    1196.569 r       u_key_config/h_num_reg[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=7)        0.234    1196.803         TARGET_H_NUM_reg[1]
 CLMS_134_73/M2                                                            r       TARGET_H_NUM_4[1]/opit_0/D

 Data arrival time                                                1196.803         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.750%), Route: 0.234ns(56.250%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 W6                                                      0.000    1190.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071    1190.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861    1190.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096    1191.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708    1194.736         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268    1195.004 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1195.004         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000    1195.004 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    1196.310         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000    1196.310 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925    1197.235         ntclkbufg_3      
 CLMS_134_73/CLK                                                           r       TARGET_H_NUM_4[1]/opit_0/CLK
 clock pessimism                                         0.000    1197.235                          
 clock uncertainty                                       0.050    1197.285                          

 Hold time                                              -0.011    1197.274                          

 Data required time                                               1197.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1197.274                          
 Data arrival time                                                1196.803                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.471                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  7.235
  Clock Pessimism Removal :  0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708       4.736         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.004 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.004         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.004 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.310         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.310 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.235         ntclkbufg_3      
 CLMS_158_97/CLK                                                           r       scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/CLK

 CLMS_158_97/Q3                    tco                   0.220       7.455 f       scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Q
                                   net (fanout=2)        0.353       7.808         scaler_4/ram_fifo_ctrl_inst/cnt_row [4]
 CLMS_158_97/COUT                  td                    0.268       8.076 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       8.076         scaler_4/ram_fifo_ctrl_inst/_N10021
                                   td                    0.044       8.120 r       scaler_4/ram_fifo_ctrl_inst/N1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.120         scaler_4/ram_fifo_ctrl_inst/_N10023
 CLMS_158_101/Y2                   td                    0.202       8.322 f       scaler_4/ram_fifo_ctrl_inst/cnt_row[7]/opit_0_A2Q0/Y0
                                   net (fanout=3)        0.476       8.798         scaler_4/ram_fifo_ctrl_inst/current_row [7]
 CLMA_158_100/COUT                 td                    0.397       9.195 r       scaler_4/ram_fifo_ctrl_inst/N63.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.195         scaler_4/ram_fifo_ctrl_inst/N63.co [6]
 CLMA_158_104/Y1                   td                    0.366       9.561 f       scaler_4/ram_fifo_ctrl_inst/N63.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.547      10.108         scaler_4/ram_fifo_ctrl_inst/N63
 CLMA_194_109/Y0                   td                    0.264      10.372 f       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.365      10.737         fifo_rd_en_4     
 CLMA_186_100/Y0                   td                    0.378      11.115 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.373      11.488         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [1]
 CLMA_182_113/Y3                   td                    0.358      11.846 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[1]/gateop_perm/Z
                                   net (fanout=1)        0.272      12.118         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [1]
                                   td                    0.369      12.487 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.487         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [2]
 CLMA_182_105/COUT                 td                    0.044      12.531 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.531         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_182_109/CIN                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  12.531         Logic Levels: 8  
                                                                                   Logic: 2.910ns(54.947%), Route: 2.386ns(45.053%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335      28.007         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.207 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.207         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.207 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.490         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.490 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895      30.385         ntclkbufg_3      
 CLMA_182_109/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.620      31.005                          
 clock uncertainty                                      -0.050      30.955                          

 Setup time                                             -0.276      30.679                          

 Data required time                                                 30.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.679                          
 Data arrival time                                                  12.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.148                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  7.235
  Clock Pessimism Removal :  0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708       4.736         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.004 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.004         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.004 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.310         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.310 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.235         ntclkbufg_3      
 CLMS_158_97/CLK                                                           r       scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/CLK

 CLMS_158_97/Q3                    tco                   0.220       7.455 f       scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Q
                                   net (fanout=2)        0.353       7.808         scaler_4/ram_fifo_ctrl_inst/cnt_row [4]
 CLMS_158_97/COUT                  td                    0.268       8.076 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       8.076         scaler_4/ram_fifo_ctrl_inst/_N10021
                                   td                    0.044       8.120 r       scaler_4/ram_fifo_ctrl_inst/N1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.120         scaler_4/ram_fifo_ctrl_inst/_N10023
 CLMS_158_101/Y2                   td                    0.202       8.322 f       scaler_4/ram_fifo_ctrl_inst/cnt_row[7]/opit_0_A2Q0/Y0
                                   net (fanout=3)        0.476       8.798         scaler_4/ram_fifo_ctrl_inst/current_row [7]
 CLMA_158_100/COUT                 td                    0.397       9.195 r       scaler_4/ram_fifo_ctrl_inst/N63.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.195         scaler_4/ram_fifo_ctrl_inst/N63.co [6]
 CLMA_158_104/Y1                   td                    0.366       9.561 f       scaler_4/ram_fifo_ctrl_inst/N63.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.547      10.108         scaler_4/ram_fifo_ctrl_inst/N63
 CLMA_194_109/Y0                   td                    0.264      10.372 f       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.372      10.744         fifo_rd_en_4     
                                   td                    0.365      11.109 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.109         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9490
 CLMA_186_100/COUT                 td                    0.044      11.153 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.153         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9492
                                   td                    0.044      11.197 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.197         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9494
 CLMA_186_104/COUT                 td                    0.044      11.241 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.241         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9496
                                   td                    0.044      11.285 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.285         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9498
 CLMA_186_108/Y2                   td                    0.202      11.487 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ/Y
                                   net (fanout=2)        0.171      11.658         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_182_108/Y0                   td                    0.380      12.038 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.376      12.414         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_182_109/B3                                                           f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                                  12.414         Logic Levels: 9  
                                                                                   Logic: 2.884ns(55.686%), Route: 2.295ns(44.314%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335      28.007         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.207 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.207         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.207 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.490         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.490 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895      30.385         ntclkbufg_3      
 CLMA_182_109/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.620      31.005                          
 clock uncertainty                                      -0.050      30.955                          

 Setup time                                             -0.367      30.588                          

 Data required time                                                 30.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.588                          
 Data arrival time                                                  12.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.174                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_4/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
Endpoint    : scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADB0[10]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  7.235
  Clock Pessimism Removal :  0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708       4.736         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.004 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.004         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.004 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.310         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.310 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.235         ntclkbufg_3      
 APM_106_68/CLK                                                            r       scaler_4/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK

 APM_106_68/P[12]                  tco                   2.598       9.833 f       scaler_4/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/P[12]
                                   net (fanout=1)        0.394      10.227         scaler_4/u_rfifo/x_index_p [12]
                                   td                    0.365      10.592 f       scaler_4/u_rfifo/N5_3_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.592         scaler_4/u_rfifo/_N8096
 CLMS_102_77/COUT                  td                    0.044      10.636 r       scaler_4/u_rfifo/N5_3_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.636         scaler_4/u_rfifo/_N8098
                                   td                    0.044      10.680 r       scaler_4/u_rfifo/N5_3_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.680         scaler_4/u_rfifo/_N8100
 CLMS_102_81/Y3                    td                    0.365      11.045 f       scaler_4/u_rfifo/N5_3_7/gateop_A2/Y1
                                   net (fanout=2)        1.434      12.479         scaler_4/u_rfifo/x_index [7]
 DRM_178_128/ADB0[10]                                                      f       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADB0[10]

 Data arrival time                                                  12.479         Logic Levels: 2  
                                                                                   Logic: 3.416ns(65.141%), Route: 1.828ns(34.859%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335      28.007         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.207 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.207         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.207 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.490         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.490 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895      30.385         ntclkbufg_3      
 DRM_178_128/CLKB[0]                                                       r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.620      31.005                          
 clock uncertainty                                      -0.050      30.955                          

 Setup time                                             -0.074      30.881                          

 Data required time                                                 30.881                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.881                          
 Data arrival time                                                  12.479                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.402                          
====================================================================================================

====================================================================================================

Startpoint  : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[11]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.235
  Launch Clock Delay      :  6.585
  Clock Pessimism Removal :  -0.631

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335       4.207         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.407 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.407         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.407 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.690         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       5.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895       6.585         ntclkbufg_3      
 CLMA_174_112/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_174_112/Q0                   tco                   0.182       6.767 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=6)        0.203       6.970         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/wr_addr [8]
 DRM_178_108/ADA0[11]                                                      r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[11]

 Data arrival time                                                   6.970         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.273%), Route: 0.203ns(52.727%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708       4.736         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.004 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.004         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.004 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.310         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.310 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.235         ntclkbufg_3      
 DRM_178_108/CLKA[0]                                                       r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.631       6.604                          
 clock uncertainty                                       0.000       6.604                          

 Hold time                                               0.127       6.731                          

 Data required time                                                  6.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.731                          
 Data arrival time                                                   6.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.239                          
====================================================================================================

====================================================================================================

Startpoint  : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.235
  Launch Clock Delay      :  6.585
  Clock Pessimism Removal :  -0.635

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335       4.207         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.407 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.407         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.407 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.690         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       5.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895       6.585         ntclkbufg_3      
 CLMS_174_117/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMS_174_117/Q0                   tco                   0.182       6.767 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.063       6.830         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMA_174_116/M0                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                   6.830         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.286%), Route: 0.063ns(25.714%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708       4.736         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.004 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.004         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.004 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.310         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.310 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.235         ntclkbufg_3      
 CLMA_174_116/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                        -0.635       6.600                          
 clock uncertainty                                       0.000       6.600                          

 Hold time                                              -0.011       6.589                          

 Data required time                                                  6.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.589                          
 Data arrival time                                                   6.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[4]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.235
  Launch Clock Delay      :  6.585
  Clock Pessimism Removal :  -0.631

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335       4.207         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.407 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.407         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.407 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.690         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       5.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895       6.585         ntclkbufg_3      
 CLMA_174_104/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_174_104/Q1                   tco                   0.184       6.769 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.204       6.973         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/wr_addr [1]
 DRM_178_88/ADA0[4]                                                        r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[4]

 Data arrival time                                                   6.973         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.423%), Route: 0.204ns(52.577%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708       4.736         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.004 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.004         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.004 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.310         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.310 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.235         ntclkbufg_3      
 DRM_178_88/CLKA[0]                                                        r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.631       6.604                          
 clock uncertainty                                       0.000       6.604                          

 Hold time                                               0.127       6.731                          

 Data required time                                                  6.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.731                          
 Data arrival time                                                   6.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250   11403.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358   11403.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344   11404.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226   11404.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.268   11404.758         nt_rstn_out      
 CLMA_194_108/Y0                   td                    0.162   11404.920 r       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.150   11405.070         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_109/Y0                   td                    0.150   11405.220 f       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.365   11405.585         fifo_rd_en_4     
 CLMA_186_100/Y0                   td                    0.378   11405.963 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.373   11406.336         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [1]
 CLMA_182_113/Y3                   td                    0.358   11406.694 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[1]/gateop_perm/Z
                                   net (fanout=1)        0.272   11406.966         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [1]
                                   td                    0.369   11407.335 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000   11407.335         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [2]
 CLMA_182_105/COUT                 td                    0.044   11407.379 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000   11407.379         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_182_109/CIN                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                               11407.379         Logic Levels: 7  
                                                                                   Logic: 2.268ns(52.867%), Route: 2.022ns(47.133%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735   11401.006 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.006         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066   11401.072 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335   11404.407         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200   11404.607 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11404.607         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11404.607 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283   11405.890         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11405.890 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895   11406.785         ntclkbufg_3      
 CLMA_182_109/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11406.785                          
 clock uncertainty                                      -0.050   11406.735                          

 Setup time                                             -0.276   11406.459                          

 Data required time                                              11406.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11406.459                          
 Data arrival time                                               11407.379                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.920                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250   11403.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358   11403.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344   11404.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226   11404.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.268   11404.758         nt_rstn_out      
 CLMA_194_108/Y0                   td                    0.162   11404.920 r       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.150   11405.070         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_109/Y0                   td                    0.150   11405.220 f       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.372   11405.592         fifo_rd_en_4     
                                   td                    0.365   11405.957 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11405.957         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9490
 CLMA_186_100/COUT                 td                    0.044   11406.001 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.001         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9492
                                   td                    0.044   11406.045 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.045         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9494
 CLMA_186_104/COUT                 td                    0.044   11406.089 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.089         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9496
                                   td                    0.044   11406.133 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.133         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9498
 CLMA_186_108/Y2                   td                    0.202   11406.335 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ/Y
                                   net (fanout=2)        0.171   11406.506         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_182_108/Y0                   td                    0.380   11406.886 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.376   11407.262         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_182_109/B3                                                           f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                               11407.262         Logic Levels: 8  
                                                                                   Logic: 2.242ns(53.726%), Route: 1.931ns(46.274%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735   11401.006 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.006         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066   11401.072 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335   11404.407         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200   11404.607 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11404.607         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11404.607 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283   11405.890         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11405.890 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895   11406.785         ntclkbufg_3      
 CLMA_182_109/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11406.785                          
 clock uncertainty                                      -0.050   11406.735                          

 Setup time                                             -0.367   11406.368                          

 Data required time                                              11406.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11406.368                          
 Data arrival time                                               11407.262                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.894                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I03
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250   11403.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358   11403.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344   11404.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226   11404.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.268   11404.758         nt_rstn_out      
 CLMA_194_108/Y0                   td                    0.162   11404.920 r       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.150   11405.070         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_109/Y0                   td                    0.150   11405.220 f       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.372   11405.592         fifo_rd_en_4     
                                   td                    0.365   11405.957 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11405.957         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9490
 CLMA_186_100/COUT                 td                    0.044   11406.001 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.001         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9492
                                   td                    0.044   11406.045 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.045         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9494
 CLMA_186_104/COUT                 td                    0.044   11406.089 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.089         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9496
 CLMA_186_108/Y0                   td                    0.206   11406.295 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.248   11406.543         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [9]
 CLMA_182_113/Y1                   td                    0.151   11406.694 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N106_5/gateop_perm/Z
                                   net (fanout=1)        0.253   11406.947         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N90128
 CLMA_182_109/A3                                                           f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I03

 Data arrival time                                               11406.947         Logic Levels: 8  
                                                                                   Logic: 1.973ns(51.140%), Route: 1.885ns(48.860%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735   11401.006 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.006         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066   11401.072 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335   11404.407         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200   11404.607 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11404.607         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11404.607 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283   11405.890         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11405.890 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895   11406.785         ntclkbufg_3      
 CLMA_182_109/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11406.785                          
 clock uncertainty                                      -0.050   11406.735                          

 Setup time                                             -0.308   11406.427                          

 Data required time                                              11406.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11406.427                          
 Data arrival time                                               11406.947                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.520                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : image_size_down_without_fifo_4/col_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    4.353  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.235
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.353       3.759         nt_rstn_out      
 CLMS_166_105/Y1                   td                    0.131       3.890 r       image_size_down_without_fifo_4/N43/gateop_perm/Z
                                   net (fanout=9)        0.196       4.086         image_size_down_without_fifo_4/N43
 CLMS_166_101/RS                                                           r       image_size_down_without_fifo_4/col_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.086         Logic Levels: 2  
                                                                                   Logic: 0.590ns(49.003%), Route: 0.614ns(50.997%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708       4.736         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.004 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.004         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.004 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.310         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.310 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.235         ntclkbufg_3      
 CLMS_166_101/CLK                                                          r       image_size_down_without_fifo_4/col_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       7.235                          
 clock uncertainty                                       0.050       7.285                          

 Hold time                                              -0.146       7.139                          

 Data required time                                                  7.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.139                          
 Data arrival time                                                   4.086                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.053                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : image_size_down_without_fifo_4/col_cnt[6]/opit_0_A2Q21/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    4.353  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.235
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.353       3.759         nt_rstn_out      
 CLMS_166_105/Y1                   td                    0.131       3.890 r       image_size_down_without_fifo_4/N43/gateop_perm/Z
                                   net (fanout=9)        0.196       4.086         image_size_down_without_fifo_4/N43
 CLMS_162_105/RS                                                           r       image_size_down_without_fifo_4/col_cnt[6]/opit_0_A2Q21/RS

 Data arrival time                                                   4.086         Logic Levels: 2  
                                                                                   Logic: 0.590ns(49.003%), Route: 0.614ns(50.997%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708       4.736         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.004 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.004         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.004 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.310         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.310 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.235         ntclkbufg_3      
 CLMS_162_105/CLK                                                          r       image_size_down_without_fifo_4/col_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000       7.235                          
 clock uncertainty                                       0.050       7.285                          

 Hold time                                              -0.146       7.139                          

 Data required time                                                  7.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.139                          
 Data arrival time                                                   4.086                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.053                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : image_size_down_without_fifo_4/col_cnt[8]/opit_0_A2Q21/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    4.353  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.235
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.353       3.759         nt_rstn_out      
 CLMS_166_105/Y1                   td                    0.131       3.890 r       image_size_down_without_fifo_4/N43/gateop_perm/Z
                                   net (fanout=9)        0.196       4.086         image_size_down_without_fifo_4/N43
 CLMS_162_105/RS                                                           r       image_size_down_without_fifo_4/col_cnt[8]/opit_0_A2Q21/RS

 Data arrival time                                                   4.086         Logic Levels: 2  
                                                                                   Logic: 0.590ns(49.003%), Route: 0.614ns(50.997%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708       4.736         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.004 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.004         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.004 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.310         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.310 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.235         ntclkbufg_3      
 CLMS_162_105/CLK                                                          r       image_size_down_without_fifo_4/col_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000       7.235                          
 clock uncertainty                                       0.050       7.285                          

 Hold time                                              -0.146       7.139                          

 Data required time                                                  7.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.139                          
 Data arrival time                                                   4.086                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.053                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : y_scale_1[14]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     690.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     690.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     690.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449     692.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     692.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     693.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     693.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     694.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     694.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     694.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     694.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     695.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     695.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925     696.736         ntclkbufg_0      
 DRM_142_44/CLKA[0]                                                        r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_142_44/QA0[5]                 tco                   1.815     698.551 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[5]
                                   net (fanout=4)        1.015     699.566         y_scale_reg[14]  
 CLMA_110_109/M1                                                           f       y_scale_1[14]/opit_0/D

 Data arrival time                                                 699.566         Logic Levels: 0  
                                                                                   Logic: 1.815ns(64.134%), Route: 1.015ns(35.866%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 T12                                                     0.000     690.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     690.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735     691.011 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.011         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038     691.049 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559     691.608         _N34             
 IOCKGATE_86_20/OUT                td                    0.200     691.808 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     691.808         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     691.808 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926     692.734         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     692.734 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895     693.629         ntclkbufg_2      
 CLMA_110_109/CLK                                                          r       y_scale_1[14]/opit_0/CLK
 clock pessimism                                         0.000     693.629                          
 clock uncertainty                                      -0.050     693.579                          

 Setup time                                             -0.068     693.511                          

 Data required time                                                693.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                693.511                          
 Data arrival time                                                 699.566                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : y_scale_1[13]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     690.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     690.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     690.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449     692.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     692.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     693.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     693.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     694.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     694.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     694.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     694.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     695.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     695.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925     696.736         ntclkbufg_0      
 DRM_142_44/CLKA[0]                                                        r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_142_44/QA0[4]                 tco                   1.815     698.551 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[4]
                                   net (fanout=4)        0.998     699.549         y_scale_reg[13]  
 CLMA_110_101/M1                                                           f       y_scale_1[13]/opit_0/D

 Data arrival time                                                 699.549         Logic Levels: 0  
                                                                                   Logic: 1.815ns(64.522%), Route: 0.998ns(35.478%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 T12                                                     0.000     690.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     690.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735     691.011 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.011         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038     691.049 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559     691.608         _N34             
 IOCKGATE_86_20/OUT                td                    0.200     691.808 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     691.808         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     691.808 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926     692.734         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     692.734 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895     693.629         ntclkbufg_2      
 CLMA_110_101/CLK                                                          r       y_scale_1[13]/opit_0/CLK
 clock pessimism                                         0.000     693.629                          
 clock uncertainty                                      -0.050     693.579                          

 Setup time                                             -0.068     693.511                          

 Data required time                                                693.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                693.511                          
 Data arrival time                                                 699.549                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.038                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : y_scale_1[3]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     690.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     690.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     690.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449     692.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000     692.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     693.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     693.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     694.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     694.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     694.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     694.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     695.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     695.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925     696.736         ntclkbufg_0      
 DRM_142_68/CLKA[0]                                                        r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_142_68/QA0[3]                 tco                   1.815     698.551 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QA0[3]
                                   net (fanout=3)        0.930     699.481         y_scale_reg[3]   
 CLMS_98_89/M0                                                             f       y_scale_1[3]/opit_0/D

 Data arrival time                                                 699.481         Logic Levels: 0  
                                                                                   Logic: 1.815ns(66.120%), Route: 0.930ns(33.880%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 T12                                                     0.000     690.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     690.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735     691.011 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.011         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038     691.049 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559     691.608         _N34             
 IOCKGATE_86_20/OUT                td                    0.200     691.808 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     691.808         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     691.808 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926     692.734         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     692.734 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895     693.629         ntclkbufg_2      
 CLMS_98_89/CLK                                                            r       y_scale_1[3]/opit_0/CLK
 clock pessimism                                         0.000     693.629                          
 clock uncertainty                                      -0.050     693.579                          

 Setup time                                             -0.068     693.511                          

 Data required time                                                693.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                693.511                          
 Data arrival time                                                 699.481                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.970                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_V_NUM_1[2]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.687  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1190.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1190.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423    1192.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000    1192.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1193.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1193.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1194.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1194.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1194.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1194.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1195.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1195.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895    1196.387         ntclkbufg_0      
 CLMA_126_101/CLK                                                          r       u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/CLK

 CLMA_126_101/Q1                   tco                   0.184    1196.571 r       u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.224    1196.795         TARGET_V_NUM_reg[2]
 CLMS_122_97/M3                                                            r       TARGET_V_NUM_1[2]/opit_0/D

 Data arrival time                                                1196.795         Logic Levels: 0  
                                                                                   Logic: 0.184ns(45.098%), Route: 0.224ns(54.902%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 T12                                                     0.000    1190.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076    1190.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861    1190.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058    1190.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569    1191.564         _N34             
 IOCKGATE_86_20/OUT                td                    0.268    1191.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1191.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000    1191.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943    1192.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000    1192.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925    1193.700         ntclkbufg_2      
 CLMS_122_97/CLK                                                           r       TARGET_V_NUM_1[2]/opit_0/CLK
 clock pessimism                                         0.000    1193.700                          
 clock uncertainty                                       0.050    1193.750                          

 Hold time                                              -0.011    1193.739                          

 Data required time                                               1193.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1193.739                          
 Data arrival time                                                1196.795                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.056                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[8]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_V_NUM_1[7]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.687  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1190.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1190.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423    1192.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000    1192.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1193.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1193.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1194.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1194.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1194.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1194.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1195.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1195.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895    1196.387         ntclkbufg_0      
 CLMA_126_105/CLK                                                          r       u_key_config/v_num_reg[8]/opit_0_inv_A2Q21/CLK

 CLMA_126_105/Q2                   tco                   0.183    1196.570 r       u_key_config/v_num_reg[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.242    1196.812         TARGET_V_NUM_reg[7]
 CLMS_114_105/M1                                                           r       TARGET_V_NUM_1[7]/opit_0/D

 Data arrival time                                                1196.812         Logic Levels: 0  
                                                                                   Logic: 0.183ns(43.059%), Route: 0.242ns(56.941%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 T12                                                     0.000    1190.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076    1190.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861    1190.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058    1190.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569    1191.564         _N34             
 IOCKGATE_86_20/OUT                td                    0.268    1191.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1191.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000    1191.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943    1192.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000    1192.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925    1193.700         ntclkbufg_2      
 CLMS_114_105/CLK                                                          r       TARGET_V_NUM_1[7]/opit_0/CLK
 clock pessimism                                         0.000    1193.700                          
 clock uncertainty                                       0.050    1193.750                          

 Hold time                                              -0.011    1193.739                          

 Data required time                                               1193.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1193.739                          
 Data arrival time                                                1196.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.073                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[10]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_V_NUM_1[10]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.687  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1190.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1190.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423    1192.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000    1192.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1193.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1193.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1194.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1194.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1194.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1194.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1195.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1195.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895    1196.387         ntclkbufg_0      
 CLMA_126_109/CLK                                                          r       u_key_config/v_num_reg[10]/opit_0_inv_A2Q21/CLK

 CLMA_126_109/Q1                   tco                   0.184    1196.571 r       u_key_config/v_num_reg[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.241    1196.812         TARGET_V_NUM_reg[10]
 CLMS_118_105/M3                                                           r       TARGET_V_NUM_1[10]/opit_0/D

 Data arrival time                                                1196.812         Logic Levels: 0  
                                                                                   Logic: 0.184ns(43.294%), Route: 0.241ns(56.706%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 T12                                                     0.000    1190.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076    1190.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861    1190.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058    1190.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569    1191.564         _N34             
 IOCKGATE_86_20/OUT                td                    0.268    1191.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1191.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000    1191.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943    1192.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000    1192.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925    1193.700         ntclkbufg_2      
 CLMS_118_105/CLK                                                          r       TARGET_V_NUM_1[10]/opit_0/CLK
 clock pessimism                                         0.000    1193.700                          
 clock uncertainty                                       0.050    1193.750                          

 Hold time                                              -0.011    1193.739                          

 Data required time                                               1193.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1193.739                          
 Data arrival time                                                1196.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.073                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      12.837 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.837         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      12.895 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455      14.350         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      14.350 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.275         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.221      15.496 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       1.225      16.721         vs_in_test       
 CLMA_194_104/Y3                   td                    0.243      16.964 f       N65/gateop_perm/Z
                                   net (fanout=1)        0.070      17.034         N65              
 CLMA_194_105/Y3                   td                    0.151      17.185 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.685      17.870         fifo_rd_en_1     
                                   td                    0.368      18.238 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.238         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8823
 CLMA_186_76/COUT                  td                    0.044      18.282 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.282         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8825
 CLMA_186_80/Y1                    td                    0.366      18.648 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.371      19.019         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
 CLMA_182_69/Y2                    td                    0.379      19.398 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/gateop_perm/Z
                                   net (fanout=1)        0.067      19.465         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
 CLMA_182_69/B1                                                            f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11

 Data arrival time                                                  19.465         Logic Levels: 5  
                                                                                   Logic: 1.772ns(42.291%), Route: 2.418ns(57.709%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N34             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 CLMA_182_69/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.154      27.383                          
 clock uncertainty                                      -0.050      27.333                          

 Setup time                                             -0.250      27.083                          

 Data required time                                                 27.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.083                          
 Data arrival time                                                  19.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.618                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      12.837 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.837         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      12.895 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455      14.350         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      14.350 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.275         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.221      15.496 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       1.225      16.721         vs_in_test       
 CLMA_194_104/Y3                   td                    0.243      16.964 f       N65/gateop_perm/Z
                                   net (fanout=1)        0.070      17.034         N65              
 CLMA_194_105/Y3                   td                    0.151      17.185 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.685      17.870         fifo_rd_en_1     
                                   td                    0.368      18.238 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.238         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8823
 CLMA_186_76/Y2                    td                    0.209      18.447 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.300      18.747         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [7]
 CLMA_182_60/Y0                    td                    0.162      18.909 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[7]/gateop_perm/Z
                                   net (fanout=1)        0.073      18.982         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_182_61/COUT                  td                    0.397      19.379 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.379         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_182_69/CIN                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  19.379         Logic Levels: 5  
                                                                                   Logic: 1.751ns(42.666%), Route: 2.353ns(57.334%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N34             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 CLMA_182_69/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.154      27.383                          
 clock uncertainty                                      -0.050      27.333                          

 Setup time                                             -0.276      27.057                          

 Data required time                                                 27.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.057                          
 Data arrival time                                                  19.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.678                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      12.837 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.837         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      12.895 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455      14.350         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      14.350 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.275         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.221      15.496 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       1.225      16.721         vs_in_test       
 CLMA_194_104/Y3                   td                    0.243      16.964 f       N65/gateop_perm/Z
                                   net (fanout=1)        0.070      17.034         N65              
 CLMA_194_105/Y3                   td                    0.151      17.185 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.685      17.870         fifo_rd_en_1     
                                   td                    0.368      18.238 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.238         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8823
 CLMA_186_76/COUT                  td                    0.044      18.282 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.282         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8825
                                   td                    0.044      18.326 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.326         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8827
 CLMA_186_80/Y2                    td                    0.202      18.528 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.353      18.881         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_182_76/Y1                    td                    0.162      19.043 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.188      19.231         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_182_69/B3                                                            r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                                  19.231         Logic Levels: 5  
                                                                                   Logic: 1.435ns(36.274%), Route: 2.521ns(63.726%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N34             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 CLMA_182_69/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.154      27.383                          
 clock uncertainty                                      -0.050      27.333                          

 Setup time                                             -0.372      26.961                          

 Data required time                                                 26.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.961                          
 Data arrival time                                                  19.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.730                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[15]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[15]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      26.077         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      26.077 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      26.972         ntclkbufg_8      
 CLMA_170_52/CLK                                                           r       cmos1_8_16bit/pdata_out1[15]/opit_0/CLK

 CLMA_170_52/Q1                    tco                   0.184      27.156 r       cmos1_8_16bit/pdata_out1[15]/opit_0/Q
                                   net (fanout=1)        0.127      27.283         cmos1_8_16bit/pdata_out1 [15]
 CLMS_170_53/M1                                                            r       cmos1_8_16bit/pdata_out2[15]/opit_0/D

 Data arrival time                                                  27.283         Logic Levels: 0  
                                                                                   Logic: 0.184ns(59.164%), Route: 0.127ns(40.836%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      24.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      24.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569      25.364         _N34             
 IOCKGATE_86_20/OUT                td                    0.268      25.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943      26.575         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.575 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925      27.500         ntclkbufg_2      
 CLMS_170_53/CLK                                                           r       cmos1_8_16bit/pdata_out2[15]/opit_0/CLK
 clock pessimism                                        -0.154      27.346                          
 clock uncertainty                                       0.050      27.396                          

 Hold time                                              -0.011      27.385                          

 Data required time                                                 27.385                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.385                          
 Data arrival time                                                  27.283                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.102                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[11]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[11]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      26.077         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      26.077 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      26.972         ntclkbufg_8      
 CLMS_174_57/CLK                                                           r       cmos1_8_16bit/pdata_out1[11]/opit_0/CLK

 CLMS_174_57/Q2                    tco                   0.183      27.155 r       cmos1_8_16bit/pdata_out1[11]/opit_0/Q
                                   net (fanout=1)        0.142      27.297         cmos1_8_16bit/pdata_out1 [11]
 CLMA_174_52/M1                                                            r       cmos1_8_16bit/pdata_out2[11]/opit_0/D

 Data arrival time                                                  27.297         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.308%), Route: 0.142ns(43.692%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      24.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      24.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569      25.364         _N34             
 IOCKGATE_86_20/OUT                td                    0.268      25.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943      26.575         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.575 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925      27.500         ntclkbufg_2      
 CLMA_174_52/CLK                                                           r       cmos1_8_16bit/pdata_out2[11]/opit_0/CLK
 clock pessimism                                        -0.154      27.346                          
 clock uncertainty                                       0.050      27.396                          

 Hold time                                              -0.011      27.385                          

 Data required time                                                 27.385                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.385                          
 Data arrival time                                                  27.297                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.088                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[12]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[12]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      26.077         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      26.077 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      26.972         ntclkbufg_8      
 CLMS_170_45/CLK                                                           r       cmos1_8_16bit/pdata_out1[12]/opit_0/CLK

 CLMS_170_45/Q1                    tco                   0.184      27.156 r       cmos1_8_16bit/pdata_out1[12]/opit_0/Q
                                   net (fanout=1)        0.195      27.351         cmos1_8_16bit/pdata_out1 [12]
 CLMS_170_49/CD                                                            r       cmos1_8_16bit/pdata_out2[12]/opit_0/D

 Data arrival time                                                  27.351         Logic Levels: 0  
                                                                                   Logic: 0.184ns(48.549%), Route: 0.195ns(51.451%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      24.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      24.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569      25.364         _N34             
 IOCKGATE_86_20/OUT                td                    0.268      25.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943      26.575         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.575 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925      27.500         ntclkbufg_2      
 CLMS_170_49/CLK                                                           r       cmos1_8_16bit/pdata_out2[12]/opit_0/CLK
 clock pessimism                                        -0.154      27.346                          
 clock uncertainty                                       0.050      27.396                          

 Hold time                                               0.034      27.430                          

 Data required time                                                 27.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.430                          
 Data arrival time                                                  27.351                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.079                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_1/ram_fifo_ctrl_inst/cnt_row[0]/opit_0_L5Q_perm/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N34             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMA_198_104/CLK                                                          r       scaler_1/ram_fifo_ctrl_inst/cnt_row[0]/opit_0_L5Q_perm/CLK

 CLMA_198_104/Q3                   tco                   0.220       3.920 f       scaler_1/ram_fifo_ctrl_inst/cnt_row[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.486       4.406         scaler_1/ram_fifo_ctrl_inst/cnt_row [0]
                                   td                    0.222       4.628 f       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.628         scaler_1/ram_fifo_ctrl_inst/_N10051
 CLMA_186_88/COUT                  td                    0.044       4.672 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       4.672         scaler_1/ram_fifo_ctrl_inst/_N10053
                                   td                    0.044       4.716 r       scaler_1/ram_fifo_ctrl_inst/N1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.716         scaler_1/ram_fifo_ctrl_inst/_N10055
 CLMA_186_92/Y2                    td                    0.202       4.918 f       scaler_1/ram_fifo_ctrl_inst/cnt_row[7]/opit_0_A2Q0/Y0
                                   net (fanout=3)        0.515       5.433         scaler_1/ram_fifo_ctrl_inst/current_row [7]
 CLMA_170_88/COUT                  td                    0.397       5.830 r       scaler_1/ram_fifo_ctrl_inst/N62.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.830         scaler_1/ram_fifo_ctrl_inst/N62.co [6]
 CLMA_170_92/Y1                    td                    0.366       6.196 f       scaler_1/ram_fifo_ctrl_inst/N62.eq_4/gateop_A2/Y1
                                   net (fanout=3)        0.602       6.798         scaler_1/ram_fifo_ctrl_inst/N62
 CLMA_194_105/Y3                   td                    0.222       7.020 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.685       7.705         fifo_rd_en_1     
                                   td                    0.368       8.073 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.073         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8823
 CLMA_186_76/COUT                  td                    0.044       8.117 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.117         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8825
 CLMA_186_80/Y1                    td                    0.366       8.483 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.371       8.854         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
 CLMA_182_69/Y2                    td                    0.379       9.233 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/gateop_perm/Z
                                   net (fanout=1)        0.067       9.300         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
 CLMA_182_69/B1                                                            f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11

 Data arrival time                                                   9.300         Logic Levels: 8  
                                                                                   Logic: 2.874ns(51.321%), Route: 2.726ns(48.679%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N34             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 CLMA_182_69/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.050      27.431                          

 Setup time                                             -0.250      27.181                          

 Data required time                                                 27.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.181                          
 Data arrival time                                                   9.300                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.881                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_1/ram_fifo_ctrl_inst/cnt_row[0]/opit_0_L5Q_perm/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N34             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMA_198_104/CLK                                                          r       scaler_1/ram_fifo_ctrl_inst/cnt_row[0]/opit_0_L5Q_perm/CLK

 CLMA_198_104/Q3                   tco                   0.220       3.920 f       scaler_1/ram_fifo_ctrl_inst/cnt_row[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.486       4.406         scaler_1/ram_fifo_ctrl_inst/cnt_row [0]
                                   td                    0.222       4.628 f       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.628         scaler_1/ram_fifo_ctrl_inst/_N10051
 CLMA_186_88/COUT                  td                    0.044       4.672 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       4.672         scaler_1/ram_fifo_ctrl_inst/_N10053
                                   td                    0.044       4.716 r       scaler_1/ram_fifo_ctrl_inst/N1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.716         scaler_1/ram_fifo_ctrl_inst/_N10055
 CLMA_186_92/Y2                    td                    0.202       4.918 f       scaler_1/ram_fifo_ctrl_inst/cnt_row[7]/opit_0_A2Q0/Y0
                                   net (fanout=3)        0.515       5.433         scaler_1/ram_fifo_ctrl_inst/current_row [7]
 CLMA_170_88/COUT                  td                    0.397       5.830 r       scaler_1/ram_fifo_ctrl_inst/N62.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.830         scaler_1/ram_fifo_ctrl_inst/N62.co [6]
 CLMA_170_92/Y1                    td                    0.366       6.196 f       scaler_1/ram_fifo_ctrl_inst/N62.eq_4/gateop_A2/Y1
                                   net (fanout=3)        0.602       6.798         scaler_1/ram_fifo_ctrl_inst/N62
 CLMA_194_105/Y3                   td                    0.222       7.020 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.685       7.705         fifo_rd_en_1     
                                   td                    0.368       8.073 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.073         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8823
 CLMA_186_76/Y2                    td                    0.209       8.282 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.300       8.582         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [7]
 CLMA_182_60/Y0                    td                    0.162       8.744 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[7]/gateop_perm/Z
                                   net (fanout=1)        0.073       8.817         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_182_61/COUT                  td                    0.397       9.214 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.214         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_182_69/CIN                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                   9.214         Logic Levels: 8  
                                                                                   Logic: 2.853ns(51.741%), Route: 2.661ns(48.259%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N34             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 CLMA_182_69/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.050      27.431                          

 Setup time                                             -0.276      27.155                          

 Data required time                                                 27.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.155                          
 Data arrival time                                                   9.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.941                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_1/ram_fifo_ctrl_inst/cnt_row[0]/opit_0_L5Q_perm/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N34             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMA_198_104/CLK                                                          r       scaler_1/ram_fifo_ctrl_inst/cnt_row[0]/opit_0_L5Q_perm/CLK

 CLMA_198_104/Q3                   tco                   0.220       3.920 f       scaler_1/ram_fifo_ctrl_inst/cnt_row[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.486       4.406         scaler_1/ram_fifo_ctrl_inst/cnt_row [0]
                                   td                    0.222       4.628 f       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.628         scaler_1/ram_fifo_ctrl_inst/_N10051
 CLMA_186_88/COUT                  td                    0.044       4.672 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       4.672         scaler_1/ram_fifo_ctrl_inst/_N10053
                                   td                    0.044       4.716 r       scaler_1/ram_fifo_ctrl_inst/N1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.716         scaler_1/ram_fifo_ctrl_inst/_N10055
 CLMA_186_92/Y2                    td                    0.202       4.918 f       scaler_1/ram_fifo_ctrl_inst/cnt_row[7]/opit_0_A2Q0/Y0
                                   net (fanout=3)        0.515       5.433         scaler_1/ram_fifo_ctrl_inst/current_row [7]
 CLMA_170_88/COUT                  td                    0.397       5.830 r       scaler_1/ram_fifo_ctrl_inst/N62.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.830         scaler_1/ram_fifo_ctrl_inst/N62.co [6]
 CLMA_170_92/Y1                    td                    0.366       6.196 f       scaler_1/ram_fifo_ctrl_inst/N62.eq_4/gateop_A2/Y1
                                   net (fanout=3)        0.602       6.798         scaler_1/ram_fifo_ctrl_inst/N62
 CLMA_194_105/Y3                   td                    0.222       7.020 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.685       7.705         fifo_rd_en_1     
                                   td                    0.368       8.073 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.073         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8823
 CLMA_186_76/COUT                  td                    0.044       8.117 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.117         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8825
                                   td                    0.044       8.161 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.161         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8827
 CLMA_186_80/Y2                    td                    0.202       8.363 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.353       8.716         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_182_76/Y1                    td                    0.162       8.878 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.188       9.066         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_182_69/B3                                                            r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                                   9.066         Logic Levels: 8  
                                                                                   Logic: 2.537ns(47.279%), Route: 2.829ns(52.721%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N34             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 CLMA_182_69/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.050      27.431                          

 Setup time                                             -0.372      27.059                          

 Data required time                                                 27.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.059                          
 Data arrival time                                                   9.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.993                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_1/ram_fifo_ctrl_inst/out_addr[2]/opit_0_A2Q21/CLK
Endpoint    : scaler_1/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[4]
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N34             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895       3.429         ntclkbufg_2      
 CLMS_174_37/CLK                                                           r       scaler_1/ram_fifo_ctrl_inst/out_addr[2]/opit_0_A2Q21/CLK

 CLMS_174_37/Q0                    tco                   0.182       3.611 r       scaler_1/ram_fifo_ctrl_inst/out_addr[2]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.140       3.751         scaler_1/wr_addr [1]
 DRM_178_24/ADA0[4]                                                        r       scaler_1/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[4]

 Data arrival time                                                   3.751         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.522%), Route: 0.140ns(43.478%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N34             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 DRM_178_24/CLKA[0]                                                        r       scaler_1/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Hold time                                               0.127       3.575                          

 Data required time                                                  3.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.575                          
 Data arrival time                                                   3.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.176                          
====================================================================================================

====================================================================================================

Startpoint  : image_size_down_without_fifo_1/tdata[1]/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N34             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895       3.429         ntclkbufg_2      
 CLMA_174_44/CLK                                                           r       image_size_down_without_fifo_1/tdata[1]/opit_0/CLK

 CLMA_174_44/Q0                    tco                   0.179       3.608 f       image_size_down_without_fifo_1/tdata[1]/opit_0/Q
                                   net (fanout=1)        0.146       3.754         tdata_o_1[1]     
 DRM_178_44/DA0[1]                                                         f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                   3.754         Logic Levels: 0  
                                                                                   Logic: 0.179ns(55.077%), Route: 0.146ns(44.923%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N34             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 DRM_178_44/CLKA[0]                                                        r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Hold time                                               0.119       3.567                          

 Data required time                                                  3.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.567                          
 Data arrival time                                                   3.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.187                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_o[13]/opit_0/CLK
Endpoint    : image_size_down_without_fifo_1/tdata[2]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N34             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895       3.429         ntclkbufg_2      
 CLMA_174_44/CLK                                                           r       cmos1_8_16bit/pdata_o[13]/opit_0/CLK

 CLMA_174_44/Q3                    tco                   0.178       3.607 f       cmos1_8_16bit/pdata_o[13]/opit_0/Q
                                   net (fanout=1)        0.058       3.665         cmos1_d_16bit[13]
 CLMA_174_44/AD                                                            f       image_size_down_without_fifo_1/tdata[2]/opit_0/D

 Data arrival time                                                   3.665         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N34             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMA_174_44/CLK                                                           r       image_size_down_without_fifo_1/tdata[2]/opit_0/CLK
 clock pessimism                                        -0.270       3.430                          
 clock uncertainty                                       0.000       3.430                          

 Hold time                                               0.040       3.470                          

 Data required time                                                  3.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.470                          
 Data arrival time                                                   3.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250   11403.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358   11403.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344   11404.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226   11404.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.263   11404.753         nt_rstn_out      
 CLMA_194_104/Y3                   td                    0.162   11404.915 r       N65/gateop_perm/Z
                                   net (fanout=1)        0.075   11404.990         N65              
 CLMA_194_105/Y3                   td                    0.151   11405.141 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.685   11405.826         fifo_rd_en_1     
                                   td                    0.368   11406.194 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.194         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8823
 CLMA_186_76/COUT                  td                    0.044   11406.238 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.238         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8825
 CLMA_186_80/Y1                    td                    0.366   11406.604 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.371   11406.975         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
 CLMA_182_69/Y2                    td                    0.379   11407.354 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/gateop_perm/Z
                                   net (fanout=1)        0.067   11407.421         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
 CLMA_182_69/B1                                                            f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11

 Data arrival time                                               11407.421         Logic Levels: 7  
                                                                                   Logic: 2.277ns(52.562%), Route: 2.055ns(47.438%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735   11401.011 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.011         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038   11401.049 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559   11401.608         _N34             
 IOCKGATE_86_20/OUT                td                    0.200   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11401.808         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926   11402.734         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11402.734 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895   11403.629         ntclkbufg_2      
 CLMA_182_69/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11403.629                          
 clock uncertainty                                      -0.050   11403.579                          

 Setup time                                             -0.250   11403.329                          

 Data required time                                              11403.329                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11403.329                          
 Data arrival time                                               11407.421                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.092                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250   11403.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358   11403.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344   11404.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226   11404.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.263   11404.753         nt_rstn_out      
 CLMA_194_104/Y3                   td                    0.162   11404.915 r       N65/gateop_perm/Z
                                   net (fanout=1)        0.075   11404.990         N65              
 CLMA_194_105/Y3                   td                    0.151   11405.141 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.685   11405.826         fifo_rd_en_1     
                                   td                    0.368   11406.194 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.194         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8823
 CLMA_186_76/Y2                    td                    0.209   11406.403 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.300   11406.703         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [7]
 CLMA_182_60/Y0                    td                    0.162   11406.865 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[7]/gateop_perm/Z
                                   net (fanout=1)        0.073   11406.938         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_182_61/COUT                  td                    0.397   11407.335 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000   11407.335         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_182_69/CIN                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                               11407.335         Logic Levels: 7  
                                                                                   Logic: 2.256ns(53.132%), Route: 1.990ns(46.868%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735   11401.011 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.011         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038   11401.049 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559   11401.608         _N34             
 IOCKGATE_86_20/OUT                td                    0.200   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11401.808         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926   11402.734         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11402.734 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895   11403.629         ntclkbufg_2      
 CLMA_182_69/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11403.629                          
 clock uncertainty                                      -0.050   11403.579                          

 Setup time                                             -0.276   11403.303                          

 Data required time                                              11403.303                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11403.303                          
 Data arrival time                                               11407.335                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.032                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250   11403.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358   11403.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344   11404.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226   11404.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.263   11404.753         nt_rstn_out      
 CLMA_194_104/Y3                   td                    0.162   11404.915 r       N65/gateop_perm/Z
                                   net (fanout=1)        0.075   11404.990         N65              
 CLMA_194_105/Y3                   td                    0.151   11405.141 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.685   11405.826         fifo_rd_en_1     
                                   td                    0.368   11406.194 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.194         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8823
 CLMA_186_76/COUT                  td                    0.044   11406.238 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.238         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8825
                                   td                    0.044   11406.282 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.282         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8827
 CLMA_186_80/Y2                    td                    0.202   11406.484 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.353   11406.837         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_182_76/Y1                    td                    0.162   11406.999 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.188   11407.187         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_182_69/B3                                                            r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                               11407.187         Logic Levels: 7  
                                                                                   Logic: 1.940ns(47.340%), Route: 2.158ns(52.660%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735   11401.011 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.011         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038   11401.049 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559   11401.608         _N34             
 IOCKGATE_86_20/OUT                td                    0.200   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11401.808         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926   11402.734         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11402.734 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895   11403.629         ntclkbufg_2      
 CLMA_182_69/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11403.629                          
 clock uncertainty                                      -0.050   11403.579                          

 Setup time                                             -0.372   11403.207                          

 Data required time                                              11403.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11403.207                          
 Data arrival time                                               11407.187                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.980                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : image_size_down_without_fifo_1/col_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.818  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.072       3.478         nt_rstn_out      
 CLMS_198_105/Y3                   td                    0.271       3.749 r       image_size_down_without_fifo_1/N43/gateop_perm/Z
                                   net (fanout=9)        0.197       3.946         image_size_down_without_fifo_1/N43
 CLMA_198_108/RS                                                           r       image_size_down_without_fifo_1/col_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.946         Logic Levels: 2  
                                                                                   Logic: 0.730ns(68.609%), Route: 0.334ns(31.391%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N34             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMA_198_108/CLK                                                          r       image_size_down_without_fifo_1/col_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.700                          
 clock uncertainty                                       0.050       3.750                          

 Hold time                                              -0.146       3.604                          

 Data required time                                                  3.604                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.604                          
 Data arrival time                                                   3.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : image_size_down_without_fifo_1/row_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.818  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.210       3.616         nt_rstn_out      
 CLMA_198_100/Y2                   td                    0.167       3.783 r       image_size_down_without_fifo_1/N45/gateop_perm/Z
                                   net (fanout=9)        0.217       4.000         image_size_down_without_fifo_1/N45
 CLMA_198_84/RS                                                            r       image_size_down_without_fifo_1/row_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.000         Logic Levels: 2  
                                                                                   Logic: 0.626ns(55.993%), Route: 0.492ns(44.007%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N34             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMA_198_84/CLK                                                           r       image_size_down_without_fifo_1/row_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.700                          
 clock uncertainty                                       0.050       3.750                          

 Hold time                                              -0.146       3.604                          

 Data required time                                                  3.604                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.604                          
 Data arrival time                                                   4.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.396                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv_L5Q_perm/L4
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.818  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.207       3.613         nt_rstn_out      
 CLMA_194_104/Y3                   td                    0.126       3.739 f       N65/gateop_perm/Z
                                   net (fanout=1)        0.061       3.800         N65              
 CLMA_194_105/Y3                   td                    0.130       3.930 r       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.210       4.140         fifo_rd_en_1     
 CLMA_198_100/A4                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.140         Logic Levels: 3  
                                                                                   Logic: 0.715ns(56.836%), Route: 0.543ns(43.164%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N34             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMA_198_100/CLK                                                          r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.700                          
 clock uncertainty                                       0.050       3.750                          

 Hold time                                              -0.039       3.711                          

 Data required time                                                  3.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.711                          
 Data arrival time                                                   4.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_102_184/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_102_184/Q0                   tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      1.435       5.023         u_DDR3_50H/ddr_rstn
 CLMA_58_109/RSCO                  td                    0.105       5.128 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.128         ntR728           
 CLMA_58_113/RSCO                  td                    0.105       5.233 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[25]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       5.233         ntR727           
 CLMA_58_117/RSCO                  td                    0.105       5.338 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[39]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.338         ntR726           
 CLMA_58_121/RSCO                  td                    0.105       5.443 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       5.443         ntR725           
 CLMA_58_125/RSCO                  td                    0.105       5.548 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.548         ntR724           
 CLMA_58_129/RSCO                  td                    0.105       5.653 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.653         ntR723           
 CLMA_58_133/RSCO                  td                    0.105       5.758 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][4]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.758         ntR722           
 CLMA_58_137/RSCO                  td                    0.105       5.863 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[39]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.863         ntR721           
 CLMA_58_141/RSCO                  td                    0.105       5.968 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.968         ntR720           
 CLMA_58_145/RSCO                  td                    0.105       6.073 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[38]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.073         ntR719           
 CLMA_58_149/RSCO                  td                    0.105       6.178 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.178         ntR718           
 CLMA_58_153/RSCO                  td                    0.105       6.283 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[42]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.283         ntR717           
 CLMA_58_157/RSCO                  td                    0.105       6.388 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[16]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.388         ntR716           
 CLMA_58_161/RSCO                  td                    0.105       6.493 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_valid/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.493         ntR715           
 CLMA_58_165/RSCO                  td                    0.105       6.598 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[41]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.598         ntR714           
 CLMA_58_169/RSCO                  td                    0.105       6.703 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.703         ntR713           
 CLMA_58_173/RSCO                  td                    0.105       6.808 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.808         ntR712           
 CLMA_58_177/RSCO                  td                    0.105       6.913 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.913         ntR711           
 CLMA_58_181/RSCO                  td                    0.105       7.018 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       7.018         ntR710           
 CLMA_58_185/RSCO                  td                    0.105       7.123 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.123         ntR709           
 CLMA_58_193/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/RS

 Data arrival time                                                   7.123         Logic Levels: 20 
                                                                                   Logic: 2.321ns(61.794%), Route: 1.435ns(38.206%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      22.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_58_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   7.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.175                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_102_184/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_102_184/Q0                   tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      1.435       5.023         u_DDR3_50H/ddr_rstn
 CLMA_58_109/RSCO                  td                    0.105       5.128 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.128         ntR728           
 CLMA_58_113/RSCO                  td                    0.105       5.233 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[25]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       5.233         ntR727           
 CLMA_58_117/RSCO                  td                    0.105       5.338 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[39]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.338         ntR726           
 CLMA_58_121/RSCO                  td                    0.105       5.443 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       5.443         ntR725           
 CLMA_58_125/RSCO                  td                    0.105       5.548 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.548         ntR724           
 CLMA_58_129/RSCO                  td                    0.105       5.653 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.653         ntR723           
 CLMA_58_133/RSCO                  td                    0.105       5.758 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][4]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.758         ntR722           
 CLMA_58_137/RSCO                  td                    0.105       5.863 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[39]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.863         ntR721           
 CLMA_58_141/RSCO                  td                    0.105       5.968 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.968         ntR720           
 CLMA_58_145/RSCO                  td                    0.105       6.073 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[38]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.073         ntR719           
 CLMA_58_149/RSCO                  td                    0.105       6.178 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.178         ntR718           
 CLMA_58_153/RSCO                  td                    0.105       6.283 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[42]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.283         ntR717           
 CLMA_58_157/RSCO                  td                    0.105       6.388 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[16]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.388         ntR716           
 CLMA_58_161/RSCO                  td                    0.105       6.493 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_valid/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.493         ntR715           
 CLMA_58_165/RSCO                  td                    0.105       6.598 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[41]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.598         ntR714           
 CLMA_58_169/RSCO                  td                    0.105       6.703 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.703         ntR713           
 CLMA_58_173/RSCO                  td                    0.105       6.808 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.808         ntR712           
 CLMA_58_177/RSCO                  td                    0.105       6.913 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.913         ntR711           
 CLMA_58_181/RSCO                  td                    0.105       7.018 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       7.018         ntR710           
 CLMA_58_185/RSCO                  td                    0.105       7.123 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.123         ntR709           
 CLMA_58_193/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.123         Logic Levels: 20 
                                                                                   Logic: 2.321ns(61.794%), Route: 1.435ns(38.206%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      22.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_58_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   7.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.175                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_102_184/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_102_184/Q0                   tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      1.174       4.762         u_DDR3_50H/ddr_rstn
 CLMA_38_224/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   4.762         Logic Levels: 0  
                                                                                   Logic: 0.221ns(15.842%), Route: 1.174ns(84.158%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      22.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_38_224/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                          -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   4.762                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.060                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_102_184/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_102_184/Q0                   tco                   0.182       3.347 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      0.303       3.650         u_DDR3_50H/ddr_rstn
 CLMA_90_180/RSCO                  td                    0.092       3.742 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       3.742         ntR707           
 CLMA_90_184/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.742         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.487%), Route: 0.303ns(52.513%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_90_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.558                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_102_184/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_102_184/Q0                   tco                   0.182       3.347 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      0.303       3.650         u_DDR3_50H/ddr_rstn
 CLMA_90_180/RSCO                  td                    0.092       3.742 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       3.742         ntR707           
 CLMA_90_184/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.742         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.487%), Route: 0.303ns(52.513%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_90_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.558                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_102_184/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_102_184/Q0                   tco                   0.182       3.347 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      0.303       3.650         u_DDR3_50H/ddr_rstn
 CLMA_90_180/RSCO                  td                    0.092       3.742 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       3.742         ntR707           
 CLMA_90_184/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.742         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.487%), Route: 0.303ns(52.513%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_90_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.558                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_46_197/Q1                    tco                   0.224       6.960 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=650)      1.178       8.138         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_88/RSCO                   td                    0.113       8.251 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.251         ntR1030          
 CLMA_30_92/RSCO                   td                    0.113       8.364 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       8.364         ntR1029          
 CLMA_30_96/RSCO                   td                    0.113       8.477 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.477         ntR1028          
 CLMA_30_100/RSCO                  td                    0.113       8.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.590         ntR1027          
 CLMA_30_104/RSCO                  td                    0.113       8.703 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.703         ntR1026          
 CLMA_30_108/RSCO                  td                    0.113       8.816 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.816         ntR1025          
 CLMA_30_112/RSCO                  td                    0.113       8.929 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.929         ntR1024          
 CLMA_30_116/RSCO                  td                    0.113       9.042 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.042         ntR1023          
 CLMA_30_120/RSCO                  td                    0.113       9.155 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.155         ntR1022          
 CLMA_30_124/RSCO                  td                    0.113       9.268 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.268         ntR1021          
 CLMA_30_128/RSCO                  td                    0.113       9.381 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       9.381         ntR1020          
 CLMA_30_132/RSCO                  td                    0.113       9.494 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.494         ntR1019          
 CLMA_30_136/RSCO                  td                    0.113       9.607 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.607         ntR1018          
 CLMA_30_140/RSCO                  td                    0.113       9.720 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.720         ntR1017          
 CLMA_30_144/RSCO                  td                    0.113       9.833 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_7/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.833         ntR1016          
 CLMA_30_148/RSCO                  td                    0.113       9.946 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[2]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.946         ntR1015          
 CLMA_30_152/RSCO                  td                    0.113      10.059 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.059         ntR1014          
 CLMA_30_156/RSCO                  td                    0.113      10.172 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.172         ntR1013          
 CLMA_30_160/RSCO                  td                    0.113      10.285 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_success/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.285         ntR1012          
 CLMA_30_164/RSCO                  td                    0.113      10.398 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_12/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.398         ntR1011          
 CLMA_30_168/RSCO                  td                    0.113      10.511 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rddata_cal/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.511         ntR1010          
 CLMA_30_172/RSCO                  td                    0.113      10.624 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.624         ntR1009          
 CLMA_30_176/RSCO                  td                    0.113      10.737 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.737         ntR1008          
 CLMA_30_180/RSCO                  td                    0.113      10.850 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[84]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.850         ntR1007          
 CLMA_30_184/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.850         Logic Levels: 24 
                                                                                   Logic: 2.936ns(71.366%), Route: 1.178ns(28.634%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895      16.387         ntclkbufg_0      
 CLMA_30_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.517                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_46_197/Q1                    tco                   0.224       6.960 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=650)      1.178       8.138         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_88/RSCO                   td                    0.113       8.251 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.251         ntR1030          
 CLMA_30_92/RSCO                   td                    0.113       8.364 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       8.364         ntR1029          
 CLMA_30_96/RSCO                   td                    0.113       8.477 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.477         ntR1028          
 CLMA_30_100/RSCO                  td                    0.113       8.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.590         ntR1027          
 CLMA_30_104/RSCO                  td                    0.113       8.703 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.703         ntR1026          
 CLMA_30_108/RSCO                  td                    0.113       8.816 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.816         ntR1025          
 CLMA_30_112/RSCO                  td                    0.113       8.929 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.929         ntR1024          
 CLMA_30_116/RSCO                  td                    0.113       9.042 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.042         ntR1023          
 CLMA_30_120/RSCO                  td                    0.113       9.155 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.155         ntR1022          
 CLMA_30_124/RSCO                  td                    0.113       9.268 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.268         ntR1021          
 CLMA_30_128/RSCO                  td                    0.113       9.381 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       9.381         ntR1020          
 CLMA_30_132/RSCO                  td                    0.113       9.494 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.494         ntR1019          
 CLMA_30_136/RSCO                  td                    0.113       9.607 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.607         ntR1018          
 CLMA_30_140/RSCO                  td                    0.113       9.720 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.720         ntR1017          
 CLMA_30_144/RSCO                  td                    0.113       9.833 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_7/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.833         ntR1016          
 CLMA_30_148/RSCO                  td                    0.113       9.946 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[2]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.946         ntR1015          
 CLMA_30_152/RSCO                  td                    0.113      10.059 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.059         ntR1014          
 CLMA_30_156/RSCO                  td                    0.113      10.172 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.172         ntR1013          
 CLMA_30_160/RSCO                  td                    0.113      10.285 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_success/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.285         ntR1012          
 CLMA_30_164/RSCO                  td                    0.113      10.398 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_12/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.398         ntR1011          
 CLMA_30_168/RSCO                  td                    0.113      10.511 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rddata_cal/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.511         ntR1010          
 CLMA_30_172/RSCO                  td                    0.113      10.624 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.624         ntR1009          
 CLMA_30_176/RSCO                  td                    0.113      10.737 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.737         ntR1008          
 CLMA_30_180/RSCO                  td                    0.113      10.850 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[84]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.850         ntR1007          
 CLMA_30_184/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.850         Logic Levels: 24 
                                                                                   Logic: 2.936ns(71.366%), Route: 1.178ns(28.634%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895      16.387         ntclkbufg_0      
 CLMA_30_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.517                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_46_197/Q1                    tco                   0.224       6.960 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=650)      1.178       8.138         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_88/RSCO                   td                    0.113       8.251 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.251         ntR1030          
 CLMA_30_92/RSCO                   td                    0.113       8.364 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       8.364         ntR1029          
 CLMA_30_96/RSCO                   td                    0.113       8.477 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.477         ntR1028          
 CLMA_30_100/RSCO                  td                    0.113       8.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.590         ntR1027          
 CLMA_30_104/RSCO                  td                    0.113       8.703 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.703         ntR1026          
 CLMA_30_108/RSCO                  td                    0.113       8.816 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.816         ntR1025          
 CLMA_30_112/RSCO                  td                    0.113       8.929 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.929         ntR1024          
 CLMA_30_116/RSCO                  td                    0.113       9.042 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.042         ntR1023          
 CLMA_30_120/RSCO                  td                    0.113       9.155 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.155         ntR1022          
 CLMA_30_124/RSCO                  td                    0.113       9.268 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.268         ntR1021          
 CLMA_30_128/RSCO                  td                    0.113       9.381 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       9.381         ntR1020          
 CLMA_30_132/RSCO                  td                    0.113       9.494 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.494         ntR1019          
 CLMA_30_136/RSCO                  td                    0.113       9.607 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.607         ntR1018          
 CLMA_30_140/RSCO                  td                    0.113       9.720 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.720         ntR1017          
 CLMA_30_144/RSCO                  td                    0.113       9.833 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_7/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.833         ntR1016          
 CLMA_30_148/RSCO                  td                    0.113       9.946 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[2]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.946         ntR1015          
 CLMA_30_152/RSCO                  td                    0.113      10.059 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.059         ntR1014          
 CLMA_30_156/RSCO                  td                    0.113      10.172 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.172         ntR1013          
 CLMA_30_160/RSCO                  td                    0.113      10.285 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_success/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.285         ntR1012          
 CLMA_30_164/RSCO                  td                    0.113      10.398 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_12/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.398         ntR1011          
 CLMA_30_168/RSCO                  td                    0.113      10.511 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rddata_cal/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.511         ntR1010          
 CLMA_30_172/RSCO                  td                    0.113      10.624 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.624         ntR1009          
 CLMA_30_176/RSCO                  td                    0.113      10.737 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.737         ntR1008          
 CLMA_30_180/RSCO                  td                    0.113      10.850 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[84]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.850         ntR1007          
 CLMA_30_184/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.850         Logic Levels: 24 
                                                                                   Logic: 2.936ns(71.366%), Route: 1.178ns(28.634%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895      16.387         ntclkbufg_0      
 CLMA_30_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.517                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[205]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895       6.387         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_46_197/Q1                    tco                   0.184       6.571 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=650)      0.205       6.776         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_42_201/RSCO                  td                    0.092       6.868 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[237]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.868         ntR822           
 CLMS_42_205/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[205]/opit_0_inv/RS

 Data arrival time                                                   6.868         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.380%), Route: 0.205ns(42.620%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMS_42_205/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[205]/opit_0_inv/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[46]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895       6.387         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_46_197/Q1                    tco                   0.184       6.571 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=650)      0.205       6.776         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_42_201/RSCO                  td                    0.092       6.868 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[237]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.868         ntR822           
 CLMS_42_205/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[46]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.868         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.380%), Route: 0.205ns(42.620%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMS_42_205/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[46]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[174]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895       6.387         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_46_197/Q1                    tco                   0.184       6.571 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=650)      0.205       6.776         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_42_201/RSCO                  td                    0.092       6.868 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[237]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.868         ntR822           
 CLMS_42_205/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[174]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.868         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.380%), Route: 0.205ns(42.620%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMS_42_205/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[174]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : mode/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250       3.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358       3.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344       4.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226       4.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.768       6.258         nt_rstn_out      
 CLMA_74_200/RS                                                            f       mode/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.258         Logic Levels: 2  
                                                                                   Logic: 0.807ns(25.465%), Route: 2.362ns(74.535%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895      16.387         ntclkbufg_0      
 CLMA_74_200/CLK                                                           r       mode/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Recovery time                                          -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   6.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.455                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : hue_factor[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250       3.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358       3.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344       4.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226       4.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.416       5.906         nt_rstn_out      
 CLMS_150_213/RS                                                           f       hue_factor[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.906         Logic Levels: 2  
                                                                                   Logic: 0.807ns(28.647%), Route: 2.010ns(71.353%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895      16.387         ntclkbufg_0      
 CLMS_150_213/CLK                                                          r       hue_factor[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Recovery time                                          -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   5.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.807                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : hue_factor[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250       3.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358       3.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344       4.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226       4.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.416       5.906         nt_rstn_out      
 CLMS_150_213/RS                                                           f       hue_factor[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.906         Logic Levels: 2  
                                                                                   Logic: 0.807ns(28.647%), Route: 2.010ns(71.353%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N35             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.895      16.387         ntclkbufg_0      
 CLMS_150_213/CLK                                                          r       hue_factor[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Recovery time                                          -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   5.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.807                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : time_cnt[7]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.709       4.115         nt_rstn_out      
 CLMS_218_193/RSCO                 td                    0.092       4.207 f       time_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.207         ntR656           
 CLMS_218_197/RSCI                                                         f       time_cnt[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.207         Logic Levels: 2  
                                                                                   Logic: 0.551ns(41.585%), Route: 0.774ns(58.415%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMS_218_197/CLK                                                          r       time_cnt[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Removal time                                            0.000       6.934                          

 Data required time                                                  6.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.934                          
 Data arrival time                                                   4.207                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.727                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : time_cnt[10]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.709       4.115         nt_rstn_out      
 CLMS_218_193/RSCO                 td                    0.092       4.207 f       time_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.207         ntR656           
 CLMS_218_197/RSCI                                                         f       time_cnt[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.207         Logic Levels: 2  
                                                                                   Logic: 0.551ns(41.585%), Route: 0.774ns(58.415%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMS_218_197/CLK                                                          r       time_cnt[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Removal time                                            0.000       6.934                          

 Data required time                                                  6.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.934                          
 Data arrival time                                                   4.207                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.727                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.834       4.240         nt_rstn_out      
 DRM_142_68/RSTA[0]                                                        r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.240         Logic Levels: 1  
                                                                                   Logic: 0.459ns(33.800%), Route: 0.899ns(66.200%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 DRM_142_68/CLKA[0]                                                        r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Removal time                                           -0.022       6.912                          

 Data required time                                                  6.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.912                          
 Data arrival time                                                   4.240                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.672                          
====================================================================================================

====================================================================================================

Startpoint  : x_scale_2[12]/opit_0/CLK
Endpoint    : scaler_3/u_calculator/col_cnt_sel_10/opit_0/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMA_138_89/CLK                                                           r       x_scale_2[12]/opit_0/CLK

 CLMA_138_89/Q0                    tco                   0.221       3.598 f       x_scale_2[12]/opit_0/Q
                                   net (fanout=4)        0.737       4.335         x_scale_2[12]    
 CLMS_150_117/Y1                   td                    0.234       4.569 r       scaler_2/u_calculator/N74_mux3_1_inv/gateop_perm/Z
                                   net (fanout=10)       0.359       4.928         scaler_3/u_calculator/N152
 CLMS_146_109/COUT                 td                    0.387       5.315 r       scaler_3/u_calculator/N56_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.315         scaler_3/u_calculator/N56_1.co [4]
                                   td                    0.044       5.359 r       scaler_3/u_calculator/N56_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.359         scaler_3/u_calculator/N56_1.co [6]
 CLMS_146_113/COUT                 td                    0.044       5.403 r       scaler_3/u_calculator/N56_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.403         scaler_3/u_calculator/N56_1.co [8]
 CLMS_146_117/Y1                   td                    0.366       5.769 f       scaler_3/u_calculator/N56_1.fsub_9/gateop_A2/Y1
                                   net (fanout=3)        0.288       6.057         scaler_3/u_calculator/N57 [10]
 CLMA_138_121/Y2                   td                    0.150       6.207 f       scaler_3/u_calculator/N216/gateop_perm/Z
                                   net (fanout=2)        0.357       6.564         scaler_3/u_calculator/N216
 CLMA_146_112/RS                                                           f       scaler_3/u_calculator/col_cnt_sel_10/opit_0/RS

 Data arrival time                                                   6.564         Logic Levels: 5  
                                                                                   Logic: 1.446ns(45.372%), Route: 1.741ns(54.628%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735      14.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038      14.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      15.779         _N33             
 USCM_84_109/CLK_USCM              td                    0.000      15.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895      16.674         ntclkbufg_1      
 CLMA_146_112/CLK                                                          r       scaler_3/u_calculator/col_cnt_sel_10/opit_0/CLK
 clock pessimism                                         0.184      16.858                          
 clock uncertainty                                      -0.050      16.808                          

 Recovery time                                          -0.476      16.332                          

 Data required time                                                 16.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.332                          
 Data arrival time                                                   6.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.768                          
====================================================================================================

====================================================================================================

Startpoint  : x_scale_2[12]/opit_0/CLK
Endpoint    : scaler_3/u_calculator/col_cnt_sel_8/opit_0/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMA_138_89/CLK                                                           r       x_scale_2[12]/opit_0/CLK

 CLMA_138_89/Q0                    tco                   0.221       3.598 f       x_scale_2[12]/opit_0/Q
                                   net (fanout=4)        0.737       4.335         x_scale_2[12]    
 CLMS_150_117/Y1                   td                    0.234       4.569 r       scaler_2/u_calculator/N74_mux3_1_inv/gateop_perm/Z
                                   net (fanout=10)       0.359       4.928         scaler_3/u_calculator/N152
 CLMS_146_109/COUT                 td                    0.387       5.315 r       scaler_3/u_calculator/N56_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.315         scaler_3/u_calculator/N56_1.co [4]
                                   td                    0.044       5.359 r       scaler_3/u_calculator/N56_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.359         scaler_3/u_calculator/N56_1.co [6]
 CLMS_146_113/Y3                   td                    0.365       5.724 f       scaler_3/u_calculator/N56_1.fsub_7/gateop_A2/Y1
                                   net (fanout=3)        0.175       5.899         scaler_3/u_calculator/N57 [8]
 CLMS_146_117/Y2                   td                    0.381       6.280 f       scaler_3/u_calculator/N210/gateop_perm/Z
                                   net (fanout=2)        0.246       6.526         scaler_3/u_calculator/N210
 CLMS_146_113/RS                                                           f       scaler_3/u_calculator/col_cnt_sel_8/opit_0/RS

 Data arrival time                                                   6.526         Logic Levels: 4  
                                                                                   Logic: 1.632ns(51.826%), Route: 1.517ns(48.174%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735      14.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038      14.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      15.779         _N33             
 USCM_84_109/CLK_USCM              td                    0.000      15.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895      16.674         ntclkbufg_1      
 CLMS_146_113/CLK                                                          r       scaler_3/u_calculator/col_cnt_sel_8/opit_0/CLK
 clock pessimism                                         0.184      16.858                          
 clock uncertainty                                      -0.050      16.808                          

 Recovery time                                          -0.476      16.332                          

 Data required time                                                 16.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.332                          
 Data arrival time                                                   6.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.806                          
====================================================================================================

====================================================================================================

Startpoint  : x_scale_2[12]/opit_0/CLK
Endpoint    : scaler_3/u_calculator/col_cnt_ce_10/opit_0/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMA_138_89/CLK                                                           r       x_scale_2[12]/opit_0/CLK

 CLMA_138_89/Q0                    tco                   0.221       3.598 f       x_scale_2[12]/opit_0/Q
                                   net (fanout=4)        0.737       4.335         x_scale_2[12]    
 CLMS_150_117/Y1                   td                    0.234       4.569 r       scaler_2/u_calculator/N74_mux3_1_inv/gateop_perm/Z
                                   net (fanout=10)       0.359       4.928         scaler_3/u_calculator/N152
 CLMS_146_109/COUT                 td                    0.387       5.315 r       scaler_3/u_calculator/N56_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.315         scaler_3/u_calculator/N56_1.co [4]
                                   td                    0.044       5.359 r       scaler_3/u_calculator/N56_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.359         scaler_3/u_calculator/N56_1.co [6]
 CLMS_146_113/COUT                 td                    0.044       5.403 r       scaler_3/u_calculator/N56_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.403         scaler_3/u_calculator/N56_1.co [8]
 CLMS_146_117/Y1                   td                    0.366       5.769 f       scaler_3/u_calculator/N56_1.fsub_9/gateop_A2/Y1
                                   net (fanout=3)        0.466       6.235         scaler_3/u_calculator/N57 [10]
 CLMA_134_112/Y0                   td                    0.150       6.385 f       scaler_3/u_calculator/N215_inv/gateop_perm/Z
                                   net (fanout=2)        0.140       6.525         scaler_3/u_calculator/N215
 CLMS_134_113/RS                                                           f       scaler_3/u_calculator/col_cnt_ce_10/opit_0/RS

 Data arrival time                                                   6.525         Logic Levels: 5  
                                                                                   Logic: 1.446ns(45.934%), Route: 1.702ns(54.066%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735      14.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038      14.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      15.779         _N33             
 USCM_84_109/CLK_USCM              td                    0.000      15.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895      16.674         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       scaler_3/u_calculator/col_cnt_ce_10/opit_0/CLK
 clock pessimism                                         0.184      16.858                          
 clock uncertainty                                      -0.050      16.808                          

 Recovery time                                          -0.476      16.332                          

 Data required time                                                 16.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.332                          
 Data arrival time                                                   6.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.807                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895       3.174         ntclkbufg_1      
 CLMA_134_140/CLK                                                          r       frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMA_134_140/Q3                   tco                   0.182       3.356 r       frame_buf/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=28)       0.271       3.627         frame_buf/rd_buf/ddr_rstn_2d
 DRM_142_128/RSTA[0]                                                       r       frame_buf/wr_buf_3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   3.627         Logic Levels: 0  
                                                                                   Logic: 0.182ns(40.177%), Route: 0.271ns(59.823%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 DRM_142_128/CLKA[0]                                                       r       frame_buf/wr_buf_3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.022       3.171                          

 Data required time                                                  3.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.171                          
 Data arrival time                                                   3.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.456                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895       3.174         ntclkbufg_1      
 CLMA_134_140/CLK                                                          r       frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMA_134_140/Q3                   tco                   0.182       3.356 r       frame_buf/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=28)       0.375       3.731         frame_buf/rd_buf/ddr_rstn_2d
 DRM_142_148/RSTA[0]                                                       r       frame_buf/wr_buf_2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   3.731         Logic Levels: 0  
                                                                                   Logic: 0.182ns(32.675%), Route: 0.375ns(67.325%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 DRM_142_148/CLKA[0]                                                       r       frame_buf/wr_buf_2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.022       3.171                          

 Data required time                                                  3.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.171                          
 Data arrival time                                                   3.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.560                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895       3.174         ntclkbufg_1      
 CLMA_134_140/CLK                                                          r       frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMA_134_140/Q3                   tco                   0.182       3.356 r       frame_buf/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=28)       0.574       3.930         frame_buf/rd_buf/ddr_rstn_2d
 DRM_82_128/RSTA[0]                                                        r       frame_buf/wr_buf_2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   3.930         Logic Levels: 0  
                                                                                   Logic: 0.182ns(24.074%), Route: 0.574ns(75.926%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 DRM_82_128/CLKA[0]                                                        r       frame_buf/wr_buf_2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.022       3.171                          

 Data required time                                                  3.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.171                          
 Data arrival time                                                   3.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.759                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2200.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2200.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2200.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478    2201.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079    2201.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614    2202.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2202.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925    2203.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223    2203.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250    2203.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358    2203.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344    2204.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226    2204.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.095    2205.585         nt_rstn_out      
 CLMS_130_125/Y2                   td                    0.150    2205.735 f       N76/gateop_perm/Z
                                   net (fanout=191)      1.730    2207.465         N76              
 CLMA_222_60/RS                                                            f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS

 Data arrival time                                                2207.465         Logic Levels: 3  
                                                                                   Logic: 0.957ns(21.869%), Route: 3.419ns(78.131%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    2201.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    2201.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    2202.779         _N33             
 USCM_84_109/CLK_USCM              td                    0.000    2202.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895    2203.674         ntclkbufg_1      
 CLMA_222_60/CLK                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.000    2203.674                          
 clock uncertainty                                      -0.050    2203.624                          

 Recovery time                                          -0.476    2203.148                          

 Data required time                                               2203.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2203.148                          
 Data arrival time                                                2207.465                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.317                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2200.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2200.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2200.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478    2201.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079    2201.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614    2202.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2202.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925    2203.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223    2203.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250    2203.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358    2203.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344    2204.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226    2204.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.095    2205.585         nt_rstn_out      
 CLMS_130_125/Y2                   td                    0.150    2205.735 f       N76/gateop_perm/Z
                                   net (fanout=191)      1.730    2207.465         N76              
 CLMS_222_61/RS                                                            f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                2207.465         Logic Levels: 3  
                                                                                   Logic: 0.957ns(21.869%), Route: 3.419ns(78.131%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    2201.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    2201.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    2202.779         _N33             
 USCM_84_109/CLK_USCM              td                    0.000    2202.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895    2203.674         ntclkbufg_1      
 CLMS_222_61/CLK                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000    2203.674                          
 clock uncertainty                                      -0.050    2203.624                          

 Recovery time                                          -0.476    2203.148                          

 Data required time                                               2203.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2203.148                          
 Data arrival time                                                2207.465                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.317                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2200.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2200.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2200.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478    2201.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079    2201.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614    2202.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2202.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925    2203.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223    2203.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250    2203.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358    2203.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344    2204.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226    2204.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.095    2205.585         nt_rstn_out      
 CLMS_130_125/Y2                   td                    0.150    2205.735 f       N76/gateop_perm/Z
                                   net (fanout=191)      1.730    2207.465         N76              
 CLMS_222_61/RS                                                            f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                2207.465         Logic Levels: 3  
                                                                                   Logic: 0.957ns(21.869%), Route: 3.419ns(78.131%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    2201.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    2201.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    2202.779         _N33             
 USCM_84_109/CLK_USCM              td                    0.000    2202.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895    2203.674         ntclkbufg_1      
 CLMS_222_61/CLK                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000    2203.674                          
 clock uncertainty                                      -0.050    2203.624                          

 Recovery time                                          -0.476    2203.148                          

 Data required time                                               2203.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2203.148                          
 Data arrival time                                                2207.465                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.317                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsv_rgb/de_delay[0]/opit_0_inv/RS
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.490       3.896         nt_rstn_out      
 CLMS_202_145/RS                                                           r       u_hsv_rgb/de_delay[0]/opit_0_inv/RS

 Data arrival time                                                   3.896         Logic Levels: 1  
                                                                                   Logic: 0.459ns(45.266%), Route: 0.555ns(54.734%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMS_202_145/CLK                                                          r       u_hsv_rgb/de_delay[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Removal time                                           -0.187       3.240                          

 Data required time                                                  3.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.240                          
 Data arrival time                                                   3.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.656                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsv_rgb/de_delay[1]/opit_0_inv/RS
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.490       3.896         nt_rstn_out      
 CLMS_202_145/RS                                                           r       u_hsv_rgb/de_delay[1]/opit_0_inv/RS

 Data arrival time                                                   3.896         Logic Levels: 1  
                                                                                   Logic: 0.459ns(45.266%), Route: 0.555ns(54.734%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMS_202_145/CLK                                                          r       u_hsv_rgb/de_delay[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Removal time                                           -0.187       3.240                          

 Data required time                                                  3.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.240                          
 Data arrival time                                                   3.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.656                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rgb_hsv/de_delay[0]/opit_0_inv/RS
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.490       3.896         nt_rstn_out      
 CLMS_202_145/RS                                                           r       u_rgb_hsv/de_delay[0]/opit_0_inv/RS

 Data arrival time                                                   3.896         Logic Levels: 1  
                                                                                   Logic: 0.459ns(45.266%), Route: 0.555ns(54.734%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N33             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMS_202_145/CLK                                                          r       u_rgb_hsv/de_delay[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Removal time                                           -0.187       3.240                          

 Data required time                                                  3.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.240                          
 Data arrival time                                                   3.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.656                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[17]/opit_0/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.255  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250       3.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358       3.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344       4.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226       4.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.638       6.128         nt_rstn_out      
 CLMS_174_269/Y0                   td                    0.150       6.278 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=135)      1.534       7.812         u_top_sd_rw/N36  
 CLMA_110_196/RS                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[17]/opit_0/RS

 Data arrival time                                                   7.812         Logic Levels: 3  
                                                                                   Logic: 0.957ns(20.263%), Route: 3.766ns(79.737%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N35             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 CLMA_110_196/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[17]/opit_0/CLK
 clock pessimism                                         0.146      23.344                          
 clock uncertainty                                      -0.150      23.194                          

 Recovery time                                          -0.476      22.718                          

 Data required time                                                 22.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.718                          
 Data arrival time                                                   7.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.906                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[19]/opit_0/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.255  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250       3.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358       3.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344       4.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226       4.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.638       6.128         nt_rstn_out      
 CLMS_174_269/Y0                   td                    0.150       6.278 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=135)      1.534       7.812         u_top_sd_rw/N36  
 CLMA_110_196/RS                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[19]/opit_0/RS

 Data arrival time                                                   7.812         Logic Levels: 3  
                                                                                   Logic: 0.957ns(20.263%), Route: 3.766ns(79.737%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N35             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 CLMA_110_196/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[19]/opit_0/CLK
 clock pessimism                                         0.146      23.344                          
 clock uncertainty                                      -0.150      23.194                          

 Recovery time                                          -0.476      22.718                          

 Data required time                                                 22.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.718                          
 Data arrival time                                                   7.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.906                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[21]/opit_0/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.255  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250       3.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358       3.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344       4.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226       4.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.638       6.128         nt_rstn_out      
 CLMS_174_269/Y0                   td                    0.150       6.278 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=135)      1.534       7.812         u_top_sd_rw/N36  
 CLMA_110_196/RS                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[21]/opit_0/RS

 Data arrival time                                                   7.812         Logic Levels: 3  
                                                                                   Logic: 0.957ns(20.263%), Route: 3.766ns(79.737%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N35             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 CLMA_110_196/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[21]/opit_0/CLK
 clock pessimism                                         0.146      23.344                          
 clock uncertainty                                      -0.150      23.194                          

 Recovery time                                          -0.476      22.718                          

 Data required time                                                 22.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.718                          
 Data arrival time                                                   7.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.906                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.383  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.411
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.863       4.269         nt_rstn_out      
 DRM_234_192/RSTA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.269         Logic Levels: 1  
                                                                                   Logic: 0.459ns(33.093%), Route: 0.928ns(66.907%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.411         ntclkbufg_5      
 DRM_234_192/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.146       3.265                          
 clock uncertainty                                       0.150       3.415                          

 Removal time                                           -0.022       3.393                          

 Data required time                                                  3.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.393                          
 Data arrival time                                                   4.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.876                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.383  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.411
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.889       4.295         nt_rstn_out      
 DRM_178_232/RSTA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.295         Logic Levels: 1  
                                                                                   Logic: 0.459ns(32.484%), Route: 0.954ns(67.516%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.411         ntclkbufg_5      
 DRM_178_232/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.146       3.265                          
 clock uncertainty                                       0.150       3.415                          

 Removal time                                           -0.022       3.393                          

 Data required time                                                  3.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.393                          
 Data arrival time                                                   4.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.902                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.523
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.048       4.454         nt_rstn_out      
 DRM_178_252/RSTA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.454         Logic Levels: 1  
                                                                                   Logic: 0.459ns(29.198%), Route: 1.113ns(70.802%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.037       3.523         ntclkbufg_5      
 DRM_178_252/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.146       3.377                          
 clock uncertainty                                       0.150       3.527                          

 Removal time                                           -0.022       3.505                          

 Data required time                                                  3.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.505                          
 Data arrival time                                                   4.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.949                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.251  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.194
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250       3.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358       3.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344       4.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226       4.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.638       6.128         nt_rstn_out      
 CLMS_174_269/Y0                   td                    0.150       6.278 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=135)      1.289       7.567         u_top_sd_rw/N36  
 CLMA_102_208/RS                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.567         Logic Levels: 3  
                                                                                   Logic: 0.957ns(21.371%), Route: 3.521ns(78.629%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N35             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.895      13.194         ntclkbufg_6      
 CLMA_102_208/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.146      13.340                          
 clock uncertainty                                      -0.150      13.190                          

 Recovery time                                          -0.476      12.714                          

 Data required time                                                 12.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.714                          
 Data arrival time                                                   7.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.147                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.251  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.194
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250       3.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358       3.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344       4.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226       4.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.638       6.128         nt_rstn_out      
 CLMS_174_269/Y0                   td                    0.150       6.278 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=135)      1.284       7.562         u_top_sd_rw/N36  
 CLMS_102_205/RS                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.562         Logic Levels: 3  
                                                                                   Logic: 0.957ns(21.395%), Route: 3.516ns(78.605%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N35             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.895      13.194         ntclkbufg_6      
 CLMS_102_205/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.146      13.340                          
 clock uncertainty                                      -0.150      13.190                          

 Recovery time                                          -0.476      12.714                          

 Data required time                                                 12.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.714                          
 Data arrival time                                                   7.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.152                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.251  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.194
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250       3.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358       3.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344       4.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226       4.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.638       6.128         nt_rstn_out      
 CLMS_174_269/Y0                   td                    0.150       6.278 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=135)      1.284       7.562         u_top_sd_rw/N36  
 CLMS_102_205/RS                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.562         Logic Levels: 3  
                                                                                   Logic: 0.957ns(21.395%), Route: 3.516ns(78.605%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N35             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.895      13.194         ntclkbufg_6      
 CLMS_102_205/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.146      13.340                          
 clock uncertainty                                      -0.150      13.190                          

 Recovery time                                          -0.476      12.714                          

 Data required time                                                 12.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.714                          
 Data arrival time                                                   7.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.152                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_en_t/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.379  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463     101.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180     103.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065     103.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279     103.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.222     104.628         nt_rstn_out      
 CLMS_174_269/Y0                   td                    0.130     104.758 r       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=135)      0.477     105.235         u_top_sd_rw/N36  
 CLMA_182_229/RSCO                 td                    0.085     105.320 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[15]/opit_0/RSOUT
                                   net (fanout=3)        0.000     105.320         ntR425           
 CLMA_182_233/RSCI                                                         r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_en_t/opit_0_L5Q_perm/RS

 Data arrival time                                                 105.320         Logic Levels: 3  
                                                                                   Logic: 0.674ns(27.646%), Route: 1.764ns(72.354%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        90.000      90.000 r                        
 P20                                                     0.000      90.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      90.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      90.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      90.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      90.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      91.471         _N35             
 PLL_158_303/CLK_OUT1              td                    0.079      91.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      92.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      92.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.925      93.407         ntclkbufg_6      
 CLMA_182_233/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_en_t/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.146      93.261                          
 clock uncertainty                                       0.150      93.411                          

 Removal time                                            0.000      93.411                          

 Data required time                                                 93.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 93.411                          
 Data arrival time                                                 105.320                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.909                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.379  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463     101.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180     103.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065     103.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279     103.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.222     104.628         nt_rstn_out      
 CLMS_174_269/Y0                   td                    0.130     104.758 r       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=135)      0.477     105.235         u_top_sd_rw/N36  
 CLMA_182_229/RSCO                 td                    0.085     105.320 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[15]/opit_0/RSOUT
                                   net (fanout=3)        0.000     105.320         ntR425           
 CLMA_182_233/RSCI                                                         r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/RS

 Data arrival time                                                 105.320         Logic Levels: 3  
                                                                                   Logic: 0.674ns(27.646%), Route: 1.764ns(72.354%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        90.000      90.000 r                        
 P20                                                     0.000      90.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      90.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      90.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      90.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      90.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      91.471         _N35             
 PLL_158_303/CLK_OUT1              td                    0.079      91.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      92.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      92.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.925      93.407         ntclkbufg_6      
 CLMA_182_233/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.146      93.261                          
 clock uncertainty                                       0.150      93.411                          

 Removal time                                            0.000      93.411                          

 Data required time                                                 93.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 93.411                          
 Data arrival time                                                 105.320                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.909                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.379  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463     101.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180     103.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065     103.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279     103.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.222     104.628         nt_rstn_out      
 CLMS_174_269/Y0                   td                    0.130     104.758 r       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=135)      0.477     105.235         u_top_sd_rw/N36  
 CLMA_182_229/RSCO                 td                    0.085     105.320 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[15]/opit_0/RSOUT
                                   net (fanout=3)        0.000     105.320         ntR425           
 CLMA_182_233/RSCI                                                         r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/RS

 Data arrival time                                                 105.320         Logic Levels: 3  
                                                                                   Logic: 0.674ns(27.646%), Route: 1.764ns(72.354%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        90.000      90.000 r                        
 P20                                                     0.000      90.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      90.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      90.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      90.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      90.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      91.471         _N35             
 PLL_158_303/CLK_OUT1              td                    0.079      91.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      92.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      92.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.925      93.407         ntclkbufg_6      
 CLMA_182_233/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.146      93.261                          
 clock uncertainty                                       0.150      93.411                          

 Removal time                                            0.000      93.411                          

 Data required time                                                 93.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 93.411                          
 Data arrival time                                                 105.320                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.909                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.367
  Launch Clock Delay      :  8.584
  Clock Pessimism Removal :  1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 CLMA_210_145/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_210_145/Q1                   tco                   0.223       8.807 f       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.254       9.061         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [2]
 CLMS_214_149/Y2                   td                    0.381       9.442 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_4/gateop_perm/Z
                                   net (fanout=1)        0.284       9.726         u_top_sd_rw/ethernet_test/eth_udp_test/_N89488
 CLMA_214_164/Y2                   td                    0.381      10.107 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.067      10.174         u_top_sd_rw/ethernet_test/eth_udp_test/_N89512
 CLMA_214_164/Y1                   td                    0.244      10.418 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.614      11.032         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_190_156/Y1                   td                    0.224      11.256 f       u_top_sd_rw/ethernet_test/eth_udp_test/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.154      11.410         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [1]
 CLMA_190_156/Y2                   td                    0.379      11.789 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.366      12.155         u_top_sd_rw/ethernet_test/eth_udp_test/_N80383
 CLMA_190_168/Y3                   td                    0.151      12.306 f       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=8)        0.935      13.241         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 CLMA_230_176/RS                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  13.241         Logic Levels: 6  
                                                                                   Logic: 1.983ns(42.581%), Route: 2.674ns(57.419%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452    1002.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1002.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1002.910         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1004.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1006.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895    1007.367         u_top_sd_rw/rgmii_clk
 CLMA_230_176/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.198    1008.565                          
 clock uncertainty                                      -0.050    1008.515                          

 Recovery time                                          -0.476    1008.039                          

 Data required time                                               1008.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1008.039                          
 Data arrival time                                                  13.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.798                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.367
  Launch Clock Delay      :  8.584
  Clock Pessimism Removal :  1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 CLMA_210_145/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_210_145/Q1                   tco                   0.223       8.807 f       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.254       9.061         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [2]
 CLMS_214_149/Y2                   td                    0.381       9.442 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_4/gateop_perm/Z
                                   net (fanout=1)        0.284       9.726         u_top_sd_rw/ethernet_test/eth_udp_test/_N89488
 CLMA_214_164/Y2                   td                    0.381      10.107 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.067      10.174         u_top_sd_rw/ethernet_test/eth_udp_test/_N89512
 CLMA_214_164/Y1                   td                    0.244      10.418 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.614      11.032         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_190_156/Y1                   td                    0.224      11.256 f       u_top_sd_rw/ethernet_test/eth_udp_test/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.154      11.410         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [1]
 CLMA_190_156/Y2                   td                    0.379      11.789 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.366      12.155         u_top_sd_rw/ethernet_test/eth_udp_test/_N80383
 CLMA_190_168/Y3                   td                    0.151      12.306 f       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=8)        0.935      13.241         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 CLMA_230_176/RS                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  13.241         Logic Levels: 6  
                                                                                   Logic: 1.983ns(42.581%), Route: 2.674ns(57.419%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452    1002.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1002.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1002.910         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1004.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1006.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895    1007.367         u_top_sd_rw/rgmii_clk
 CLMA_230_176/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.198    1008.565                          
 clock uncertainty                                      -0.050    1008.515                          

 Recovery time                                          -0.476    1008.039                          

 Data required time                                               1008.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1008.039                          
 Data arrival time                                                  13.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.798                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.367
  Launch Clock Delay      :  8.584
  Clock Pessimism Removal :  1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 CLMA_210_145/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_210_145/Q1                   tco                   0.223       8.807 f       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.254       9.061         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [2]
 CLMS_214_149/Y2                   td                    0.381       9.442 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_4/gateop_perm/Z
                                   net (fanout=1)        0.284       9.726         u_top_sd_rw/ethernet_test/eth_udp_test/_N89488
 CLMA_214_164/Y2                   td                    0.381      10.107 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.067      10.174         u_top_sd_rw/ethernet_test/eth_udp_test/_N89512
 CLMA_214_164/Y1                   td                    0.244      10.418 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.614      11.032         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_190_156/Y1                   td                    0.224      11.256 f       u_top_sd_rw/ethernet_test/eth_udp_test/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.154      11.410         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [1]
 CLMA_190_156/Y2                   td                    0.379      11.789 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.366      12.155         u_top_sd_rw/ethernet_test/eth_udp_test/_N80383
 CLMA_190_168/Y3                   td                    0.151      12.306 f       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=8)        0.933      13.239         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 CLMA_230_185/RS                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                  13.239         Logic Levels: 6  
                                                                                   Logic: 1.983ns(42.599%), Route: 2.672ns(57.401%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452    1002.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1002.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1002.910         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1004.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1006.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895    1007.367         u_top_sd_rw/rgmii_clk
 CLMA_230_185/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.198    1008.565                          
 clock uncertainty                                      -0.050    1008.515                          

 Recovery time                                          -0.476    1008.039                          

 Data required time                                               1008.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1008.039                          
 Data arrival time                                                  13.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.800                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.584
  Launch Clock Delay      :  7.367
  Clock Pessimism Removal :  -1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452       2.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       2.910         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.069       4.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       6.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895       7.367         u_top_sd_rw/rgmii_clk
 CLMA_182_169/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_182_169/Q3                   tco                   0.182       7.549 r       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.221       7.770         u_top_sd_rw/ethernet_test/eth_udp_test/state_5
 CLMA_190_168/Y3                   td                    0.174       7.944 r       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=8)        0.486       8.430         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 DRM_234_168/RSTA[0]                                                       r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.430         Logic Levels: 1  
                                                                                   Logic: 0.356ns(33.490%), Route: 0.707ns(66.510%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 DRM_234_168/CLKA[0]                                                       r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.198       7.386                          
 clock uncertainty                                       0.000       7.386                          

 Removal time                                           -0.060       7.326                          

 Data required time                                                  7.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.326                          
 Data arrival time                                                   8.430                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.584
  Launch Clock Delay      :  7.367
  Clock Pessimism Removal :  -1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452       2.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       2.910         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.069       4.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       6.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895       7.367         u_top_sd_rw/rgmii_clk
 CLMA_182_169/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_182_169/Q3                   tco                   0.182       7.549 r       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.221       7.770         u_top_sd_rw/ethernet_test/eth_udp_test/state_5
 CLMA_190_168/Y3                   td                    0.174       7.944 r       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=8)        0.486       8.430         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 DRM_234_168/RSTB[0]                                                       r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   8.430         Logic Levels: 1  
                                                                                   Logic: 0.356ns(33.490%), Route: 0.707ns(66.510%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 DRM_234_168/CLKB[0]                                                       r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -1.198       7.386                          
 clock uncertainty                                       0.000       7.386                          

 Removal time                                           -0.063       7.323                          

 Data required time                                                  7.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.323                          
 Data arrival time                                                   8.430                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.107                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.584
  Launch Clock Delay      :  7.367
  Clock Pessimism Removal :  -1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452       2.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       2.910         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.069       4.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       6.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895       7.367         u_top_sd_rw/rgmii_clk
 CLMA_182_169/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_182_169/Q3                   tco                   0.182       7.549 r       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.221       7.770         u_top_sd_rw/ethernet_test/eth_udp_test/state_5
 CLMA_190_168/Y3                   td                    0.174       7.944 r       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=8)        0.641       8.585         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 CLMA_242_172/RSCO                 td                    0.085       8.670 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.670         ntR1504          
 CLMA_242_176/RSCI                                                         r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   8.670         Logic Levels: 2  
                                                                                   Logic: 0.441ns(33.845%), Route: 0.862ns(66.155%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 CLMA_242_176/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.198       7.386                          
 clock uncertainty                                       0.000       7.386                          

 Removal time                                            0.000       7.386                          

 Data required time                                                  7.386                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.386                          
 Data arrival time                                                   8.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.284                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250       3.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358       3.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344       4.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226       4.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      1.070       5.560         nt_rstn_out      
 CLMS_274_145/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   5.560         Logic Levels: 2  
                                                                                   Logic: 0.807ns(32.659%), Route: 1.664ns(67.341%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463     101.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_4      
 CLMS_274_145/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.177     103.059                          
 clock uncertainty                                      -0.150     102.909                          

 Recovery time                                          -0.476     102.433                          

 Data required time                                                102.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.433                          
 Data arrival time                                                   5.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.873                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.869       4.275         nt_rstn_out      
 CLMS_274_145/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   4.275         Logic Levels: 1  
                                                                                   Logic: 0.459ns(32.950%), Route: 0.934ns(67.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMS_274_145/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.177       2.912                          
 clock uncertainty                                       0.000       2.912                          

 Removal time                                           -0.187       2.725                          

 Data required time                                                  2.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.725                          
 Data arrival time                                                   4.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.550                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.695
  Launch Clock Delay      :  7.235
  Clock Pessimism Removal :  0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708       4.736         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.004 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.004         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.004 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.310         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.310 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.235         ntclkbufg_3      
 CLMS_134_129/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMS_134_129/Q0                   tco                   0.221       7.456 f       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       2.086       9.542         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_82_336/RSTA[0]                                                        f       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.542         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.580%), Route: 2.086ns(90.420%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335      28.007         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.207 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.207         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.207 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.490         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.490 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.005      30.495         ntclkbufg_3      
 DRM_82_336/CLKA[0]                                                        r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.620      31.115                          
 clock uncertainty                                      -0.050      31.065                          

 Recovery time                                          -0.042      31.023                          

 Data required time                                                 31.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.023                          
 Data arrival time                                                   9.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.481                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.695
  Launch Clock Delay      :  7.235
  Clock Pessimism Removal :  0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708       4.736         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.004 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.004         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.004 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.310         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.310 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.235         ntclkbufg_3      
 CLMS_134_129/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMS_134_129/Q0                   tco                   0.221       7.456 f       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       1.900       9.356         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_54_316/RSTA[0]                                                        f       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.356         Logic Levels: 0  
                                                                                   Logic: 0.221ns(10.420%), Route: 1.900ns(89.580%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335      28.007         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.207 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.207         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.207 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.490         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.490 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.005      30.495         ntclkbufg_3      
 DRM_54_316/CLKA[0]                                                        r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.620      31.115                          
 clock uncertainty                                      -0.050      31.065                          

 Recovery time                                          -0.042      31.023                          

 Data required time                                                 31.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.023                          
 Data arrival time                                                   9.356                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.667                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  7.235
  Clock Pessimism Removal :  0.631

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708       4.736         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.004 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.004         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.004 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.310         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.310 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.235         ntclkbufg_3      
 CLMS_134_129/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMS_134_129/Q0                   tco                   0.221       7.456 f       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       1.661       9.117         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_54_232/RSTA[0]                                                        f       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.117         Logic Levels: 0  
                                                                                   Logic: 0.221ns(11.743%), Route: 1.661ns(88.257%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335      28.007         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.207 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.207         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.207 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.490         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.490 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895      30.385         ntclkbufg_3      
 DRM_54_232/CLKA[0]                                                        r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.631      31.016                          
 clock uncertainty                                      -0.050      30.966                          

 Recovery time                                          -0.042      30.924                          

 Data required time                                                 30.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.924                          
 Data arrival time                                                   9.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.807                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.235
  Launch Clock Delay      :  6.585
  Clock Pessimism Removal :  -0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335       4.207         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.407 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.407         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.407 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.690         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       5.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895       6.585         ntclkbufg_3      
 CLMS_134_129/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMS_134_129/Q0                   tco                   0.182       6.767 r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       0.309       7.076         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_142_108/RSTA[0]                                                       r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.076         Logic Levels: 0  
                                                                                   Logic: 0.182ns(37.067%), Route: 0.309ns(62.933%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708       4.736         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.004 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.004         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.004 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.310         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.310 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.235         ntclkbufg_3      
 DRM_142_108/CLKA[0]                                                       r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.620       6.615                          
 clock uncertainty                                       0.000       6.615                          

 Removal time                                           -0.022       6.593                          

 Data required time                                                  6.593                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.593                          
 Data arrival time                                                   7.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.483                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.235
  Launch Clock Delay      :  6.585
  Clock Pessimism Removal :  -0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335       4.207         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.407 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.407         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.407 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.690         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       5.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895       6.585         ntclkbufg_3      
 CLMS_134_129/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMS_134_129/Q0                   tco                   0.182       6.767 r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       0.551       7.318         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_82_108/RSTA[0]                                                        r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.318         Logic Levels: 0  
                                                                                   Logic: 0.182ns(24.829%), Route: 0.551ns(75.171%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708       4.736         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.004 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.004         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.004 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.310         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.310 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.235         ntclkbufg_3      
 DRM_82_108/CLKA[0]                                                        r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.620       6.615                          
 clock uncertainty                                       0.000       6.615                          

 Removal time                                           -0.022       6.593                          

 Data required time                                                  6.593                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.593                          
 Data arrival time                                                   7.318                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.286
  Launch Clock Delay      :  6.585
  Clock Pessimism Removal :  -0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335       4.207         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.407 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.407         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.407 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.690         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       5.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895       6.585         ntclkbufg_3      
 CLMS_134_129/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMS_134_129/Q0                   tco                   0.182       6.767 r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       0.888       7.655         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_82_44/RSTA[0]                                                         r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.655         Logic Levels: 0  
                                                                                   Logic: 0.182ns(17.009%), Route: 0.888ns(82.991%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708       4.736         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.004 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.004         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.004 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.310         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.310 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.976       7.286         ntclkbufg_3      
 DRM_82_44/CLKA[0]                                                         r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.620       6.666                          
 clock uncertainty                                       0.000       6.666                          

 Removal time                                           -0.022       6.644                          

 Data required time                                                  6.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.644                          
 Data arrival time                                                   7.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.011                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    2.873  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  3.868
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      12.832 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.832         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      12.928 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.915      14.843         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.843 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.768         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.221      15.989 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       0.577      16.566         vs_in_test2      
 CLMA_138_81/Y0                    td                    0.264      16.830 f       N121/gateop_perm/Z
                                   net (fanout=74)       0.759      17.589         N121             
 CLMA_182_88/RSCO                  td                    0.113      17.702 f       scaler_4/ram_fifo_ctrl_inst/cnt_col[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.702         ntR163           
 CLMA_182_92/RSCO                  td                    0.113      17.815 f       scaler_4/ram_fifo_ctrl_inst/cnt_col[8]/opit_0_A2Q1/RSOUT
                                   net (fanout=4)        0.000      17.815         ntR162           
 CLMA_182_96/RSCO                  td                    0.113      17.928 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000      17.928         ntR161           
 CLMA_182_100/RSCO                 td                    0.113      18.041 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=5)        0.000      18.041         ntR160           
 CLMA_182_104/RSCO                 td                    0.113      18.154 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=4)        0.000      18.154         ntR159           
 CLMA_182_108/RSCO                 td                    0.113      18.267 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RSOUT
                                   net (fanout=5)        0.000      18.267         ntR158           
 CLMA_182_112/RSCO                 td                    0.113      18.380 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=3)        0.000      18.380         ntR157           
 CLMA_182_116/RSCI                                                         f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/RS

 Data arrival time                                                  18.380         Logic Levels: 8  
                                                                                   Logic: 1.276ns(48.851%), Route: 1.336ns(51.149%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335      28.007         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.207 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.207         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.207 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.490         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.490 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895      30.385         ntclkbufg_3      
 CLMA_182_116/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                         0.156      30.541                          
 clock uncertainty                                      -0.050      30.491                          

 Recovery time                                           0.000      30.491                          

 Data required time                                                 30.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.491                          
 Data arrival time                                                  18.380                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.111                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    2.873  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  3.868
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      12.832 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.832         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      12.928 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.915      14.843         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.843 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.768         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.221      15.989 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       0.577      16.566         vs_in_test2      
 CLMA_138_81/Y0                    td                    0.264      16.830 f       N121/gateop_perm/Z
                                   net (fanout=74)       0.759      17.589         N121             
 CLMA_182_88/RSCO                  td                    0.113      17.702 f       scaler_4/ram_fifo_ctrl_inst/cnt_col[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.702         ntR163           
 CLMA_182_92/RSCO                  td                    0.113      17.815 f       scaler_4/ram_fifo_ctrl_inst/cnt_col[8]/opit_0_A2Q1/RSOUT
                                   net (fanout=4)        0.000      17.815         ntR162           
 CLMA_182_96/RSCO                  td                    0.113      17.928 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000      17.928         ntR161           
 CLMA_182_100/RSCO                 td                    0.113      18.041 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=5)        0.000      18.041         ntR160           
 CLMA_182_104/RSCO                 td                    0.113      18.154 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=4)        0.000      18.154         ntR159           
 CLMA_182_108/RSCO                 td                    0.113      18.267 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RSOUT
                                   net (fanout=5)        0.000      18.267         ntR158           
 CLMA_182_112/RSCO                 td                    0.113      18.380 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=3)        0.000      18.380         ntR157           
 CLMA_182_116/RSCI                                                         f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS

 Data arrival time                                                  18.380         Logic Levels: 8  
                                                                                   Logic: 1.276ns(48.851%), Route: 1.336ns(51.149%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335      28.007         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.207 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.207         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.207 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.490         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.490 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895      30.385         ntclkbufg_3      
 CLMA_182_116/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/CLK
 clock pessimism                                         0.156      30.541                          
 clock uncertainty                                      -0.050      30.491                          

 Recovery time                                           0.000      30.491                          

 Data required time                                                 30.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.491                          
 Data arrival time                                                  18.380                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.111                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    2.873  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  3.868
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      12.832 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.832         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      12.928 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.915      14.843         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.843 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.768         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.221      15.989 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       0.577      16.566         vs_in_test2      
 CLMA_138_81/Y0                    td                    0.264      16.830 f       N121/gateop_perm/Z
                                   net (fanout=74)       0.759      17.589         N121             
 CLMA_182_88/RSCO                  td                    0.113      17.702 f       scaler_4/ram_fifo_ctrl_inst/cnt_col[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.702         ntR163           
 CLMA_182_92/RSCO                  td                    0.113      17.815 f       scaler_4/ram_fifo_ctrl_inst/cnt_col[8]/opit_0_A2Q1/RSOUT
                                   net (fanout=4)        0.000      17.815         ntR162           
 CLMA_182_96/RSCO                  td                    0.113      17.928 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000      17.928         ntR161           
 CLMA_182_100/RSCO                 td                    0.113      18.041 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=5)        0.000      18.041         ntR160           
 CLMA_182_104/RSCO                 td                    0.113      18.154 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=4)        0.000      18.154         ntR159           
 CLMA_182_108/RSCO                 td                    0.113      18.267 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RSOUT
                                   net (fanout=5)        0.000      18.267         ntR158           
 CLMA_182_112/RSCO                 td                    0.113      18.380 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=3)        0.000      18.380         ntR157           
 CLMA_182_116/RSCI                                                         f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RS

 Data arrival time                                                  18.380         Logic Levels: 8  
                                                                                   Logic: 1.276ns(48.851%), Route: 1.336ns(51.149%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335      28.007         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.207 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.207         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.207 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.490         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.490 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895      30.385         ntclkbufg_3      
 CLMA_182_116/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/CLK
 clock pessimism                                         0.156      30.541                          
 clock uncertainty                                      -0.050      30.491                          

 Recovery time                                           0.000      30.491                          

 Data required time                                                 30.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.491                          
 Data arrival time                                                  18.380                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.111                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.235
  Launch Clock Delay      :  3.512
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745      26.417         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      26.417 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      27.312         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.182      27.494 r       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       0.441      27.935         vs_in_test2      
 CLMA_138_81/Y0                    td                    0.187      28.122 f       N121/gateop_perm/Z
                                   net (fanout=74)       0.320      28.442         N121             
 DRM_142_88/RSTB[0]                                                        f       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  28.442         Logic Levels: 1  
                                                                                   Logic: 0.369ns(32.655%), Route: 0.761ns(67.345%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      24.732 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.732         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      24.828 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708      28.536         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      28.804 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.804         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.804 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      30.110         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      30.110 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925      31.035         ntclkbufg_3      
 DRM_142_88/CLKB[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.156      30.879                          
 clock uncertainty                                       0.050      30.929                          

 Removal time                                           -0.018      30.911                          

 Data required time                                                 30.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.911                          
 Data arrival time                                                  28.442                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.469                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.235
  Launch Clock Delay      :  3.512
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745      26.417         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      26.417 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      27.312         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.182      27.494 r       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       0.441      27.935         vs_in_test2      
 CLMA_138_81/Y0                    td                    0.184      28.119 r       N121/gateop_perm/Z
                                   net (fanout=74)       0.301      28.420         N121             
 DRM_142_88/RSTA[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  28.420         Logic Levels: 1  
                                                                                   Logic: 0.366ns(33.032%), Route: 0.742ns(66.968%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      24.732 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.732         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      24.828 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708      28.536         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      28.804 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.804         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.804 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      30.110         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      30.110 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925      31.035         ntclkbufg_3      
 DRM_142_88/CLKA[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.156      30.879                          
 clock uncertainty                                       0.050      30.929                          

 Removal time                                           -0.060      30.869                          

 Data required time                                                 30.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.869                          
 Data arrival time                                                  28.420                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.449                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scaler_4/u_calculator/col_cnt[6]/opit_0_A2Q21/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.235
  Launch Clock Delay      :  3.512
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745      26.417         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      26.417 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      27.312         ntclkbufg_7      
 CLMA_146_44/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_146_44/Q0                    tco                   0.182      27.494 r       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=53)       0.441      27.935         vs_in_test2      
 CLMA_138_81/Y0                    td                    0.184      28.119 r       N121/gateop_perm/Z
                                   net (fanout=74)       0.362      28.481         N121             
 CLMS_118_77/RSCO                  td                    0.085      28.566 r       scaler_4/u_calculator/col_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      28.566         ntR194           
 CLMS_118_81/RSCI                                                          r       scaler_4/u_calculator/col_cnt[6]/opit_0_A2Q21/RS

 Data arrival time                                                  28.566         Logic Levels: 2  
                                                                                   Logic: 0.451ns(35.965%), Route: 0.803ns(64.035%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      24.732 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.732         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      24.828 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708      28.536         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      28.804 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.804         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.804 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      30.110         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      30.110 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925      31.035         ntclkbufg_3      
 CLMS_118_81/CLK                                                           r       scaler_4/u_calculator/col_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.156      30.879                          
 clock uncertainty                                       0.050      30.929                          

 Removal time                                            0.000      30.929                          

 Data required time                                                 30.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.929                          
 Data arrival time                                                  28.566                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.363                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250   11403.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358   11403.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344   11404.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226   11404.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.959   11405.449         nt_rstn_out      
 CLMA_138_81/Y0                    td                    0.150   11405.599 f       N121/gateop_perm/Z
                                   net (fanout=74)       0.759   11406.358         N121             
 CLMA_182_88/RSCO                  td                    0.113   11406.471 f       scaler_4/ram_fifo_ctrl_inst/cnt_col[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000   11406.471         ntR163           
 CLMA_182_92/RSCO                  td                    0.113   11406.584 f       scaler_4/ram_fifo_ctrl_inst/cnt_col[8]/opit_0_A2Q1/RSOUT
                                   net (fanout=4)        0.000   11406.584         ntR162           
 CLMA_182_96/RSCO                  td                    0.113   11406.697 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000   11406.697         ntR161           
 CLMA_182_100/RSCO                 td                    0.113   11406.810 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=5)        0.000   11406.810         ntR160           
 CLMA_182_104/RSCO                 td                    0.113   11406.923 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=4)        0.000   11406.923         ntR159           
 CLMA_182_108/RSCO                 td                    0.113   11407.036 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RSOUT
                                   net (fanout=5)        0.000   11407.036         ntR158           
 CLMA_182_112/RSCO                 td                    0.113   11407.149 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=3)        0.000   11407.149         ntR157           
 CLMA_182_116/RSCI                                                         f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/RS

 Data arrival time                                               11407.149         Logic Levels: 10 
                                                                                   Logic: 1.748ns(43.054%), Route: 2.312ns(56.946%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735   11401.006 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.006         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066   11401.072 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335   11404.407         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200   11404.607 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11404.607         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11404.607 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283   11405.890         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11405.890 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895   11406.785         ntclkbufg_3      
 CLMA_182_116/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                         0.000   11406.785                          
 clock uncertainty                                      -0.050   11406.735                          

 Recovery time                                           0.000   11406.735                          

 Data required time                                              11406.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11406.735                          
 Data arrival time                                               11407.149                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.414                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250   11403.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358   11403.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344   11404.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226   11404.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.959   11405.449         nt_rstn_out      
 CLMA_138_81/Y0                    td                    0.150   11405.599 f       N121/gateop_perm/Z
                                   net (fanout=74)       0.759   11406.358         N121             
 CLMA_182_88/RSCO                  td                    0.113   11406.471 f       scaler_4/ram_fifo_ctrl_inst/cnt_col[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000   11406.471         ntR163           
 CLMA_182_92/RSCO                  td                    0.113   11406.584 f       scaler_4/ram_fifo_ctrl_inst/cnt_col[8]/opit_0_A2Q1/RSOUT
                                   net (fanout=4)        0.000   11406.584         ntR162           
 CLMA_182_96/RSCO                  td                    0.113   11406.697 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000   11406.697         ntR161           
 CLMA_182_100/RSCO                 td                    0.113   11406.810 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=5)        0.000   11406.810         ntR160           
 CLMA_182_104/RSCO                 td                    0.113   11406.923 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=4)        0.000   11406.923         ntR159           
 CLMA_182_108/RSCO                 td                    0.113   11407.036 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RSOUT
                                   net (fanout=5)        0.000   11407.036         ntR158           
 CLMA_182_112/RSCO                 td                    0.113   11407.149 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=3)        0.000   11407.149         ntR157           
 CLMA_182_116/RSCI                                                         f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS

 Data arrival time                                               11407.149         Logic Levels: 10 
                                                                                   Logic: 1.748ns(43.054%), Route: 2.312ns(56.946%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735   11401.006 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.006         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066   11401.072 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335   11404.407         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200   11404.607 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11404.607         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11404.607 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283   11405.890         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11405.890 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895   11406.785         ntclkbufg_3      
 CLMA_182_116/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/CLK
 clock pessimism                                         0.000   11406.785                          
 clock uncertainty                                      -0.050   11406.735                          

 Recovery time                                           0.000   11406.735                          

 Data required time                                              11406.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11406.735                          
 Data arrival time                                               11407.149                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.414                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250   11403.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358   11403.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344   11404.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226   11404.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.959   11405.449         nt_rstn_out      
 CLMA_138_81/Y0                    td                    0.150   11405.599 f       N121/gateop_perm/Z
                                   net (fanout=74)       0.759   11406.358         N121             
 CLMA_182_88/RSCO                  td                    0.113   11406.471 f       scaler_4/ram_fifo_ctrl_inst/cnt_col[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000   11406.471         ntR163           
 CLMA_182_92/RSCO                  td                    0.113   11406.584 f       scaler_4/ram_fifo_ctrl_inst/cnt_col[8]/opit_0_A2Q1/RSOUT
                                   net (fanout=4)        0.000   11406.584         ntR162           
 CLMA_182_96/RSCO                  td                    0.113   11406.697 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000   11406.697         ntR161           
 CLMA_182_100/RSCO                 td                    0.113   11406.810 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=5)        0.000   11406.810         ntR160           
 CLMA_182_104/RSCO                 td                    0.113   11406.923 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=4)        0.000   11406.923         ntR159           
 CLMA_182_108/RSCO                 td                    0.113   11407.036 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RSOUT
                                   net (fanout=5)        0.000   11407.036         ntR158           
 CLMA_182_112/RSCO                 td                    0.113   11407.149 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=3)        0.000   11407.149         ntR157           
 CLMA_182_116/RSCI                                                         f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RS

 Data arrival time                                               11407.149         Logic Levels: 10 
                                                                                   Logic: 1.748ns(43.054%), Route: 2.312ns(56.946%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735   11401.006 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.006         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066   11401.072 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.335   11404.407         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200   11404.607 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11404.607         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11404.607 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283   11405.890         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11405.890 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895   11406.785         ntclkbufg_3      
 CLMA_182_116/CLK                                                          r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/CLK
 clock pessimism                                         0.000   11406.785                          
 clock uncertainty                                      -0.050   11406.735                          

 Recovery time                                           0.000   11406.735                          

 Data required time                                              11406.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11406.735                          
 Data arrival time                                               11407.149                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.414                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    4.353  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.235
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.739       4.145         nt_rstn_out      
 CLMA_138_81/Y0                    td                    0.125       4.270 f       N121/gateop_perm/Z
                                   net (fanout=74)       0.320       4.590         N121             
 DRM_142_88/RSTB[0]                                                        f       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.590         Logic Levels: 2  
                                                                                   Logic: 0.584ns(34.192%), Route: 1.124ns(65.808%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708       4.736         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.004 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.004         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.004 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.310         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.310 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.235         ntclkbufg_3      
 DRM_142_88/CLKB[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       7.235                          
 clock uncertainty                                       0.050       7.285                          

 Removal time                                           -0.018       7.267                          

 Data required time                                                  7.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.267                          
 Data arrival time                                                   4.590                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.677                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    4.353  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.235
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.739       4.145         nt_rstn_out      
 CLMA_138_81/Y0                    td                    0.125       4.270 f       N121/gateop_perm/Z
                                   net (fanout=74)       0.320       4.590         N121             
 DRM_142_88/RSTA[0]                                                        f       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   4.590         Logic Levels: 2  
                                                                                   Logic: 0.584ns(34.192%), Route: 1.124ns(65.808%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708       4.736         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.004 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.004         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.004 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.310         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.310 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.235         ntclkbufg_3      
 DRM_142_88/CLKA[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000       7.235                          
 clock uncertainty                                       0.050       7.285                          

 Removal time                                           -0.038       7.247                          

 Data required time                                                  7.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.247                          
 Data arrival time                                                   4.590                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.657                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scaler_4/u_calculator/col_cnt[6]/opit_0_A2Q21/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    4.353  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.235
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.739       4.145         nt_rstn_out      
 CLMA_138_81/Y0                    td                    0.130       4.275 r       N121/gateop_perm/Z
                                   net (fanout=74)       0.362       4.637         N121             
 CLMS_118_77/RSCO                  td                    0.085       4.722 r       scaler_4/u_calculator/col_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.722         ntR194           
 CLMS_118_81/RSCI                                                          r       scaler_4/u_calculator/col_cnt[6]/opit_0_A2Q21/RS

 Data arrival time                                                   4.722         Logic Levels: 3  
                                                                                   Logic: 0.674ns(36.630%), Route: 1.166ns(63.370%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.708       4.736         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.004 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.004         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.004 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.310         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.310 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.235         ntclkbufg_3      
 CLMS_118_81/CLK                                                           r       scaler_4/u_calculator/col_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000       7.235                          
 clock uncertainty                                       0.050       7.285                          

 Removal time                                            0.000       7.285                          

 Data required time                                                  7.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.285                          
 Data arrival time                                                   4.722                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.563                          
====================================================================================================

====================================================================================================

Startpoint  : x_scale_1[13]/opit_0/CLK
Endpoint    : scaler_1/u_calculator/col_cnt_ce_2/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N34             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMA_130_60/CLK                                                           r       x_scale_1[13]/opit_0/CLK

 CLMA_130_60/Q0                    tco                   0.223       3.923 r       x_scale_1[13]/opit_0/Q
                                   net (fanout=3)        0.365       4.288         x_scale_1[13]    
 CLMS_122_61/Y0                    td                    0.226       4.514 f       scaler_1/u_calculator/N84_mux3_1_inv/gateop_perm/Z
                                   net (fanout=10)       0.664       5.178         scaler_1/u_calculator/N140
                                   td                    0.368       5.546 f       scaler_1/u_calculator/N38_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.546         scaler_1/u_calculator/N38_1.co [6]
 CLMA_126_69/COUT                  td                    0.044       5.590 r       scaler_1/u_calculator/N38_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.590         scaler_1/u_calculator/N38_1.co [8]
 CLMA_126_73/Y1                    td                    0.383       5.973 r       scaler_1/u_calculator/N38_1.fsub_9/gateop_A2/Y1
                                   net (fanout=3)        0.352       6.325         scaler_1/u_calculator/N39 [10]
 CLMS_130_81/Y3                    td                    0.151       6.476 f       scaler_1/u_calculator/N209_inv/gateop_perm/Z
                                   net (fanout=2)        0.540       7.016         scaler_1/u_calculator/N209
 CLMA_126_73/RS                                                            f       scaler_1/u_calculator/col_cnt_ce_2/opit_0/RS

 Data arrival time                                                   7.016         Logic Levels: 4  
                                                                                   Logic: 1.395ns(42.069%), Route: 1.921ns(57.931%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N34             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 CLMA_126_73/CLK                                                           r       scaler_1/u_calculator/col_cnt_ce_2/opit_0/CLK
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.050      27.431                          

 Recovery time                                          -0.476      26.955                          

 Data required time                                                 26.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.955                          
 Data arrival time                                                   7.016                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.939                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_1[12]/opit_0/CLK
Endpoint    : scaler_1/u_calculator/dst_row_ce_8/opit_0_A2Q0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N34             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMA_110_105/CLK                                                          r       y_scale_1[12]/opit_0/CLK

 CLMA_110_105/Y2                   tco                   0.289       3.989 r       y_scale_1[12]/opit_0/Q
                                   net (fanout=18)       0.275       4.264         y_scale_1[12]    
 CLMA_114_88/Y0                    td                    0.378       4.642 f       scaler_1/u_calculator/N147_inv/gateop_perm/Z
                                   net (fanout=10)       0.608       5.250         scaler_1/u_calculator/N147
                                   td                    0.368       5.618 f       scaler_1/u_calculator/N56_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.618         scaler_1/u_calculator/N56_1.co [6]
 CLMS_114_89/Y3                    td                    0.365       5.983 f       scaler_1/u_calculator/N56_1.fsub_7/gateop_A2/Y1
                                   net (fanout=3)        0.353       6.336         scaler_1/u_calculator/N57 [8]
 CLMA_110_97/Y2                    td                    0.150       6.486 f       scaler_1/u_calculator/N247_inv/gateop_perm/Z
                                   net (fanout=2)        0.372       6.858         scaler_1/u_calculator/N247
 CLMA_110_89/RS                                                            f       scaler_1/u_calculator/dst_row_ce_8/opit_0_A2Q0/RS

 Data arrival time                                                   6.858         Logic Levels: 3  
                                                                                   Logic: 1.550ns(49.082%), Route: 1.608ns(50.918%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N34             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 CLMA_110_89/CLK                                                           r       scaler_1/u_calculator/dst_row_ce_8/opit_0_A2Q0/CLK
 clock pessimism                                         0.256      27.485                          
 clock uncertainty                                      -0.050      27.435                          

 Recovery time                                          -0.476      26.959                          

 Data required time                                                 26.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.959                          
 Data arrival time                                                   6.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.101                          
====================================================================================================

====================================================================================================

Startpoint  : x_scale_1[13]/opit_0/CLK
Endpoint    : scaler_1/u_calculator/col_cnt_sel_2/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N34             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMA_130_60/CLK                                                           r       x_scale_1[13]/opit_0/CLK

 CLMA_130_60/Q0                    tco                   0.223       3.923 r       x_scale_1[13]/opit_0/Q
                                   net (fanout=3)        0.365       4.288         x_scale_1[13]    
 CLMS_122_61/Y0                    td                    0.226       4.514 f       scaler_1/u_calculator/N84_mux3_1_inv/gateop_perm/Z
                                   net (fanout=10)       0.664       5.178         scaler_1/u_calculator/N140
                                   td                    0.368       5.546 f       scaler_1/u_calculator/N38_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.546         scaler_1/u_calculator/N38_1.co [6]
 CLMA_126_69/COUT                  td                    0.044       5.590 r       scaler_1/u_calculator/N38_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.590         scaler_1/u_calculator/N38_1.co [8]
 CLMA_126_73/Y1                    td                    0.366       5.956 f       scaler_1/u_calculator/N38_1.fsub_9/gateop_A2/Y1
                                   net (fanout=3)        0.282       6.238         scaler_1/u_calculator/N39 [10]
 CLMS_130_81/Y2                    td                    0.227       6.465 f       scaler_1/u_calculator/N210/gateop_perm/Z
                                   net (fanout=2)        0.339       6.804         scaler_1/u_calculator/N210
 CLMS_130_73/RS                                                            f       scaler_1/u_calculator/col_cnt_sel_2/opit_0/RS

 Data arrival time                                                   6.804         Logic Levels: 4  
                                                                                   Logic: 1.454ns(46.843%), Route: 1.650ns(53.157%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N34             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 CLMS_130_73/CLK                                                           r       scaler_1/u_calculator/col_cnt_sel_2/opit_0/CLK
 clock pessimism                                         0.256      27.485                          
 clock uncertainty                                      -0.050      27.435                          

 Recovery time                                          -0.476      26.959                          

 Data required time                                                 26.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.959                          
 Data arrival time                                                   6.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.155                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N34             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895       3.429         ntclkbufg_2      
 CLMA_134_136/CLK                                                          r       frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/CLK

 CLMA_134_136/Q1                   tco                   0.184       3.613 r       frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       0.383       3.996         frame_buf/wr_buf_1/ddr_rstn_2d
 DRM_142_168/RSTA[0]                                                       r       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   3.996         Logic Levels: 0  
                                                                                   Logic: 0.184ns(32.451%), Route: 0.383ns(67.549%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N34             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 DRM_142_168/CLKA[0]                                                       r       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Removal time                                           -0.022       3.426                          

 Data required time                                                  3.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.426                          
 Data arrival time                                                   3.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.570                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N34             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895       3.429         ntclkbufg_2      
 CLMA_134_136/CLK                                                          r       frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/CLK

 CLMA_134_136/Q1                   tco                   0.184       3.613 r       frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       0.742       4.355         frame_buf/wr_buf_1/ddr_rstn_2d
 DRM_54_128/RSTA[0]                                                        r       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.355         Logic Levels: 0  
                                                                                   Logic: 0.184ns(19.870%), Route: 0.742ns(80.130%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N34             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 DRM_54_128/CLKA[0]                                                        r       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Removal time                                           -0.022       3.426                          

 Data required time                                                  3.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.426                          
 Data arrival time                                                   4.355                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.929                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_1[0]/opit_0/CLK
Endpoint    : scaler_1/u_calculator/dst_row_sel/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N34             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895       3.429         ntclkbufg_2      
 CLMS_122_97/CLK                                                           r       TARGET_V_NUM_1[0]/opit_0/CLK

 CLMS_122_97/Q1                    tco                   0.184       3.613 r       TARGET_V_NUM_1[0]/opit_0/Q
                                   net (fanout=11)       0.342       3.955         TARGET_V_NUM_1[0]
 CLMA_110_88/Y2                    td                    0.125       4.080 f       scaler_1/u_calculator/N224/gateop_perm/Z
                                   net (fanout=2)        0.138       4.218         scaler_1/u_calculator/N224
 CLMA_114_88/RS                                                            f       scaler_1/u_calculator/dst_row_sel/opit_0/RS

 Data arrival time                                                   4.218         Logic Levels: 1  
                                                                                   Logic: 0.309ns(39.163%), Route: 0.480ns(60.837%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N34             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMA_114_88/CLK                                                           r       scaler_1/u_calculator/dst_row_sel/opit_0/CLK
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Removal time                                           -0.181       3.267                          

 Data required time                                                  3.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.267                          
 Data arrival time                                                   4.218                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.951                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250   11403.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358   11403.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344   11404.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226   11404.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.592   11405.082         nt_rstn_out      
 CLMA_174_80/Y0                    td                    0.264   11405.346 f       N53/gateop_perm/Z
                                   net (fanout=92)       0.919   11406.265         N53              
 APM_106_52/RST_X                                                          f       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X

 Data arrival time                                               11406.265         Logic Levels: 3  
                                                                                   Logic: 1.071ns(33.722%), Route: 2.105ns(66.278%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735   11401.011 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.011         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038   11401.049 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559   11401.608         _N34             
 IOCKGATE_86_20/OUT                td                    0.200   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11401.808         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926   11402.734         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11402.734 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895   11403.629         ntclkbufg_2      
 APM_106_52/CLK                                                            r       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.000   11403.629                          
 clock uncertainty                                      -0.050   11403.579                          

 Recovery time                                          -0.924   11402.655                          

 Data required time                                              11402.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11402.655                          
 Data arrival time                                               11406.265                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.610                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Y
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250   11403.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358   11403.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344   11404.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226   11404.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.592   11405.082         nt_rstn_out      
 CLMA_174_80/Y0                    td                    0.264   11405.346 f       N53/gateop_perm/Z
                                   net (fanout=92)       0.919   11406.265         N53              
 APM_106_52/RST_Y                                                          f       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Y

 Data arrival time                                               11406.265         Logic Levels: 3  
                                                                                   Logic: 1.071ns(33.722%), Route: 2.105ns(66.278%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735   11401.011 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.011         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038   11401.049 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559   11401.608         _N34             
 IOCKGATE_86_20/OUT                td                    0.200   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11401.808         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926   11402.734         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11402.734 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895   11403.629         ntclkbufg_2      
 APM_106_52/CLK                                                            r       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.000   11403.629                          
 clock uncertainty                                      -0.050   11403.579                          

 Recovery time                                          -0.858   11402.721                          

 Data required time                                              11402.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11402.721                          
 Data arrival time                                               11406.265                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.544                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Z
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_194_101/CLK                                                          r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_194_101/Q1                   tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.250   11403.562         rstn_1ms[10]     
 CLMA_194_96/Y3                    td                    0.358   11403.920 f       N511_11/gateop_perm/Z
                                   net (fanout=2)        0.344   11404.264         _N86406          
 CLMS_198_105/Y0                   td                    0.226   11404.490 f       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.592   11405.082         nt_rstn_out      
 CLMA_174_80/Y0                    td                    0.264   11405.346 f       N53/gateop_perm/Z
                                   net (fanout=92)       0.919   11406.265         N53              
 APM_106_52/RST_Z                                                          f       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Z

 Data arrival time                                               11406.265         Logic Levels: 3  
                                                                                   Logic: 1.071ns(33.722%), Route: 2.105ns(66.278%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735   11401.011 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.011         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038   11401.049 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559   11401.608         _N34             
 IOCKGATE_86_20/OUT                td                    0.200   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11401.808         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926   11402.734         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11402.734 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895   11403.629         ntclkbufg_2      
 APM_106_52/CLK                                                            r       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.000   11403.629                          
 clock uncertainty                                      -0.050   11403.579                          

 Recovery time                                          -0.775   11402.804                          

 Data required time                                              11402.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11402.804                          
 Data arrival time                                               11406.265                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.461                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.818  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.478       3.884         nt_rstn_out      
 CLMA_174_80/Y0                    td                    0.187       4.071 f       N53/gateop_perm/Z
                                   net (fanout=92)       0.130       4.201         N53              
 CLMS_174_81/RS                                                            f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.201         Logic Levels: 2  
                                                                                   Logic: 0.646ns(48.976%), Route: 0.673ns(51.024%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N34             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMS_174_81/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.700                          
 clock uncertainty                                       0.050       3.750                          

 Removal time                                           -0.181       3.569                          

 Data required time                                                  3.569                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.569                          
 Data arrival time                                                   4.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.632                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.818  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.478       3.884         nt_rstn_out      
 CLMA_174_80/Y0                    td                    0.187       4.071 f       N53/gateop_perm/Z
                                   net (fanout=92)       0.130       4.201         N53              
 CLMS_174_81/RS                                                            f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.201         Logic Levels: 2  
                                                                                   Logic: 0.646ns(48.976%), Route: 0.673ns(51.024%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N34             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMS_174_81/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.700                          
 clock uncertainty                                       0.050       3.750                          

 Removal time                                           -0.181       3.569                          

 Data required time                                                  3.569                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.569                          
 Data arrival time                                                   4.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.632                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scaler_1/ram_fifo_ctrl_inst/wr_req_d0/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.818  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMS_198_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_105/Q2                   tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.127         rstn_1ms[0]      
 CLMS_198_105/Y0                   td                    0.279       3.406 r       N511_15/gateop_perm/Z
                                   net (fanout=291)      0.478       3.884         nt_rstn_out      
 CLMA_174_80/Y0                    td                    0.187       4.071 f       N53/gateop_perm/Z
                                   net (fanout=92)       0.130       4.201         N53              
 CLMS_174_81/RS                                                            f       scaler_1/ram_fifo_ctrl_inst/wr_req_d0/opit_0/RS

 Data arrival time                                                   4.201         Logic Levels: 2  
                                                                                   Logic: 0.646ns(48.976%), Route: 0.673ns(51.024%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N34             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMS_174_81/CLK                                                           r       scaler_1/ram_fifo_ctrl_inst/wr_req_d0/opit_0/CLK
 clock pessimism                                         0.000       3.700                          
 clock uncertainty                                       0.050       3.750                          

 Removal time                                           -0.181       3.569                          

 Data required time                                                  3.569                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.569                          
 Data arrival time                                                   4.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.632                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      12.837 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.837         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      12.895 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455      14.350         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      14.350 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.275         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.221      15.496 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       0.861      16.357         vs_in_test       
 CLMA_174_80/Y0                    td                    0.150      16.507 f       N53/gateop_perm/Z
                                   net (fanout=92)       0.919      17.426         N53              
 APM_106_52/RST_X                                                          f       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X

 Data arrival time                                                  17.426         Logic Levels: 1  
                                                                                   Logic: 0.371ns(17.248%), Route: 1.780ns(82.752%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N34             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 APM_106_52/CLK                                                            r       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.154      27.383                          
 clock uncertainty                                      -0.050      27.333                          

 Recovery time                                          -0.924      26.409                          

 Data required time                                                 26.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.409                          
 Data arrival time                                                  17.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.983                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Y
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      12.837 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.837         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      12.895 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455      14.350         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      14.350 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.275         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.221      15.496 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       0.861      16.357         vs_in_test       
 CLMA_174_80/Y0                    td                    0.150      16.507 f       N53/gateop_perm/Z
                                   net (fanout=92)       0.919      17.426         N53              
 APM_106_52/RST_Y                                                          f       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Y

 Data arrival time                                                  17.426         Logic Levels: 1  
                                                                                   Logic: 0.371ns(17.248%), Route: 1.780ns(82.752%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N34             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 APM_106_52/CLK                                                            r       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.154      27.383                          
 clock uncertainty                                      -0.050      27.333                          

 Recovery time                                          -0.858      26.475                          

 Data required time                                                 26.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.475                          
 Data arrival time                                                  17.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.049                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Z
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      12.837 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.837         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      12.895 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455      14.350         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      14.350 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.275         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.221      15.496 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       0.861      16.357         vs_in_test       
 CLMA_174_80/Y0                    td                    0.150      16.507 f       N53/gateop_perm/Z
                                   net (fanout=92)       0.919      17.426         N53              
 APM_106_52/RST_Z                                                          f       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Z

 Data arrival time                                                  17.426         Logic Levels: 1  
                                                                                   Logic: 0.371ns(17.248%), Route: 1.780ns(82.752%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N34             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 APM_106_52/CLK                                                            r       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.154      27.383                          
 clock uncertainty                                      -0.050      27.333                          

 Recovery time                                          -0.775      26.558                          

 Data required time                                                 26.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.558                          
 Data arrival time                                                  17.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.132                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      26.077         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      26.077 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      26.972         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.182      27.154 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       0.627      27.781         vs_in_test       
 CLMA_174_80/Y0                    td                    0.125      27.906 f       N53/gateop_perm/Z
                                   net (fanout=92)       0.130      28.036         N53              
 CLMS_174_81/RS                                                            f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                  28.036         Logic Levels: 1  
                                                                                   Logic: 0.307ns(28.853%), Route: 0.757ns(71.147%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      24.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      24.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569      25.364         _N34             
 IOCKGATE_86_20/OUT                td                    0.268      25.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943      26.575         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.575 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925      27.500         ntclkbufg_2      
 CLMS_174_81/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.154      27.346                          
 clock uncertainty                                       0.050      27.396                          

 Removal time                                           -0.181      27.215                          

 Data required time                                                 27.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.215                          
 Data arrival time                                                  28.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.821                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      26.077         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      26.077 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      26.972         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.182      27.154 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       0.627      27.781         vs_in_test       
 CLMA_174_80/Y0                    td                    0.125      27.906 f       N53/gateop_perm/Z
                                   net (fanout=92)       0.130      28.036         N53              
 CLMS_174_81/RS                                                            f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                  28.036         Logic Levels: 1  
                                                                                   Logic: 0.307ns(28.853%), Route: 0.757ns(71.147%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      24.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      24.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569      25.364         _N34             
 IOCKGATE_86_20/OUT                td                    0.268      25.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943      26.575         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.575 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925      27.500         ntclkbufg_2      
 CLMS_174_81/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.154      27.346                          
 clock uncertainty                                       0.050      27.396                          

 Removal time                                           -0.181      27.215                          

 Data required time                                                 27.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.215                          
 Data arrival time                                                  28.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.821                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scaler_1/ram_fifo_ctrl_inst/wr_req_d0/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      26.077         _N34             
 USCM_84_113/CLK_USCM              td                    0.000      26.077 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      26.972         ntclkbufg_8      
 CLMA_166_16/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMA_166_16/Q0                    tco                   0.182      27.154 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=84)       0.627      27.781         vs_in_test       
 CLMA_174_80/Y0                    td                    0.125      27.906 f       N53/gateop_perm/Z
                                   net (fanout=92)       0.130      28.036         N53              
 CLMS_174_81/RS                                                            f       scaler_1/ram_fifo_ctrl_inst/wr_req_d0/opit_0/RS

 Data arrival time                                                  28.036         Logic Levels: 1  
                                                                                   Logic: 0.307ns(28.853%), Route: 0.757ns(71.147%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      24.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      24.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569      25.364         _N34             
 IOCKGATE_86_20/OUT                td                    0.268      25.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943      26.575         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.575 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925      27.500         ntclkbufg_2      
 CLMS_174_81/CLK                                                           r       scaler_1/ram_fifo_ctrl_inst/wr_req_d0/opit_0/CLK
 clock pessimism                                        -0.154      27.346                          
 clock uncertainty                                       0.050      27.396                          

 Removal time                                           -0.181      27.215                          

 Data required time                                                 27.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.215                          
 Data arrival time                                                  28.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.821                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/CLK
Endpoint    : b_out[7] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMA_126_101/CLK                                                          r       u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/CLK

 CLMA_126_101/Q1                   tco                   0.223       6.959 f       u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.401       7.360         TARGET_V_NUM_reg[2]
                                   td                    0.365       7.725 f       N295_0.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.725         N295_0.co [2]    
 CLMS_134_117/COUT                 td                    0.044       7.769 r       N295_0.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.769         N295_0.co [4]    
 CLMS_134_121/Y1                   td                    0.366       8.135 f       N295_0.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.453       8.588         N295[6]          
 CLMS_130_117/COUT                 td                    0.250       8.838 r       N296.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.838         N296.co [6]      
                                   td                    0.044       8.882 r       N296.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.882         N296.co [10]     
 CLMS_130_121/Y2                   td                    0.202       9.084 f       N296.lt_6/gateop/Y
                                   net (fanout=1)        0.266       9.350         N296             
 CLMA_138_124/Y3                   td                    0.243       9.593 f       N306_1/gateop_perm/Z
                                   net (fanout=1)        0.067       9.660         _N65460          
 CLMA_138_125/Y2                   td                    0.381      10.041 f       N306_0/gateop_perm/Z
                                   net (fanout=24)       1.444      11.485         N306             
 CLMS_214_221/Y0                   td                    0.378      11.863 f       N311_9[23]/gateop_perm/Z
                                   net (fanout=1)        1.510      13.373         nt_b_out[7]      
 IOL_327_138/DO                    td                    0.106      13.479 f       b_out_obuf[7]/opit_1/O
                                   net (fanout=1)        0.000      13.479         b_out_obuf[7]/ntO
 IOBS_LR_328_137/PAD               td                    3.150      16.629 f       b_out_obuf[7]/opit_0/O
                                   net (fanout=1)        0.060      16.689         b_out[7]         
 P19                                                                       f       b_out[7] (port)  

 Data arrival time                                                  16.689         Logic Levels: 9  
                                                                                   Logic: 5.752ns(57.792%), Route: 4.201ns(42.208%)
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/CLK
Endpoint    : g_out[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N35             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5419)     0.925       6.736         ntclkbufg_0      
 CLMA_126_101/CLK                                                          r       u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/CLK

 CLMA_126_101/Q1                   tco                   0.223       6.959 f       u_key_config/v_num_reg[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.401       7.360         TARGET_V_NUM_reg[2]
                                   td                    0.365       7.725 f       N295_0.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.725         N295_0.co [2]    
 CLMS_134_117/COUT                 td                    0.044       7.769 r       N295_0.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.769         N295_0.co [4]    
 CLMS_134_121/Y1                   td                    0.366       8.135 f       N295_0.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.453       8.588         N295[6]          
 CLMS_130_117/COUT                 td                    0.250       8.838 r       N296.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.838         N296.co [6]      
                                   td                    0.044       8.882 r       N296.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.882         N296.co [10]     
 CLMS_130_121/Y2                   td                    0.202       9.084 f       N296.lt_6/gateop/Y
                                   net (fanout=1)        0.266       9.350         N296             
 CLMA_138_124/Y3                   td                    0.243       9.593 f       N306_1/gateop_perm/Z
                                   net (fanout=1)        0.067       9.660         _N65460          
 CLMA_138_125/Y2                   td                    0.381      10.041 f       N306_0/gateop_perm/Z
                                   net (fanout=24)       1.460      11.501         N306             
 CLMA_210_204/Y0                   td                    0.226      11.727 f       N311_9[9]/gateop_perm/Z
                                   net (fanout=1)        1.587      13.314         nt_g_out[1]      
 IOL_327_110/DO                    td                    0.106      13.420 f       g_out_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000      13.420         g_out_obuf[1]/ntO
 IOBS_LR_328_109/PAD               td                    3.150      16.570 f       g_out_obuf[1]/opit_0/O
                                   net (fanout=1)        0.094      16.664         g_out[1]         
 M17                                                                       f       g_out[1] (port)  

 Data arrival time                                                  16.664         Logic Levels: 9  
                                                                                   Logic: 5.600ns(56.406%), Route: 4.328ns(43.594%)
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : rgmii_txd[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N36             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.037       8.696         u_top_sd_rw/rgmii_clk
 IOL_323_374/CLK_SYS                                                       r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_323_374/DO                    tco                   0.422       9.118 f       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       9.118         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/ntO
 IOBD_320_376/PAD                  td                    7.323      16.441 f       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.123      16.564         nt_rgmii_txd[1]  
 D17                                                                       f       rgmii_txd[1] (port)

 Data arrival time                                                  16.564         Logic Levels: 1  
                                                                                   Logic: 7.745ns(98.437%), Route: 0.123ns(1.563%)
====================================================================================================

====================================================================================================

Startpoint  : g_in[4] (port)
Endpoint    : image_size_down_without_fifo_2/tdata[7]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AA18                                                    0.000       0.000 r       g_in[4] (port)   
                                   net (fanout=1)        0.092       0.092         g_in[4]          
 IOBD_225_0/DIN                    td                    0.735       0.827 r       g_in_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       0.827         g_in_ibuf[4]/ntD 
 IOL_227_6/RX_DATA_DD              td                    0.066       0.893 r       g_in_ibuf[4]/opit_1/OUT
                                   net (fanout=1)        0.225       1.118         nt_g_in[4]       
 CLMA_230_8/CD                                                             r       image_size_down_without_fifo_2/tdata[7]/opit_0/D

 Data arrival time                                                   1.118         Logic Levels: 2  
                                                                                   Logic: 0.801ns(71.646%), Route: 0.317ns(28.354%)
====================================================================================================

====================================================================================================

Startpoint  : b_in[7] (port)
Endpoint    : image_size_down_without_fifo_2/tdata[4]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB17                                                    0.000       0.000 r       b_in[7] (port)   
                                   net (fanout=1)        0.089       0.089         b_in[7]          
 IOBS_TB_220_0/DIN                 td                    0.735       0.824 r       b_in_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.824         b_in_ibuf[7]/ntD 
 IOL_223_5/RX_DATA_DD              td                    0.066       0.890 r       b_in_ibuf[7]/opit_1/OUT
                                   net (fanout=1)        0.238       1.128         nt_b_in[7]       
 CLMA_230_8/M0                                                             r       image_size_down_without_fifo_2/tdata[4]/opit_0/D

 Data arrival time                                                   1.128         Logic Levels: 2  
                                                                                   Logic: 0.801ns(71.011%), Route: 0.327ns(28.989%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync (port)
Endpoint    : cmos1_vsync_d0/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       cmos1_vsync (port)
                                   net (fanout=1)        0.077       0.077         cmos1_vsync      
 IOBS_TB_168_0/DIN                 td                    0.735       0.812 r       cmos1_vsync_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.812         cmos1_vsync_ibuf/ntD
 IOL_171_5/RX_DATA_DD              td                    0.066       0.878 r       cmos1_vsync_ibuf/opit_1/OUT
                                   net (fanout=1)        0.257       1.135         nt_cmos1_vsync   
 CLMA_166_16/M0                                                            r       cmos1_vsync_d0/opit_0/D

 Data arrival time                                                   1.135         Logic Levels: 2  
                                                                                   Logic: 0.801ns(70.573%), Route: 0.334ns(29.427%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_162_37/CLK         power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_162_37/CLK         power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_162_33/CLK         power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_62_149/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_62_149/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_62_145/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.840       6.750           0.910           High Pulse Width  APM_206_140/CLK         N582/gopapm/CLK
 5.840       6.750           0.910           Low Pulse Width   APM_206_140/CLK         N582/gopapm/CLK
 5.840       6.750           0.910           Low Pulse Width   APM_106_104/CLK         scaler_2/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
====================================================================================================

{coms1_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           Low Pulse Width   CLMS_170_69/CLK         cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_170_69/CLK         cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_170_69/CLK         cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
====================================================================================================

{coms2_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           Low Pulse Width   CLMS_166_93/CLK         cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_166_93/CLK         cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_166_93/CLK         cmos2_8_16bit/enble/opit_0_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.090       10.000          0.910           High Pulse Width  APM_106_164/CLK         u_top_sd_rw/u_data_gen/N37996/gopapm/CLK
 9.090       10.000          0.910           Low Pulse Width   APM_106_164/CLK         u_top_sd_rw/u_data_gen/N37996/gopapm/CLK
 9.282       10.000          0.718           Low Pulse Width   DRM_234_252/CLKA[0]     u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_102_205/CLK        u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_102_205/CLK        u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_102_205/CLK        u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/CLK
====================================================================================================

{hdmi_ddr_ov5640_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.480     500.000         1.520           Low Pulse Width   CLMS_174_165/CLK        u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_174_165/CLK        u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           Low Pulse Width   CLMS_174_161/CLK        u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           Low Pulse Width   DRM_278_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_278_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_278_128/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.504      20.000          0.496           Low Pulse Width   CLMS_222_13/CLK         coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 19.504      20.000          0.496           High Pulse Width  CLMS_222_13/CLK         coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 19.504      20.000          0.496           High Pulse Width  CLMS_222_13/CLK         coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
====================================================================================================

{coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.990      11.900          0.910           High Pulse Width  APM_106_92/CLK          scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 10.990      11.900          0.910           Low Pulse Width   APM_106_92/CLK          scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 10.990      11.900          0.910           Low Pulse Width   APM_106_68/CLK          scaler_4/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
====================================================================================================

{coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.990      11.900          0.910           High Pulse Width  APM_106_80/CLK          scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 10.990      11.900          0.910           Low Pulse Width   APM_106_80/CLK          scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 10.990      11.900          0.910           High Pulse Width  APM_106_52/CLK          scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                
+--------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/user/Desktop/end_test/full_screen/place_route/hdmi_ddr_ov5640_top_pnr.adf       
| Output     | C:/Users/user/Desktop/end_test/full_screen/report_timing/hdmi_ddr_ov5640_top_rtp.adf     
|            | C:/Users/user/Desktop/end_test/full_screen/report_timing/hdmi_ddr_ov5640_top.rtr         
|            | C:/Users/user/Desktop/end_test/full_screen/report_timing/rtr.db                          
+--------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,095 MB
Total CPU  time to report_timing completion : 0h:0m:15s
Process Total CPU  time to report_timing completion : 0h:0m:15s
Total real time to report_timing completion : 0h:0m:18s
