Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Oct 26 18:16:54 2022
| Host         : GDESK-165 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file divider_8_top_timing_summary_routed.rpt -pb divider_8_top_timing_summary_routed.pb -rpx divider_8_top_timing_summary_routed.rpx -warn_on_violation
| Design       : divider_8_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (101)
5. checking no_input_delay (19)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/DRCK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/UPDATE (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (101)
--------------------------------------------------
 There are 101 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.951        0.000                      0                  479        0.062        0.000                      0                  479        3.750        0.000                       0                   158  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             0.951        0.000                      0                  479        0.062        0.000                      0                  479        3.750        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        0.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/zero_flag_flop/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.748ns  (logic 4.031ns (46.079%)  route 4.717ns (53.921%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.759     5.361    program_rom/CLK
    RAMB18_X3Y32         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.815 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.358     9.173    processor/lower_reg_banks/ADDRA1
    SLICE_X78Y80         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.319 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.971    10.289    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X79Y79         LUT5 (Prop_lut5_I0_O)        0.358    10.647 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=29, routed)          0.912    11.560    processor/port_id[0]
    SLICE_X86Y80         LUT4 (Prop_lut4_I3_O)        0.327    11.887 f  processor/data_path_loop[3].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.416    12.302    processor/in_port[3]
    SLICE_X83Y80         LUT6 (Prop_lut6_I2_O)        0.124    12.426 f  processor/data_path_loop[3].alu_mux_lut/O
                         net (fo=3, routed)           1.061    13.487    processor/alu_result_3
    SLICE_X81Y82         LUT5 (Prop_lut5_I3_O)        0.152    13.639 r  processor/lower_zero_lut/O
                         net (fo=1, routed)           0.000    13.639    processor/lower_zero
    SLICE_X81Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    14.109 r  processor/init_zero_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.109    processor/zero_flag_value
    SLICE_X81Y82         FDRE                                         r  processor/zero_flag_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.595    15.018    processor/CLK
    SLICE_X81Y82         FDRE                                         r  processor/zero_flag_flop/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X81Y82         FDRE (Setup_fdre_C_D)       -0.198    15.060    processor/zero_flag_flop
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -14.109    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/lower_reg_banks/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.861ns  (logic 3.409ns (43.365%)  route 4.452ns (56.635%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.759     5.361    program_rom/CLK
    RAMB18_X3Y32         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.815 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.358     9.173    processor/lower_reg_banks/ADDRA1
    SLICE_X78Y80         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.319 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.971    10.289    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X79Y79         LUT5 (Prop_lut5_I0_O)        0.358    10.647 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=29, routed)          0.837    11.484    processor/port_id[0]
    SLICE_X85Y79         LUT5 (Prop_lut5_I1_O)        0.327    11.811 r  processor/data_path_loop[0].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.449    12.260    processor/in_port[0]
    SLICE_X82Y81         LUT6 (Prop_lut6_I2_O)        0.124    12.384 r  processor/data_path_loop[0].alu_mux_lut/O
                         net (fo=3, routed)           0.838    13.222    processor/lower_reg_banks/DIA0
    SLICE_X78Y80         RAMD32                                       r  processor/lower_reg_banks/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.589    15.012    processor/lower_reg_banks/WCLK
    SLICE_X78Y80         RAMD32                                       r  processor/lower_reg_banks/RAMA/CLK
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X78Y80         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    14.828    processor/lower_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -13.222    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/lower_reg_banks/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.989ns  (logic 3.637ns (45.525%)  route 4.352ns (54.475%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.759     5.361    program_rom/CLK
    RAMB18_X3Y32         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.815 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.358     9.173    processor/lower_reg_banks/ADDRA1
    SLICE_X78Y80         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.319 f  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.971    10.289    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X79Y79         LUT5 (Prop_lut5_I0_O)        0.358    10.647 f  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=29, routed)          0.995    11.642    processor/port_id[0]
    SLICE_X84Y81         LUT4 (Prop_lut4_I3_O)        0.351    11.993 r  processor/data_path_loop[2].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.286    12.279    processor/in_port[2]
    SLICE_X83Y81         LUT6 (Prop_lut6_I2_O)        0.328    12.607 r  processor/data_path_loop[2].alu_mux_lut/O
                         net (fo=3, routed)           0.743    13.350    processor/lower_reg_banks/DIC0
    SLICE_X78Y80         RAMD32                                       r  processor/lower_reg_banks/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.589    15.012    processor/lower_reg_banks/WCLK
    SLICE_X78Y80         RAMD32                                       r  processor/lower_reg_banks/RAMC/CLK
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X78Y80         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    14.997    processor/lower_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -13.350    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/upper_reg_banks/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.793ns  (logic 3.409ns (43.746%)  route 4.384ns (56.254%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.759     5.361    program_rom/CLK
    RAMB18_X3Y32         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.815 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.358     9.173    processor/lower_reg_banks/ADDRA1
    SLICE_X78Y80         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.319 f  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.971    10.289    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X79Y79         LUT5 (Prop_lut5_I0_O)        0.358    10.647 f  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=29, routed)          0.838    11.485    processor/port_id[0]
    SLICE_X85Y79         LUT4 (Prop_lut4_I3_O)        0.327    11.812 r  processor/data_path_loop[4].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.491    12.303    processor/in_port[4]
    SLICE_X84Y80         LUT6 (Prop_lut6_I2_O)        0.124    12.427 r  processor/data_path_loop[4].alu_mux_lut/O
                         net (fo=3, routed)           0.727    13.154    processor/upper_reg_banks/DIA0
    SLICE_X80Y80         RAMD32                                       r  processor/upper_reg_banks/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.592    15.015    processor/upper_reg_banks/WCLK
    SLICE_X80Y80         RAMD32                                       r  processor/upper_reg_banks/RAMA/CLK
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X80Y80         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    14.848    processor/upper_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -13.154    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/lower_reg_banks/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 3.409ns (43.458%)  route 4.435ns (56.542%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.759     5.361    program_rom/CLK
    RAMB18_X3Y32         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.815 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.358     9.173    processor/lower_reg_banks/ADDRA1
    SLICE_X78Y80         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.319 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.971    10.289    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X79Y79         LUT5 (Prop_lut5_I0_O)        0.358    10.647 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=29, routed)          0.900    11.547    processor/port_id[0]
    SLICE_X86Y81         LUT5 (Prop_lut5_I1_O)        0.327    11.874 r  processor/data_path_loop[1].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.470    12.344    processor/in_port[1]
    SLICE_X82Y81         LUT6 (Prop_lut6_I2_O)        0.124    12.468 r  processor/data_path_loop[1].alu_mux_lut/O
                         net (fo=3, routed)           0.738    13.206    processor/lower_reg_banks/DIA1
    SLICE_X78Y80         RAMD32                                       r  processor/lower_reg_banks/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.589    15.012    processor/lower_reg_banks/WCLK
    SLICE_X78Y80         RAMD32                                       r  processor/lower_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X78Y80         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.977    processor/lower_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.113ns  (logic 4.213ns (51.927%)  route 3.900ns (48.073%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.759     5.361    program_rom/CLK
    RAMB18_X3Y32         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.815 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[13]
                         net (fo=26, routed)          1.865     9.680    processor/move_type_lut/I1
    SLICE_X80Y83         LUT6 (Prop_lut6_I1_O)        0.124     9.804 f  processor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.844    10.649    processor/push_pop_lut/I2
    SLICE_X79Y83         LUT5 (Prop_lut5_I2_O)        0.149    10.798 f  processor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.505    11.303    processor/pop_stack
    SLICE_X78Y83         LUT5 (Prop_lut5_I1_O)        0.332    11.635 r  processor/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    11.635    processor/half_pointer_value_1
    SLICE_X78Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.168 r  processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.168    processor/stack_pointer_carry_3
    SLICE_X78Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.422 r  processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.685    13.108    processor/reset_lut/I2
    SLICE_X79Y84         LUT6 (Prop_lut6_I2_O)        0.367    13.475 r  processor/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000    13.475    processor/internal_reset_value
    SLICE_X79Y84         FDRE                                         r  processor/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.594    15.017    processor/CLK
    SLICE_X79Y84         FDRE                                         r  processor/internal_reset_flop/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X79Y84         FDRE (Setup_fdre_C_D)        0.029    15.269    processor/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -13.475    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/lower_reg_banks/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 3.409ns (43.458%)  route 4.435ns (56.542%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.759     5.361    program_rom/CLK
    RAMB18_X3Y32         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.815 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.358     9.173    processor/lower_reg_banks/ADDRA1
    SLICE_X78Y80         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.319 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.971    10.289    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X79Y79         LUT5 (Prop_lut5_I0_O)        0.358    10.647 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=29, routed)          0.900    11.547    processor/port_id[0]
    SLICE_X86Y81         LUT5 (Prop_lut5_I1_O)        0.327    11.874 r  processor/data_path_loop[1].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.470    12.344    processor/in_port[1]
    SLICE_X82Y81         LUT6 (Prop_lut6_I2_O)        0.124    12.468 r  processor/data_path_loop[1].alu_mux_lut/O
                         net (fo=3, routed)           0.738    13.206    processor/lower_reg_banks/DIB1
    SLICE_X78Y80         RAMD32                                       r  processor/lower_reg_banks/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.589    15.012    processor/lower_reg_banks/WCLK
    SLICE_X78Y80         RAMD32                                       r  processor/lower_reg_banks/RAMB_D1/CLK
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X78Y80         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    15.007    processor/lower_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/run_flop/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.139ns  (logic 4.239ns (52.080%)  route 3.900ns (47.920%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.759     5.361    program_rom/CLK
    RAMB18_X3Y32         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.815 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[13]
                         net (fo=26, routed)          1.865     9.680    processor/move_type_lut/I1
    SLICE_X80Y83         LUT6 (Prop_lut6_I1_O)        0.124     9.804 f  processor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.844    10.649    processor/push_pop_lut/I2
    SLICE_X79Y83         LUT5 (Prop_lut5_I2_O)        0.149    10.798 f  processor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.505    11.303    processor/pop_stack
    SLICE_X78Y83         LUT5 (Prop_lut5_I1_O)        0.332    11.635 r  processor/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    11.635    processor/half_pointer_value_1
    SLICE_X78Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.168 r  processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.168    processor/stack_pointer_carry_3
    SLICE_X78Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.422 f  processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.685    13.108    processor/reset_lut/I2
    SLICE_X79Y84         LUT5 (Prop_lut5_I2_O)        0.393    13.501 r  processor/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000    13.501    processor/run_value
    SLICE_X79Y84         FDRE                                         r  processor/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.594    15.017    processor/CLK
    SLICE_X79Y84         FDRE                                         r  processor/run_flop/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X79Y84         FDRE (Setup_fdre_C_D)        0.075    15.315    processor/run_flop
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -13.501    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/lower_reg_banks/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.861ns  (logic 3.409ns (43.365%)  route 4.452ns (56.635%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.759     5.361    program_rom/CLK
    RAMB18_X3Y32         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.815 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.358     9.173    processor/lower_reg_banks/ADDRA1
    SLICE_X78Y80         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.319 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.971    10.289    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X79Y79         LUT5 (Prop_lut5_I0_O)        0.358    10.647 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=29, routed)          0.837    11.484    processor/port_id[0]
    SLICE_X85Y79         LUT5 (Prop_lut5_I1_O)        0.327    11.811 r  processor/data_path_loop[0].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.449    12.260    processor/in_port[0]
    SLICE_X82Y81         LUT6 (Prop_lut6_I2_O)        0.124    12.384 r  processor/data_path_loop[0].alu_mux_lut/O
                         net (fo=3, routed)           0.838    13.222    processor/lower_reg_banks/DIB0
    SLICE_X78Y80         RAMD32                                       r  processor/lower_reg_banks/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.589    15.012    processor/lower_reg_banks/WCLK
    SLICE_X78Y80         RAMD32                                       r  processor/lower_reg_banks/RAMB/CLK
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X78Y80         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    15.050    processor/lower_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -13.222    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/lower_reg_banks/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.989ns  (logic 3.637ns (45.525%)  route 4.352ns (54.475%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.759     5.361    program_rom/CLK
    RAMB18_X3Y32         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.815 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.358     9.173    processor/lower_reg_banks/ADDRA1
    SLICE_X78Y80         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.319 f  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.971    10.289    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X79Y79         LUT5 (Prop_lut5_I0_O)        0.358    10.647 f  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=29, routed)          0.995    11.642    processor/port_id[0]
    SLICE_X84Y81         LUT4 (Prop_lut4_I3_O)        0.351    11.993 r  processor/data_path_loop[2].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.286    12.279    processor/in_port[2]
    SLICE_X83Y81         LUT6 (Prop_lut6_I2_O)        0.328    12.607 r  processor/data_path_loop[2].alu_mux_lut/O
                         net (fo=3, routed)           0.743    13.350    processor/lower_reg_banks/DID0
    SLICE_X78Y80         RAMS32                                       r  processor/lower_reg_banks/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.589    15.012    processor/lower_reg_banks/WCLK
    SLICE_X78Y80         RAMS32                                       r  processor/lower_reg_banks/RAMD/CLK
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X78Y80         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.011    15.224    processor/lower_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -13.350    
  -------------------------------------------------------------------
                         slack                                  1.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 processor/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.408%)  route 0.081ns (36.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.593     1.512    processor/CLK
    SLICE_X79Y81         FDRE                                         r  processor/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y81         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  processor/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.081     1.735    processor/stack_ram_high/DIA0
    SLICE_X78Y81         RAMD32                                       r  processor/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.863     2.028    processor/stack_ram_high/WCLK
    SLICE_X78Y81         RAMD32                                       r  processor/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.502     1.525    
    SLICE_X78Y81         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.672    processor/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 processor/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_rom/ram_1k_generate.akv7.kcpsm6_rom/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.753%)  route 0.243ns (63.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.592     1.511    processor/CLK
    SLICE_X79Y80         FDRE                                         r  processor/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  processor/address_loop[3].pc_flop/Q
                         net (fo=3, routed)           0.243     1.895    program_rom/address[3]
    RAMB18_X3Y32         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.909     2.074    program_rom/CLK
    RAMB18_X3Y32         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.479     1.595    
    RAMB18_X3Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.778    program_rom/ram_1k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 processor/address_loop[10].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.276%)  route 0.134ns (48.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.513    processor/CLK
    SLICE_X79Y82         FDRE                                         r  processor/address_loop[10].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  processor/address_loop[10].pc_flop/Q
                         net (fo=3, routed)           0.134     1.788    processor/stack_ram_high/DID0
    SLICE_X78Y81         RAMS32                                       r  processor/stack_ram_high/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.863     2.028    processor/stack_ram_high/WCLK
    SLICE_X78Y81         RAMS32                                       r  processor/stack_ram_high/RAMD/CLK
                         clock pessimism             -0.501     1.526    
    SLICE_X78Y81         RAMS32 (Hold_rams32_CLK_I)
                                                      0.144     1.670    processor/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 processor/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.831%)  route 0.131ns (48.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.513    processor/CLK
    SLICE_X79Y82         FDRE                                         r  processor/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  processor/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.131     1.785    processor/stack_ram_high/DID1
    SLICE_X78Y81         RAMS32                                       r  processor/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.863     2.028    processor/stack_ram_high/WCLK
    SLICE_X78Y81         RAMS32                                       r  processor/stack_ram_high/RAMD_D1/CLK
                         clock pessimism             -0.501     1.526    
    SLICE_X78Y81         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.647    processor/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 processor/bank_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_low/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.509%)  route 0.161ns (49.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.597     1.516    processor/CLK
    SLICE_X80Y83         FDRE                                         r  processor/bank_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  processor/bank_flop/Q
                         net (fo=11, routed)          0.161     1.841    processor/stack_ram_low/DIB0
    SLICE_X78Y82         RAMD32                                       r  processor/stack_ram_low/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.864     2.029    processor/stack_ram_low/WCLK
    SLICE_X78Y82         RAMD32                                       r  processor/stack_ram_low/RAMB/CLK
                         clock pessimism             -0.479     1.549    
    SLICE_X78Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.695    processor/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 processor/address_loop[9].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.084%)  route 0.135ns (48.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.513    processor/CLK
    SLICE_X79Y82         FDRE                                         r  processor/address_loop[9].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  processor/address_loop[9].pc_flop/Q
                         net (fo=3, routed)           0.135     1.789    processor/stack_ram_high/DIC1
    SLICE_X78Y81         RAMD32                                       r  processor/stack_ram_high/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.863     2.028    processor/stack_ram_high/WCLK
    SLICE_X78Y81         RAMD32                                       r  processor/stack_ram_high/RAMC_D1/CLK
                         clock pessimism             -0.501     1.526    
    SLICE_X78Y81         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.640    processor/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 processor/address_loop[7].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_rom/ram_1k_generate.akv7.kcpsm6_rom/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.690%)  route 0.278ns (66.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.593     1.512    processor/CLK
    SLICE_X79Y81         FDRE                                         r  processor/address_loop[7].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y81         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  processor/address_loop[7].pc_flop/Q
                         net (fo=3, routed)           0.278     1.931    program_rom/address[7]
    RAMB18_X3Y32         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.909     2.074    program_rom/CLK
    RAMB18_X3Y32         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.479     1.595    
    RAMB18_X3Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.778    program_rom/ram_1k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 processor/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_rom/ram_1k_generate.akv7.kcpsm6_rom/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.588%)  route 0.292ns (67.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.513    processor/CLK
    SLICE_X79Y82         FDRE                                         r  processor/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  processor/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.292     1.946    program_rom/address[8]
    RAMB18_X3Y32         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.909     2.074    program_rom/CLK
    RAMB18_X3Y32         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.479     1.595    
    RAMB18_X3Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.778    program_rom/ram_1k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 processor/stack_zero_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/shadow_zero_flag_flop/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.934%)  route 0.114ns (41.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.513    processor/CLK
    SLICE_X78Y82         FDRE                                         r  processor/stack_zero_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y82         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  processor/stack_zero_flop/Q
                         net (fo=1, routed)           0.114     1.792    processor/shadow_zero_value
    SLICE_X81Y83         FDRE                                         r  processor/shadow_zero_flag_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.867     2.032    processor/CLK
    SLICE_X81Y83         FDRE                                         r  processor/shadow_zero_flag_flop/C
                         clock pessimism             -0.479     1.552    
    SLICE_X81Y83         FDRE (Hold_fdre_C_D)         0.070     1.622    processor/shadow_zero_flag_flop
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 processor/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_low/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.542%)  route 0.169ns (54.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.592     1.511    processor/CLK
    SLICE_X79Y80         FDRE                                         r  processor/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  processor/address_loop[3].pc_flop/Q
                         net (fo=3, routed)           0.169     1.821    processor/stack_ram_low/DID1
    SLICE_X78Y82         RAMS32                                       r  processor/stack_ram_low/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.864     2.029    processor/stack_ram_low/WCLK
    SLICE_X78Y82         RAMS32                                       r  processor/stack_ram_low/RAMD_D1/CLK
                         clock pessimism             -0.501     1.527    
    SLICE_X78Y82         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.648    processor/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y32    program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X85Y86    DIV_CLK_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X85Y86    DIV_CLK_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X85Y87    DIV_CLK_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X85Y87    DIV_CLK_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X85Y87    DIV_CLK_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X85Y87    DIV_CLK_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X85Y83    DIV_CLK_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X85Y83    DIV_CLK_reg[2]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y82    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y82    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y82    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y81    processor/stack_ram_high/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y81    processor/stack_ram_high/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y81    processor/stack_ram_high/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y81    processor/stack_ram_high/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y81    processor/stack_ram_high/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y82    processor/stack_ram_low/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y82    processor/stack_ram_low/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y82    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y82    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y82    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y80    processor/lower_reg_banks/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y80    processor/lower_reg_banks/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y80    processor/lower_reg_banks/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y80    processor/lower_reg_banks/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y80    processor/lower_reg_banks/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y80    processor/lower_reg_banks/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X78Y80    processor/lower_reg_banks/RAMC_D1/CLK



