###############################################################
#  Generated by:      Cadence Tempus 20.10-p003_1
#  OS:                Linux x86_64(Host ID edatools-server2.iiitd.edu.in)
#  Generated on:      Fri Oct 10 04:17:08 2025
#  Design:            collision_avoidance_car
#  Command:           report_timing -nworst 100 -early > $report_dir/timing_hold.rpt
###############################################################
Path 1: MET Hold Check with Pin distance_travelled_out_reg[30]/CK 
Endpoint:   distance_travelled_out_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[30]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.128
+ Phase Shift                   0.000
= Required Time                 0.128
  Arrival Time                  0.359
  Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[30]      CK ^         -         -      0.000    -0.231  
      distance_travelled_reg[30]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.128  
      distance_travelled_out_reg[30]  D v          DFFRHQX4  0.000  0.359    0.128  
      -------------------------------------------------------------------------------
Path 2: MET Hold Check with Pin distance_travelled_out_reg[28]/CK 
Endpoint:   distance_travelled_out_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[28]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.128
+ Phase Shift                   0.000
= Required Time                 0.128
  Arrival Time                  0.359
  Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[28]      CK ^         -         -      0.000    -0.231  
      distance_travelled_reg[28]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.128  
      distance_travelled_out_reg[28]  D v          DFFRHQX4  0.000  0.359    0.128  
      -------------------------------------------------------------------------------
Path 3: MET Hold Check with Pin distance_travelled_out_reg[5]/CK 
Endpoint:   distance_travelled_out_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[5]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.129
+ Phase Shift                   0.000
= Required Time                 0.129
  Arrival Time                  0.360
  Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      distance_travelled_reg[5]      CK ^         -         -      0.000    -0.231  
      distance_travelled_reg[5]      CK ^ -> Q v  DFFRHQX1  0.360  0.360    0.129  
      distance_travelled_out_reg[5]  D v          DFFRHQX4  0.000  0.360    0.129  
      ------------------------------------------------------------------------------
Path 4: MET Hold Check with Pin distance_travelled_out_reg[4]/CK 
Endpoint:   distance_travelled_out_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[4]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.129
+ Phase Shift                   0.000
= Required Time                 0.129
  Arrival Time                  0.360
  Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      distance_travelled_reg[4]      CK ^         -         -      0.000    -0.231  
      distance_travelled_reg[4]      CK ^ -> Q v  DFFRHQX1  0.360  0.360    0.129  
      distance_travelled_out_reg[4]  D v          DFFRHQX4  0.000  0.360    0.129  
      ------------------------------------------------------------------------------
Path 5: MET Hold Check with Pin distance_travelled_out_reg[0]/CK 
Endpoint:   distance_travelled_out_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[0]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.129
+ Phase Shift                   0.000
= Required Time                 0.129
  Arrival Time                  0.360
  Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      distance_travelled_reg[0]      CK ^         -         -      0.000    -0.231  
      distance_travelled_reg[0]      CK ^ -> Q v  DFFRHQX1  0.360  0.360    0.129  
      distance_travelled_out_reg[0]  D v          DFFRHQX4  0.000  0.360    0.129  
      ------------------------------------------------------------------------------
Path 6: MET Hold Check with Pin total_power_consumed_out_reg[15]/CK 
Endpoint:   total_power_consumed_out_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[15]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.129
+ Phase Shift                   0.000
= Required Time                 0.129
  Arrival Time                  0.360
  Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[15]      CK ^         -         -      0.000    -0.231  
      total_power_consumed_reg[15]      CK ^ -> Q v  DFFRHQX1  0.360  0.360    0.129  
      total_power_consumed_out_reg[15]  D v          DFFRHQX4  0.000  0.360    0.129  
      ---------------------------------------------------------------------------------
Path 7: MET Hold Check with Pin total_power_consumed_out_reg[1]/CK 
Endpoint:   total_power_consumed_out_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[1]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.130
+ Phase Shift                   0.000
= Required Time                 0.130
  Arrival Time                  0.361
  Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                         Arc          Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      total_power_consumed_reg[1]      CK ^         -         -      0.000    -0.231  
      total_power_consumed_reg[1]      CK ^ -> Q v  DFFRHQX1  0.361  0.361    0.130  
      total_power_consumed_out_reg[1]  D v          DFFRHQX4  0.000  0.361    0.130  
      --------------------------------------------------------------------------------
Path 8: MET Hold Check with Pin distance_travelled_out_reg[31]/CK 
Endpoint:   distance_travelled_out_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[31]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.134
+ Phase Shift                   0.000
= Required Time                 0.134
  Arrival Time                  0.365
  Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[31]      CK ^         -         -      0.000    -0.231  
      distance_travelled_reg[31]      CK ^ -> Q v  DFFRHQX1  0.365  0.365    0.134  
      distance_travelled_out_reg[31]  D v          DFFRHQX4  0.000  0.365    0.134  
      -------------------------------------------------------------------------------
Path 9: MET Hold Check with Pin distance_travelled_out_reg[13]/CK 
Endpoint:   distance_travelled_out_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[13]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.134
+ Phase Shift                   0.000
= Required Time                 0.134
  Arrival Time                  0.365
  Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[13]      CK ^         -         -      0.000    -0.231  
      distance_travelled_reg[13]      CK ^ -> Q v  DFFRHQX1  0.365  0.365    0.134  
      distance_travelled_out_reg[13]  D v          DFFRHQX4  0.000  0.365    0.134  
      -------------------------------------------------------------------------------
Path 10: MET Hold Check with Pin distance_travelled_out_reg[21]/CK 
Endpoint:   distance_travelled_out_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[21]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.134
+ Phase Shift                   0.000
= Required Time                 0.134
  Arrival Time                  0.365
  Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[21]      CK ^         -         -      0.000    -0.231  
      distance_travelled_reg[21]      CK ^ -> Q v  DFFRHQX1  0.365  0.365    0.134  
      distance_travelled_out_reg[21]  D v          DFFRHQX4  0.000  0.365    0.134  
      -------------------------------------------------------------------------------
Path 11: MET Hold Check with Pin total_power_consumed_out_reg[6]/CK 
Endpoint:   total_power_consumed_out_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[6]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.133
+ Phase Shift                   0.000
= Required Time                 0.133
  Arrival Time                  0.365
  Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                         Arc          Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      total_power_consumed_reg[6]      CK ^         -         -      0.000    -0.231  
      total_power_consumed_reg[6]      CK ^ -> Q v  DFFRHQX1  0.365  0.365    0.133  
      total_power_consumed_out_reg[6]  D v          DFFRHQX4  0.000  0.365    0.133  
      --------------------------------------------------------------------------------
Path 12: MET Hold Check with Pin total_power_consumed_out_reg[2]/CK 
Endpoint:   total_power_consumed_out_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[2]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.135
+ Phase Shift                   0.000
= Required Time                 0.135
  Arrival Time                  0.366
  Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                         Arc          Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      total_power_consumed_reg[2]      CK ^         -         -      0.000    -0.231  
      total_power_consumed_reg[2]      CK ^ -> Q v  DFFRHQX1  0.366  0.366    0.135  
      total_power_consumed_out_reg[2]  D v          DFFRHQX4  0.000  0.366    0.135  
      --------------------------------------------------------------------------------
Path 13: MET Hold Check with Pin distance_travelled_out_reg[25]/CK 
Endpoint:   distance_travelled_out_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[25]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.133
+ Phase Shift                   0.000
= Required Time                 0.133
  Arrival Time                  0.365
  Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[25]      CK ^         -         -      0.000    -0.231  
      distance_travelled_reg[25]      CK ^ -> Q v  DFFRHQX1  0.365  0.365    0.133  
      distance_travelled_out_reg[25]  D v          DFFRHQX4  0.000  0.365    0.133  
      -------------------------------------------------------------------------------
Path 14: MET Hold Check with Pin distance_travelled_out_reg[9]/CK 
Endpoint:   distance_travelled_out_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[9]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.133
+ Phase Shift                   0.000
= Required Time                 0.133
  Arrival Time                  0.365
  Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      distance_travelled_reg[9]      CK ^         -         -      0.000    -0.231  
      distance_travelled_reg[9]      CK ^ -> Q v  DFFRHQX1  0.365  0.365    0.133  
      distance_travelled_out_reg[9]  D v          DFFRHQX4  0.000  0.365    0.133  
      ------------------------------------------------------------------------------
Path 15: MET Hold Check with Pin distance_travelled_out_reg[17]/CK 
Endpoint:   distance_travelled_out_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[17]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.133
+ Phase Shift                   0.000
= Required Time                 0.133
  Arrival Time                  0.365
  Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[17]      CK ^         -         -      0.000    -0.231  
      distance_travelled_reg[17]      CK ^ -> Q v  DFFRHQX1  0.365  0.365    0.133  
      distance_travelled_out_reg[17]  D v          DFFRHQX4  0.000  0.365    0.133  
      -------------------------------------------------------------------------------
Path 16: MET Hold Check with Pin distance_travelled_out_reg[12]/CK 
Endpoint:   distance_travelled_out_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[12]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.136
+ Phase Shift                   0.000
= Required Time                 0.136
  Arrival Time                  0.367
  Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[12]      CK ^         -         -      0.000    -0.231  
      distance_travelled_reg[12]      CK ^ -> Q v  DFFRHQX1  0.367  0.367    0.136  
      distance_travelled_out_reg[12]  D v          DFFRHQX4  0.000  0.367    0.136  
      -------------------------------------------------------------------------------
Path 17: MET Hold Check with Pin distance_travelled_out_reg[20]/CK 
Endpoint:   distance_travelled_out_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[20]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.136
+ Phase Shift                   0.000
= Required Time                 0.136
  Arrival Time                  0.367
  Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[20]      CK ^         -         -      0.000    -0.231  
      distance_travelled_reg[20]      CK ^ -> Q v  DFFRHQX1  0.367  0.367    0.136  
      distance_travelled_out_reg[20]  D v          DFFRHQX4  0.000  0.367    0.136  
      -------------------------------------------------------------------------------
Path 18: MET Hold Check with Pin distance_travelled_out_reg[14]/CK 
Endpoint:   distance_travelled_out_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[14]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.136
+ Phase Shift                   0.000
= Required Time                 0.136
  Arrival Time                  0.368
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[14]      CK ^         -         -      0.000    -0.232  
      distance_travelled_reg[14]      CK ^ -> Q v  DFFRHQX1  0.368  0.368    0.136  
      distance_travelled_out_reg[14]  D v          DFFRHQX4  0.000  0.368    0.136  
      -------------------------------------------------------------------------------
Path 19: MET Hold Check with Pin distance_travelled_out_reg[26]/CK 
Endpoint:   distance_travelled_out_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[26]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.136
+ Phase Shift                   0.000
= Required Time                 0.136
  Arrival Time                  0.368
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[26]      CK ^         -         -      0.000    -0.232  
      distance_travelled_reg[26]      CK ^ -> Q v  DFFRHQX1  0.368  0.368    0.136  
      distance_travelled_out_reg[26]  D v          DFFRHQX4  0.000  0.368    0.136  
      -------------------------------------------------------------------------------
Path 20: MET Hold Check with Pin distance_travelled_out_reg[22]/CK 
Endpoint:   distance_travelled_out_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[22]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.136
+ Phase Shift                   0.000
= Required Time                 0.136
  Arrival Time                  0.368
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[22]      CK ^         -         -      0.000    -0.232  
      distance_travelled_reg[22]      CK ^ -> Q v  DFFRHQX1  0.368  0.368    0.136  
      distance_travelled_out_reg[22]  D v          DFFRHQX4  0.000  0.368    0.136  
      -------------------------------------------------------------------------------
Path 21: MET Hold Check with Pin distance_travelled_out_reg[10]/CK 
Endpoint:   distance_travelled_out_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[10]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.136
+ Phase Shift                   0.000
= Required Time                 0.136
  Arrival Time                  0.368
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[10]      CK ^         -         -      0.000    -0.232  
      distance_travelled_reg[10]      CK ^ -> Q v  DFFRHQX1  0.368  0.368    0.136  
      distance_travelled_out_reg[10]  D v          DFFRHQX4  0.000  0.368    0.136  
      -------------------------------------------------------------------------------
Path 22: MET Hold Check with Pin distance_travelled_out_reg[18]/CK 
Endpoint:   distance_travelled_out_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[18]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.136
+ Phase Shift                   0.000
= Required Time                 0.136
  Arrival Time                  0.368
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[18]      CK ^         -         -      0.000    -0.232  
      distance_travelled_reg[18]      CK ^ -> Q v  DFFRHQX1  0.368  0.368    0.136  
      distance_travelled_out_reg[18]  D v          DFFRHQX4  0.000  0.368    0.136  
      -------------------------------------------------------------------------------
Path 23: MET Hold Check with Pin distance_travelled_out_reg[16]/CK 
Endpoint:   distance_travelled_out_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[16]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.136
+ Phase Shift                   0.000
= Required Time                 0.136
  Arrival Time                  0.367
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[16]      CK ^         -         -      0.000    -0.232  
      distance_travelled_reg[16]      CK ^ -> Q v  DFFRHQX1  0.367  0.367    0.136  
      distance_travelled_out_reg[16]  D v          DFFRHQX4  0.000  0.367    0.136  
      -------------------------------------------------------------------------------
Path 24: MET Hold Check with Pin distance_travelled_out_reg[8]/CK 
Endpoint:   distance_travelled_out_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[8]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.136
+ Phase Shift                   0.000
= Required Time                 0.136
  Arrival Time                  0.367
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      distance_travelled_reg[8]      CK ^         -         -      0.000    -0.232  
      distance_travelled_reg[8]      CK ^ -> Q v  DFFRHQX1  0.367  0.367    0.136  
      distance_travelled_out_reg[8]  D v          DFFRHQX4  0.000  0.367    0.136  
      ------------------------------------------------------------------------------
Path 25: MET Hold Check with Pin distance_travelled_out_reg[24]/CK 
Endpoint:   distance_travelled_out_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[24]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.136
+ Phase Shift                   0.000
= Required Time                 0.136
  Arrival Time                  0.367
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[24]      CK ^         -         -      0.000    -0.232  
      distance_travelled_reg[24]      CK ^ -> Q v  DFFRHQX1  0.367  0.367    0.136  
      distance_travelled_out_reg[24]  D v          DFFRHQX4  0.000  0.367    0.136  
      -------------------------------------------------------------------------------
Path 26: MET Hold Check with Pin total_power_consumed_out_reg[11]/CK 
Endpoint:   total_power_consumed_out_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[11]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.139
+ Phase Shift                   0.000
= Required Time                 0.139
  Arrival Time                  0.371
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[11]      CK ^         -         -      0.000    -0.232  
      total_power_consumed_reg[11]      CK ^ -> Q v  DFFRHQX1  0.371  0.371    0.139  
      total_power_consumed_out_reg[11]  D v          DFFRHQX4  0.000  0.371    0.139  
      ---------------------------------------------------------------------------------
Path 27: MET Hold Check with Pin total_power_consumed_out_reg[9]/CK 
Endpoint:   total_power_consumed_out_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[9]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.138
+ Phase Shift                   0.000
= Required Time                 0.138
  Arrival Time                  0.370
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                         Arc          Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      total_power_consumed_reg[9]      CK ^         -         -      0.000    -0.232  
      total_power_consumed_reg[9]      CK ^ -> Q v  DFFRHQX1  0.370  0.370    0.138  
      total_power_consumed_out_reg[9]  D v          DFFRHQX4  0.000  0.370    0.138  
      --------------------------------------------------------------------------------
Path 28: MET Hold Check with Pin total_power_consumed_out_reg[10]/CK 
Endpoint:   total_power_consumed_out_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[10]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.140
+ Phase Shift                   0.000
= Required Time                 0.140
  Arrival Time                  0.372
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[10]      CK ^         -         -      0.000    -0.232  
      total_power_consumed_reg[10]      CK ^ -> Q v  DFFRHQX1  0.372  0.372    0.140  
      total_power_consumed_out_reg[10]  D v          DFFRHQX4  0.000  0.372    0.140  
      ---------------------------------------------------------------------------------
Path 29: MET Hold Check with Pin total_power_consumed_out_reg[21]/CK 
Endpoint:   total_power_consumed_out_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[21]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.142
+ Phase Shift                   0.000
= Required Time                 0.142
  Arrival Time                  0.374
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[21]      CK ^         -         -      0.000    -0.232  
      total_power_consumed_reg[21]      CK ^ -> Q v  DFFRHQX1  0.374  0.374    0.142  
      total_power_consumed_out_reg[21]  D v          DFFRHQX4  0.000  0.374    0.142  
      ---------------------------------------------------------------------------------
Path 30: MET Hold Check with Pin total_power_consumed_out_reg[17]/CK 
Endpoint:   total_power_consumed_out_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[17]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.142
+ Phase Shift                   0.000
= Required Time                 0.142
  Arrival Time                  0.374
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[17]      CK ^         -         -      0.000    -0.232  
      total_power_consumed_reg[17]      CK ^ -> Q v  DFFRHQX1  0.374  0.374    0.142  
      total_power_consumed_out_reg[17]  D v          DFFRHQX4  0.000  0.374    0.142  
      ---------------------------------------------------------------------------------
Path 31: MET Hold Check with Pin total_power_consumed_out_reg[12]/CK 
Endpoint:   total_power_consumed_out_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[12]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.143
+ Phase Shift                   0.000
= Required Time                 0.143
  Arrival Time                  0.375
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[12]      CK ^         -         -      0.000    -0.232  
      total_power_consumed_reg[12]      CK ^ -> Q v  DFFRHQX1  0.375  0.375    0.143  
      total_power_consumed_out_reg[12]  D v          DFFRHQX4  0.000  0.375    0.143  
      ---------------------------------------------------------------------------------
Path 32: MET Hold Check with Pin distance_travelled_out_reg[27]/CK 
Endpoint:   distance_travelled_out_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[27]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.142
+ Phase Shift                   0.000
= Required Time                 0.142
  Arrival Time                  0.374
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[27]      CK ^         -         -      0.000    -0.232  
      distance_travelled_reg[27]      CK ^ -> Q v  DFFRHQX1  0.374  0.374    0.142  
      distance_travelled_out_reg[27]  D v          DFFRHQX4  0.000  0.374    0.142  
      -------------------------------------------------------------------------------
Path 33: MET Hold Check with Pin distance_travelled_out_reg[19]/CK 
Endpoint:   distance_travelled_out_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[19]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.142
+ Phase Shift                   0.000
= Required Time                 0.142
  Arrival Time                  0.374
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[19]      CK ^         -         -      0.000    -0.232  
      distance_travelled_reg[19]      CK ^ -> Q v  DFFRHQX1  0.374  0.374    0.142  
      distance_travelled_out_reg[19]  D v          DFFRHQX4  0.000  0.374    0.142  
      -------------------------------------------------------------------------------
Path 34: MET Hold Check with Pin distance_travelled_out_reg[23]/CK 
Endpoint:   distance_travelled_out_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[23]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.142
+ Phase Shift                   0.000
= Required Time                 0.142
  Arrival Time                  0.374
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[23]      CK ^         -         -      0.000    -0.232  
      distance_travelled_reg[23]      CK ^ -> Q v  DFFRHQX1  0.374  0.374    0.142  
      distance_travelled_out_reg[23]  D v          DFFRHQX4  0.000  0.374    0.142  
      -------------------------------------------------------------------------------
Path 35: MET Hold Check with Pin distance_travelled_out_reg[15]/CK 
Endpoint:   distance_travelled_out_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[15]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.142
+ Phase Shift                   0.000
= Required Time                 0.142
  Arrival Time                  0.374
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[15]      CK ^         -         -      0.000    -0.232  
      distance_travelled_reg[15]      CK ^ -> Q v  DFFRHQX1  0.374  0.374    0.142  
      distance_travelled_out_reg[15]  D v          DFFRHQX4  0.000  0.374    0.142  
      -------------------------------------------------------------------------------
Path 36: MET Hold Check with Pin distance_travelled_out_reg[11]/CK 
Endpoint:   distance_travelled_out_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[11]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.142
+ Phase Shift                   0.000
= Required Time                 0.142
  Arrival Time                  0.374
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[11]      CK ^         -         -      0.000    -0.232  
      distance_travelled_reg[11]      CK ^ -> Q v  DFFRHQX1  0.374  0.374    0.142  
      distance_travelled_out_reg[11]  D v          DFFRHQX4  0.000  0.374    0.142  
      -------------------------------------------------------------------------------
Path 37: MET Hold Check with Pin distance_travelled_out_reg[29]/CK 
Endpoint:   distance_travelled_out_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[29]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.143
+ Phase Shift                   0.000
= Required Time                 0.143
  Arrival Time                  0.374
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[29]      CK ^         -         -      0.000    -0.232  
      distance_travelled_reg[29]      CK ^ -> Q v  DFFRHQX1  0.374  0.374    0.143  
      distance_travelled_out_reg[29]  D v          DFFRHQX4  0.000  0.374    0.143  
      -------------------------------------------------------------------------------
Path 38: MET Hold Check with Pin total_power_consumed_out_reg[27]/CK 
Endpoint:   total_power_consumed_out_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[27]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.143
+ Phase Shift                   0.000
= Required Time                 0.143
  Arrival Time                  0.375
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[27]      CK ^         -         -      0.000    -0.232  
      total_power_consumed_reg[27]      CK ^ -> Q v  DFFRHQX1  0.375  0.375    0.143  
      total_power_consumed_out_reg[27]  D v          DFFRHQX4  0.000  0.375    0.143  
      ---------------------------------------------------------------------------------
Path 39: MET Hold Check with Pin distance_travelled_out_reg[2]/CK 
Endpoint:   distance_travelled_out_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[2]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.145
+ Phase Shift                   0.000
= Required Time                 0.145
  Arrival Time                  0.377
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      distance_travelled_reg[2]      CK ^         -         -      0.000    -0.232  
      distance_travelled_reg[2]      CK ^ -> Q v  DFFRHQX1  0.377  0.377    0.145  
      distance_travelled_out_reg[2]  D v          DFFRHQX4  0.000  0.377    0.145  
      ------------------------------------------------------------------------------
Path 40: MET Hold Check with Pin distance_travelled_out_reg[3]/CK 
Endpoint:   distance_travelled_out_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[3]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.145
+ Phase Shift                   0.000
= Required Time                 0.145
  Arrival Time                  0.377
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      distance_travelled_reg[3]      CK ^         -         -      0.000    -0.232  
      distance_travelled_reg[3]      CK ^ -> Q v  DFFRHQX1  0.377  0.377    0.145  
      distance_travelled_out_reg[3]  D v          DFFRHQX4  0.000  0.377    0.145  
      ------------------------------------------------------------------------------
Path 41: MET Hold Check with Pin distance_travelled_out_reg[6]/CK 
Endpoint:   distance_travelled_out_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[6]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.145
+ Phase Shift                   0.000
= Required Time                 0.145
  Arrival Time                  0.377
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      distance_travelled_reg[6]      CK ^         -         -      0.000    -0.232  
      distance_travelled_reg[6]      CK ^ -> Q v  DFFRHQX1  0.377  0.377    0.145  
      distance_travelled_out_reg[6]  D v          DFFRHQX4  0.000  0.377    0.145  
      ------------------------------------------------------------------------------
Path 42: MET Hold Check with Pin distance_travelled_out_reg[1]/CK 
Endpoint:   distance_travelled_out_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[1]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.145
+ Phase Shift                   0.000
= Required Time                 0.145
  Arrival Time                  0.377
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      distance_travelled_reg[1]      CK ^         -         -      0.000    -0.232  
      distance_travelled_reg[1]      CK ^ -> Q v  DFFRHQX1  0.377  0.377    0.145  
      distance_travelled_out_reg[1]  D v          DFFRHQX4  0.000  0.377    0.145  
      ------------------------------------------------------------------------------
Path 43: MET Hold Check with Pin distance_travelled_out_reg[7]/CK 
Endpoint:   distance_travelled_out_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[7]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.145
+ Phase Shift                   0.000
= Required Time                 0.145
  Arrival Time                  0.377
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      distance_travelled_reg[7]      CK ^         -         -      0.000    -0.232  
      distance_travelled_reg[7]      CK ^ -> Q v  DFFRHQX1  0.377  0.377    0.145  
      distance_travelled_out_reg[7]  D v          DFFRHQX4  0.000  0.377    0.145  
      ------------------------------------------------------------------------------
Path 44: MET Hold Check with Pin total_power_consumed_out_reg[14]/CK 
Endpoint:   total_power_consumed_out_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[14]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.145
+ Phase Shift                   0.000
= Required Time                 0.145
  Arrival Time                  0.377
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[14]      CK ^         -         -      0.000    -0.232  
      total_power_consumed_reg[14]      CK ^ -> Q v  DFFRHQX1  0.377  0.377    0.145  
      total_power_consumed_out_reg[14]  D v          DFFRHQX4  0.000  0.377    0.145  
      ---------------------------------------------------------------------------------
Path 45: MET Hold Check with Pin total_power_consumed_out_reg[5]/CK 
Endpoint:   total_power_consumed_out_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[5]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.145
+ Phase Shift                   0.000
= Required Time                 0.145
  Arrival Time                  0.377
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                         Arc          Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      total_power_consumed_reg[5]      CK ^         -         -      0.000    -0.232  
      total_power_consumed_reg[5]      CK ^ -> Q v  DFFRHQX1  0.377  0.377    0.145  
      total_power_consumed_out_reg[5]  D v          DFFRHQX4  0.000  0.377    0.145  
      --------------------------------------------------------------------------------
Path 46: MET Hold Check with Pin total_power_consumed_out_reg[3]/CK 
Endpoint:   total_power_consumed_out_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[3]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.144
+ Phase Shift                   0.000
= Required Time                 0.144
  Arrival Time                  0.379
  Slack Time                    0.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                         Arc          Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      total_power_consumed_reg[3]      CK ^         -         -      0.000    -0.234  
      total_power_consumed_reg[3]      CK ^ -> Q v  DFFRHQX1  0.379  0.379    0.144  
      total_power_consumed_out_reg[3]  D v          DFFRHQX4  0.000  0.379    0.144  
      --------------------------------------------------------------------------------
Path 47: MET Hold Check with Pin total_power_consumed_out_reg[23]/CK 
Endpoint:   total_power_consumed_out_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[23]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.144
+ Phase Shift                   0.000
= Required Time                 0.144
  Arrival Time                  0.379
  Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[23]      CK ^         -         -      0.000    -0.235  
      total_power_consumed_reg[23]      CK ^ -> Q v  DFFRHQX1  0.379  0.379    0.144  
      total_power_consumed_out_reg[23]  D v          DFFRHQX4  0.000  0.379    0.144  
      ---------------------------------------------------------------------------------
Path 48: MET Hold Check with Pin total_power_consumed_out_reg[29]/CK 
Endpoint:   total_power_consumed_out_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[29]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.144
+ Phase Shift                   0.000
= Required Time                 0.144
  Arrival Time                  0.380
  Slack Time                    0.236
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[29]      CK ^         -         -      0.000    -0.236  
      total_power_consumed_reg[29]      CK ^ -> Q v  DFFRHQX1  0.380  0.380    0.144  
      total_power_consumed_out_reg[29]  D v          DFFRHQX4  0.000  0.380    0.144  
      ---------------------------------------------------------------------------------
Path 49: MET Hold Check with Pin total_power_consumed_out_reg[4]/CK 
Endpoint:   total_power_consumed_out_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[4]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.142
+ Phase Shift                   0.000
= Required Time                 0.142
  Arrival Time                  0.384
  Slack Time                    0.243
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                         Arc          Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      total_power_consumed_reg[4]      CK ^         -         -      0.000    -0.243  
      total_power_consumed_reg[4]      CK ^ -> Q v  DFFRHQX1  0.384  0.384    0.142  
      total_power_consumed_out_reg[4]  D v          DFFRHQX4  0.000  0.384    0.142  
      --------------------------------------------------------------------------------
Path 50: MET Hold Check with Pin total_power_consumed_out_reg[8]/CK 
Endpoint:   total_power_consumed_out_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[8]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.140
+ Phase Shift                   0.000
= Required Time                 0.140
  Arrival Time                  0.387
  Slack Time                    0.247
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                         Arc          Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      total_power_consumed_reg[8]      CK ^         -         -      0.000    -0.247  
      total_power_consumed_reg[8]      CK ^ -> Q v  DFFRHQX1  0.387  0.387    0.140  
      total_power_consumed_out_reg[8]  D v          DFFRHQX4  0.000  0.387    0.140  
      --------------------------------------------------------------------------------
Path 51: MET Hold Check with Pin total_power_consumed_out_reg[7]/CK 
Endpoint:   total_power_consumed_out_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[7]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.140
+ Phase Shift                   0.000
= Required Time                 0.140
  Arrival Time                  0.388
  Slack Time                    0.248
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                         Arc          Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      total_power_consumed_reg[7]      CK ^         -         -      0.000    -0.248  
      total_power_consumed_reg[7]      CK ^ -> Q v  DFFRHQX1  0.388  0.388    0.140  
      total_power_consumed_out_reg[7]  D v          DFFRHQX4  0.000  0.388    0.140  
      --------------------------------------------------------------------------------
Path 52: MET Hold Check with Pin front_obstacle_history_reg[2]/CK 
Endpoint:   front_obstacle_history_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: front_obstacle_history_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.102
+ Phase Shift                   0.000
= Required Time                 0.102
  Arrival Time                  0.350
  Slack Time                    0.248
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      front_obstacle_history_reg[1]  CK ^         -         -      0.000    -0.248  
      front_obstacle_history_reg[1]  CK ^ -> Q v  DFFRHQX1  0.350  0.350    0.102  
      front_obstacle_history_reg[2]  D v          DFFRHQX1  0.000  0.350    0.102  
      ------------------------------------------------------------------------------
Path 53: MET Hold Check with Pin front_obstacle_history_reg[1]/CK 
Endpoint:   front_obstacle_history_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: front_obstacle_history_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.100
+ Phase Shift                   0.000
= Required Time                 0.100
  Arrival Time                  0.351
  Slack Time                    0.250
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      front_obstacle_history_reg[0]  CK ^         -         -      0.000    -0.250  
      front_obstacle_history_reg[0]  CK ^ -> Q v  DFFRHQX1  0.351  0.351    0.100  
      front_obstacle_history_reg[1]  D v          DFFRHQX1  0.000  0.351    0.100  
      ------------------------------------------------------------------------------
Path 54: MET Hold Check with Pin right_obstacle_history_reg[2]/CK 
Endpoint:   right_obstacle_history_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: right_obstacle_history_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.088
+ Phase Shift                   0.000
= Required Time                 0.088
  Arrival Time                  0.357
  Slack Time                    0.269
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      right_obstacle_history_reg[1]  CK ^         -         -      0.000    -0.269  
      right_obstacle_history_reg[1]  CK ^ -> Q v  DFFRHQX1  0.357  0.357    0.088  
      right_obstacle_history_reg[2]  D v          DFFRHQX1  0.000  0.357    0.088  
      ------------------------------------------------------------------------------
Path 55: MET Hold Check with Pin right_obstacle_history_reg[1]/CK 
Endpoint:   right_obstacle_history_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: right_obstacle_history_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.088
+ Phase Shift                   0.000
= Required Time                 0.088
  Arrival Time                  0.357
  Slack Time                    0.269
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      right_obstacle_history_reg[0]  CK ^         -         -      0.000    -0.269  
      right_obstacle_history_reg[0]  CK ^ -> Q v  DFFRHQX1  0.357  0.357    0.088  
      right_obstacle_history_reg[1]  D v          DFFRHQX1  0.000  0.357    0.088  
      ------------------------------------------------------------------------------
Path 56: MET Hold Check with Pin left_obstacle_history_reg[2]/CK 
Endpoint:   left_obstacle_history_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: left_obstacle_history_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.088
+ Phase Shift                   0.000
= Required Time                 0.088
  Arrival Time                  0.357
  Slack Time                    0.269
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -----------------------------------------------------------------------------
      Instance                      Arc          Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      left_obstacle_history_reg[1]  CK ^         -         -      0.000    -0.269  
      left_obstacle_history_reg[1]  CK ^ -> Q v  DFFRHQX1  0.357  0.357    0.088  
      left_obstacle_history_reg[2]  D v          DFFRHQX1  0.000  0.357    0.088  
      -----------------------------------------------------------------------------
Path 57: MET Hold Check with Pin left_obstacle_history_reg[1]/CK 
Endpoint:   left_obstacle_history_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: left_obstacle_history_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.088
+ Phase Shift                   0.000
= Required Time                 0.088
  Arrival Time                  0.357
  Slack Time                    0.269
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -----------------------------------------------------------------------------
      Instance                      Arc          Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      left_obstacle_history_reg[0]  CK ^         -         -      0.000    -0.269  
      left_obstacle_history_reg[0]  CK ^ -> Q v  DFFRHQX1  0.357  0.357    0.088  
      left_obstacle_history_reg[1]  D v          DFFRHQX1  0.000  0.357    0.088  
      -----------------------------------------------------------------------------
Path 58: MET Hold Check with Pin current_speed_out_reg[3]/CK 
Endpoint:   current_speed_out_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[3]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.138
+ Phase Shift                   0.000
= Required Time                 0.138
  Arrival Time                  0.413
  Slack Time                    0.275
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------
      Instance                  Arc          Cell      Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      current_speed_reg[3]      CK ^         -         -      0.000    -0.275  
      current_speed_reg[3]      CK ^ -> Q v  DFFRX4    0.413  0.413    0.138  
      current_speed_out_reg[3]  D v          DFFRHQX4  0.000  0.413    0.138  
      -------------------------------------------------------------------------
Path 59: MET Hold Check with Pin current_speed_out_reg[1]/CK 
Endpoint:   current_speed_out_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[1]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.133
+ Phase Shift                   0.000
= Required Time                 0.133
  Arrival Time                  0.410
  Slack Time                    0.276
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------
      Instance                  Arc          Cell      Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      current_speed_reg[1]      CK ^         -         -      0.000    -0.276  
      current_speed_reg[1]      CK ^ -> Q v  DFFRX2    0.410  0.410    0.133  
      current_speed_out_reg[1]  D v          DFFRHQX4  0.000  0.410    0.133  
      -------------------------------------------------------------------------
Path 60: MET Hold Check with Pin current_speed_out_reg[2]/CK 
Endpoint:   current_speed_out_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[2]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.137
+ Phase Shift                   0.000
= Required Time                 0.137
  Arrival Time                  0.415
  Slack Time                    0.279
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------
      Instance                  Arc          Cell      Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      current_speed_reg[2]      CK ^         -         -      0.000    -0.279  
      current_speed_reg[2]      CK ^ -> Q v  DFFRX4    0.415  0.415    0.137  
      current_speed_out_reg[2]  D v          DFFRHQX4  0.000  0.415    0.137  
      -------------------------------------------------------------------------
Path 61: MET Hold Check with Pin total_power_consumed_out_reg[13]/CK 
Endpoint:   total_power_consumed_out_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[13]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.111
+ Phase Shift                   0.000
= Required Time                 0.111
  Arrival Time                  0.403
  Slack Time                    0.292
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[13]      CK ^         -         -      0.000    -0.292  
      total_power_consumed_reg[13]      CK ^ -> Q v  DFFRHQX8  0.403  0.403    0.111  
      total_power_consumed_out_reg[13]  D v          DFFRHQX4  0.000  0.403    0.111  
      ---------------------------------------------------------------------------------
Path 62: MET Hold Check with Pin total_power_consumed_out_reg[31]/CK 
Endpoint:   total_power_consumed_out_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[31]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.111
+ Phase Shift                   0.000
= Required Time                 0.111
  Arrival Time                  0.403
  Slack Time                    0.292
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[31]      CK ^         -         -      0.000    -0.292  
      total_power_consumed_reg[31]      CK ^ -> Q v  DFFRHQX8  0.403  0.403    0.111  
      total_power_consumed_out_reg[31]  D v          DFFRHQX4  0.000  0.403    0.111  
      ---------------------------------------------------------------------------------
Path 63: MET Hold Check with Pin total_power_consumed_out_reg[30]/CK 
Endpoint:   total_power_consumed_out_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[30]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.111
+ Phase Shift                   0.000
= Required Time                 0.111
  Arrival Time                  0.403
  Slack Time                    0.292
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[30]      CK ^         -         -      0.000    -0.292  
      total_power_consumed_reg[30]      CK ^ -> Q v  DFFRHQX8  0.403  0.403    0.111  
      total_power_consumed_out_reg[30]  D v          DFFRHQX4  0.000  0.403    0.111  
      ---------------------------------------------------------------------------------
Path 64: MET Hold Check with Pin total_power_consumed_out_reg[22]/CK 
Endpoint:   total_power_consumed_out_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[22]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.111
+ Phase Shift                   0.000
= Required Time                 0.111
  Arrival Time                  0.404
  Slack Time                    0.292
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[22]      CK ^         -         -      0.000    -0.292  
      total_power_consumed_reg[22]      CK ^ -> Q v  DFFRHQX8  0.404  0.404    0.111  
      total_power_consumed_out_reg[22]  D v          DFFRHQX4  0.000  0.404    0.111  
      ---------------------------------------------------------------------------------
Path 65: MET Hold Check with Pin total_power_consumed_out_reg[28]/CK 
Endpoint:   total_power_consumed_out_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[28]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.112
+ Phase Shift                   0.000
= Required Time                 0.112
  Arrival Time                  0.404
  Slack Time                    0.293
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[28]      CK ^         -         -      0.000    -0.293  
      total_power_consumed_reg[28]      CK ^ -> Q v  DFFRHQX8  0.404  0.404    0.112  
      total_power_consumed_out_reg[28]  D v          DFFRHQX4  0.000  0.404    0.112  
      ---------------------------------------------------------------------------------
Path 66: MET Hold Check with Pin total_power_consumed_out_reg[20]/CK 
Endpoint:   total_power_consumed_out_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[20]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.112
+ Phase Shift                   0.000
= Required Time                 0.112
  Arrival Time                  0.404
  Slack Time                    0.293
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[20]      CK ^         -         -      0.000    -0.293  
      total_power_consumed_reg[20]      CK ^ -> Q v  DFFRHQX8  0.404  0.404    0.112  
      total_power_consumed_out_reg[20]  D v          DFFRHQX4  0.000  0.404    0.112  
      ---------------------------------------------------------------------------------
Path 67: MET Hold Check with Pin total_power_consumed_out_reg[16]/CK 
Endpoint:   total_power_consumed_out_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[16]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.112
+ Phase Shift                   0.000
= Required Time                 0.112
  Arrival Time                  0.404
  Slack Time                    0.293
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[16]      CK ^         -         -      0.000    -0.293  
      total_power_consumed_reg[16]      CK ^ -> Q v  DFFRHQX8  0.404  0.404    0.112  
      total_power_consumed_out_reg[16]  D v          DFFRHQX4  0.000  0.404    0.112  
      ---------------------------------------------------------------------------------
Path 68: MET Hold Check with Pin total_power_consumed_out_reg[24]/CK 
Endpoint:   total_power_consumed_out_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[24]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.112
+ Phase Shift                   0.000
= Required Time                 0.112
  Arrival Time                  0.405
  Slack Time                    0.293
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[24]      CK ^         -         -      0.000    -0.293  
      total_power_consumed_reg[24]      CK ^ -> Q v  DFFRHQX8  0.405  0.405    0.112  
      total_power_consumed_out_reg[24]  D v          DFFRHQX4  0.000  0.405    0.112  
      ---------------------------------------------------------------------------------
Path 69: MET Hold Check with Pin total_power_consumed_out_reg[19]/CK 
Endpoint:   total_power_consumed_out_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[19]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.112
+ Phase Shift                   0.000
= Required Time                 0.112
  Arrival Time                  0.406
  Slack Time                    0.293
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[19]      CK ^         -         -      0.000    -0.293  
      total_power_consumed_reg[19]      CK ^ -> Q v  DFFRHQX8  0.406  0.406    0.112  
      total_power_consumed_out_reg[19]  D v          DFFRHQX4  0.000  0.406    0.112  
      ---------------------------------------------------------------------------------
Path 70: MET Hold Check with Pin total_power_consumed_out_reg[26]/CK 
Endpoint:   total_power_consumed_out_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[26]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.113
+ Phase Shift                   0.000
= Required Time                 0.113
  Arrival Time                  0.406
  Slack Time                    0.293
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[26]      CK ^         -         -      0.000    -0.293  
      total_power_consumed_reg[26]      CK ^ -> Q v  DFFRHQX8  0.406  0.406    0.113  
      total_power_consumed_out_reg[26]  D v          DFFRHQX4  0.000  0.406    0.113  
      ---------------------------------------------------------------------------------
Path 71: MET Hold Check with Pin total_power_consumed_out_reg[18]/CK 
Endpoint:   total_power_consumed_out_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[18]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.113
+ Phase Shift                   0.000
= Required Time                 0.113
  Arrival Time                  0.406
  Slack Time                    0.293
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[18]      CK ^         -         -      0.000    -0.293  
      total_power_consumed_reg[18]      CK ^ -> Q v  DFFRHQX8  0.406  0.406    0.113  
      total_power_consumed_out_reg[18]  D v          DFFRHQX4  0.000  0.406    0.113  
      ---------------------------------------------------------------------------------
Path 72: MET Hold Check with Pin total_power_consumed_out_reg[25]/CK 
Endpoint:   total_power_consumed_out_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[25]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.113
+ Phase Shift                   0.000
= Required Time                 0.113
  Arrival Time                  0.406
  Slack Time                    0.293
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[25]      CK ^         -         -      0.000    -0.293  
      total_power_consumed_reg[25]      CK ^ -> Q v  DFFRHQX8  0.406  0.406    0.113  
      total_power_consumed_out_reg[25]  D v          DFFRHQX4  0.000  0.406    0.113  
      ---------------------------------------------------------------------------------
Path 73: MET Hold Check with Pin speed_limit_zone_reg_reg[1]/CK 
Endpoint:   speed_limit_zone_reg_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: speed_limit_zone[1]           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.079
  Arrival Time                  0.400
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      ------------------------------------------------------------------------------------
      Instance                     Arc                    Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      -                            speed_limit_zone[1] v  -       -      0.400    0.079  
      speed_limit_zone_reg_reg[1]  D v                    DFFRX1  0.000  0.400    0.079  
      ------------------------------------------------------------------------------------
Path 74: MET Hold Check with Pin speed_limit_zone_reg_reg[0]/CK 
Endpoint:   speed_limit_zone_reg_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: speed_limit_zone[0]           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.079
  Arrival Time                  0.400
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      --------------------------------------------------------------------------------------
      Instance                     Arc                    Cell      Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      -                            speed_limit_zone[0] v  -         -      0.400    0.079  
      speed_limit_zone_reg_reg[0]  D v                    DFFRHQX1  0.000  0.400    0.079  
      --------------------------------------------------------------------------------------
Path 75: MET Hold Check with Pin right_obstacle_history_reg[0]/CK 
Endpoint:   right_obstacle_history_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: right_obstacle_detected         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.079
  Arrival Time                  0.400
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      --------------------------------------------------------------------------------------------
      Instance                       Arc                        Cell      Delay  Arrival  Required  
                                                                                 Time     Time  
      --------------------------------------------------------------------------------------------
      -                              right_obstacle_detected v  -         -      0.400    0.079  
      right_obstacle_history_reg[0]  D v                        DFFRHQX1  0.000  0.400    0.079  
      --------------------------------------------------------------------------------------------
Path 76: MET Hold Check with Pin left_obstacle_history_reg[0]/CK 
Endpoint:   left_obstacle_history_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: left_obstacle_detected         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.079
  Arrival Time                  0.400
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      ------------------------------------------------------------------------------------------
      Instance                      Arc                       Cell      Delay  Arrival  Required  
                                                                               Time     Time  
      ------------------------------------------------------------------------------------------
      -                             left_obstacle_detected v  -         -      0.400    0.079  
      left_obstacle_history_reg[0]  D v                       DFFRHQX1  0.000  0.400    0.079  
      ------------------------------------------------------------------------------------------
Path 77: MET Hold Check with Pin lane_clear_right_reg_reg/CK 
Endpoint:   lane_clear_right_reg_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: lane_clear_right           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.079
  Arrival Time                  0.400
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      --------------------------------------------------------------------------------
      Instance                  Arc                 Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      -                         lane_clear_right v  -         -      0.400    0.079  
      lane_clear_right_reg_reg  D v                 DFFRHQX1  0.000  0.400    0.079  
      --------------------------------------------------------------------------------
Path 78: MET Hold Check with Pin lane_clear_left_reg_reg/CK 
Endpoint:   lane_clear_left_reg_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: lane_clear_left           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.079
  Arrival Time                  0.400
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      ------------------------------------------------------------------------------
      Instance                 Arc                Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                        lane_clear_left v  -         -      0.400    0.079  
      lane_clear_left_reg_reg  D v                DFFRHQX1  0.000  0.400    0.079  
      ------------------------------------------------------------------------------
Path 79: MET Hold Check with Pin front_obstacle_slow_reg_reg/CK 
Endpoint:   front_obstacle_slow_reg_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: front_obstacle_slow           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.079
  Arrival Time                  0.400
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      --------------------------------------------------------------------------------------
      Instance                     Arc                    Cell      Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      -                            front_obstacle_slow v  -         -      0.400    0.079  
      front_obstacle_slow_reg_reg  D v                    DFFRHQX1  0.000  0.400    0.079  
      --------------------------------------------------------------------------------------
Path 80: MET Hold Check with Pin front_obstacle_history_reg[0]/CK 
Endpoint:   front_obstacle_history_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: front_obstacle_detected         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.079
  Arrival Time                  0.400
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      --------------------------------------------------------------------------------------------
      Instance                       Arc                        Cell      Delay  Arrival  Required  
                                                                                 Time     Time  
      --------------------------------------------------------------------------------------------
      -                              front_obstacle_detected v  -         -      0.400    0.079  
      front_obstacle_history_reg[0]  D v                        DFFRHQX1  0.000  0.400    0.079  
      --------------------------------------------------------------------------------------------
Path 81: MET Hold Check with Pin destination_reached_reg_reg/CK 
Endpoint:   destination_reached_reg_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: destination_reached           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.079
  Arrival Time                  0.400
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      --------------------------------------------------------------------------------------
      Instance                     Arc                    Cell      Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      -                            destination_reached v  -         -      0.400    0.079  
      destination_reached_reg_reg  D v                    DFFRHQX1  0.000  0.400    0.079  
      --------------------------------------------------------------------------------------
Path 82: MET Hold Check with Pin current_speed_out_reg[6]/CK 
Endpoint:   current_speed_out_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[6]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.118
+ Phase Shift                   0.000
= Required Time                 0.118
  Arrival Time                  0.441
  Slack Time                    0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------
      Instance                  Arc          Cell      Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      current_speed_reg[6]      CK ^         -         -      0.000    -0.322  
      current_speed_reg[6]      CK ^ -> Q v  DFFRX2    0.441  0.441    0.118  
      current_speed_out_reg[6]  D v          DFFRHQX4  0.000  0.441    0.118  
      -------------------------------------------------------------------------
Path 83: MET Hold Check with Pin current_speed_out_reg[5]/CK 
Endpoint:   current_speed_out_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[5]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.116
+ Phase Shift                   0.000
= Required Time                 0.116
  Arrival Time                  0.445
  Slack Time                    0.328
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------
      Instance                  Arc          Cell      Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      current_speed_reg[5]      CK ^         -         -      0.000    -0.328  
      current_speed_reg[5]      CK ^ -> Q v  DFFRX2    0.445  0.445    0.116  
      current_speed_out_reg[5]  D v          DFFRHQX4  0.000  0.445    0.116  
      -------------------------------------------------------------------------
Path 84: MET Hold Check with Pin distance_travelled_reg[31]/CK 
Endpoint:   distance_travelled_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[31]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.112
+ Phase Shift                   0.000
= Required Time                 0.112
  Arrival Time                  0.441
  Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------
      Instance                    Arc          Cell      Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      distance_travelled_reg[31]  CK ^         -         -      0.000    -0.329  
      distance_travelled_reg[31]  CK ^ -> Q ^  DFFRHQX1  0.359  0.359    0.030  
      add_157_54/g940             A0 ^ -> Y v  OAI21X1   0.082  0.441    0.112  
      distance_travelled_reg[31]  D v          DFFRHQX1  0.000  0.441    0.112  
      ---------------------------------------------------------------------------
Path 85: MET Hold Check with Pin current_speed_out_reg[4]/CK 
Endpoint:   current_speed_out_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[4]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.115
+ Phase Shift                   0.000
= Required Time                 0.115
  Arrival Time                  0.447
  Slack Time                    0.332
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------
      Instance                  Arc          Cell      Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      current_speed_reg[4]      CK ^         -         -      0.000    -0.332  
      current_speed_reg[4]      CK ^ -> Q v  DFFRX2    0.447  0.447    0.115  
      current_speed_out_reg[4]  D v          DFFRHQX4  0.000  0.447    0.115  
      -------------------------------------------------------------------------
Path 86: MET Hold Check with Pin distance_travelled_reg[27]/CK 
Endpoint:   distance_travelled_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[27]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.112
+ Phase Shift                   0.000
= Required Time                 0.112
  Arrival Time                  0.456
  Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------
      Instance                    Arc          Cell      Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      distance_travelled_reg[27]  CK ^         -         -      0.000    -0.344  
      distance_travelled_reg[27]  CK ^ -> Q ^  DFFRHQX1  0.371  0.371    0.027  
      add_157_54/g942             A0 ^ -> Y v  OAI21X1   0.085  0.456    0.112  
      distance_travelled_reg[27]  D v          DFFRHQX1  0.000  0.456    0.112  
      ---------------------------------------------------------------------------
Path 87: MET Hold Check with Pin distance_travelled_reg[23]/CK 
Endpoint:   distance_travelled_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[23]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.112
+ Phase Shift                   0.000
= Required Time                 0.112
  Arrival Time                  0.456
  Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------
      Instance                    Arc          Cell      Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      distance_travelled_reg[23]  CK ^         -         -      0.000    -0.344  
      distance_travelled_reg[23]  CK ^ -> Q ^  DFFRHQX1  0.371  0.371    0.027  
      add_157_54/g943             A0 ^ -> Y v  OAI21X1   0.085  0.456    0.112  
      distance_travelled_reg[23]  D v          DFFRHQX1  0.000  0.456    0.112  
      ---------------------------------------------------------------------------
Path 88: MET Hold Check with Pin distance_travelled_reg[19]/CK 
Endpoint:   distance_travelled_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[19]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.112
+ Phase Shift                   0.000
= Required Time                 0.112
  Arrival Time                  0.456
  Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------
      Instance                    Arc          Cell      Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      distance_travelled_reg[19]  CK ^         -         -      0.000    -0.344  
      distance_travelled_reg[19]  CK ^ -> Q ^  DFFRHQX1  0.371  0.371    0.027  
      add_157_54/g946             A0 ^ -> Y v  OAI21X1   0.085  0.456    0.112  
      distance_travelled_reg[19]  D v          DFFRHQX1  0.000  0.456    0.112  
      ---------------------------------------------------------------------------
Path 89: MET Hold Check with Pin distance_travelled_reg[15]/CK 
Endpoint:   distance_travelled_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[15]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.112
+ Phase Shift                   0.000
= Required Time                 0.112
  Arrival Time                  0.456
  Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------
      Instance                    Arc          Cell      Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      distance_travelled_reg[15]  CK ^         -         -      0.000    -0.344  
      distance_travelled_reg[15]  CK ^ -> Q ^  DFFRHQX1  0.371  0.371    0.027  
      add_157_54/g947             A0 ^ -> Y v  OAI21X1   0.085  0.456    0.112  
      distance_travelled_reg[15]  D v          DFFRHQX1  0.000  0.456    0.112  
      ---------------------------------------------------------------------------
Path 90: MET Hold Check with Pin distance_travelled_reg[11]/CK 
Endpoint:   distance_travelled_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.112
+ Phase Shift                   0.000
= Required Time                 0.112
  Arrival Time                  0.456
  Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------
      Instance                    Arc          Cell      Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      distance_travelled_reg[11]  CK ^         -         -      0.000    -0.344  
      distance_travelled_reg[11]  CK ^ -> Q ^  DFFRHQX1  0.371  0.371    0.027  
      add_157_54/g951             A0 ^ -> Y v  OAI21X1   0.085  0.456    0.112  
      distance_travelled_reg[11]  D v          DFFRHQX1  0.000  0.456    0.112  
      ---------------------------------------------------------------------------
Path 91: MET Hold Check with Pin distance_travelled_reg[29]/CK 
Endpoint:   distance_travelled_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[29]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.112
+ Phase Shift                   0.000
= Required Time                 0.112
  Arrival Time                  0.456
  Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------
      Instance                    Arc          Cell      Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      distance_travelled_reg[29]  CK ^         -         -      0.000    -0.345  
      distance_travelled_reg[29]  CK ^ -> Q ^  DFFRHQX1  0.372  0.372    0.027  
      add_157_54/g963             A0 ^ -> Y v  OAI21X1   0.085  0.456    0.112  
      distance_travelled_reg[29]  D v          DFFRHQX1  0.000  0.456    0.112  
      ---------------------------------------------------------------------------
Path 92: MET Hold Check with Pin total_power_consumed_reg[31]/CK 
Endpoint:   total_power_consumed_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[31]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.113
+ Phase Shift                   0.000
= Required Time                 0.113
  Arrival Time                  0.461
  Slack Time                    0.348
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[31]      CK ^         -         -      0.000    -0.348  
      total_power_consumed_reg[31]      CK ^ -> Q ^  DFFRHQX8  0.396  0.396    0.048  
      csa_tree_add_158_58_groupi/g4032  A1 ^ -> Y v  OAI21X1   0.064  0.461    0.113  
      total_power_consumed_reg[31]      D v          DFFRHQX8  0.000  0.461    0.113  
      ---------------------------------------------------------------------------------
Path 93: MET Hold Check with Pin total_power_consumed_reg[20]/CK 
Endpoint:   total_power_consumed_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.102
+ Phase Shift                   0.000
= Required Time                 0.102
  Arrival Time                  0.451
  Slack Time                    0.349
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[20]      CK ^         -         -      0.000    -0.349  
      total_power_consumed_reg[20]      CK ^ -> Q ^  DFFRHQX8  0.399  0.399    0.049  
      csa_tree_add_158_58_groupi/g4049  S0 ^ -> Y v  MXI2X1    0.053  0.451    0.102  
      total_power_consumed_reg[20]      D v          DFFRHQX8  0.000  0.451    0.102  
      ---------------------------------------------------------------------------------
Path 94: MET Hold Check with Pin total_power_consumed_reg[24]/CK 
Endpoint:   total_power_consumed_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[24]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.102
+ Phase Shift                   0.000
= Required Time                 0.102
  Arrival Time                  0.453
  Slack Time                    0.351
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[24]      CK ^         -         -      0.000    -0.351  
      total_power_consumed_reg[24]      CK ^ -> Q ^  DFFRHQX8  0.400  0.400    0.049  
      csa_tree_add_158_58_groupi/g4048  S0 ^ -> Y v  MXI2X1    0.053  0.453    0.102  
      total_power_consumed_reg[24]      D v          DFFRHQX8  0.000  0.453    0.102  
      ---------------------------------------------------------------------------------
Path 95: MET Hold Check with Pin total_power_consumed_reg[23]/CK 
Endpoint:   total_power_consumed_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[23]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.113
+ Phase Shift                   0.000
= Required Time                 0.113
  Arrival Time                  0.464
  Slack Time                    0.351
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[23]      CK ^         -         -      0.000    -0.351  
      total_power_consumed_reg[23]      CK ^ -> Q ^  DFFRHQX1  0.378  0.378    0.027  
      csa_tree_add_158_58_groupi/g4047  A0 ^ -> Y v  OAI21X1   0.086  0.464    0.113  
      total_power_consumed_reg[23]      D v          DFFRHQX1  0.000  0.464    0.113  
      ---------------------------------------------------------------------------------
Path 96: MET Hold Check with Pin total_power_consumed_reg[19]/CK 
Endpoint:   total_power_consumed_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[19]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.113
+ Phase Shift                   0.000
= Required Time                 0.113
  Arrival Time                  0.465
  Slack Time                    0.353
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[19]      CK ^         -         -      0.000    -0.353  
      total_power_consumed_reg[19]      CK ^ -> Q ^  DFFRHQX8  0.400  0.400    0.048  
      csa_tree_add_158_58_groupi/g4034  A1 ^ -> Y v  OAI21X1   0.065  0.465    0.113  
      total_power_consumed_reg[19]      D v          DFFRHQX8  0.000  0.465    0.113  
      ---------------------------------------------------------------------------------
Path 97: MET Hold Check with Pin total_power_consumed_reg[26]/CK 
Endpoint:   total_power_consumed_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[26]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.113
+ Phase Shift                   0.000
= Required Time                 0.113
  Arrival Time                  0.466
  Slack Time                    0.353
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[26]      CK ^         -         -      0.000    -0.353  
      total_power_consumed_reg[26]      CK ^ -> Q ^  DFFRHQX8  0.401  0.401    0.048  
      csa_tree_add_158_58_groupi/g4033  A1 ^ -> Y v  OAI21X1   0.065  0.466    0.113  
      total_power_consumed_reg[26]      D v          DFFRHQX8  0.000  0.466    0.113  
      ---------------------------------------------------------------------------------
Path 98: MET Hold Check with Pin current_speed_out_reg[7]/CK 
Endpoint:   current_speed_out_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[7]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.128
+ Phase Shift                   0.000
= Required Time                 0.128
  Arrival Time                  0.488
  Slack Time                    0.360
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------
      Instance                  Arc          Cell      Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      current_speed_reg[7]      CK ^         -         -      0.000    -0.360  
      current_speed_reg[7]      CK ^ -> Q v  DFFRX1    0.488  0.488    0.128  
      current_speed_out_reg[7]  D v          DFFRHQX4  0.000  0.488    0.128  
      -------------------------------------------------------------------------
Path 99: MET Hold Check with Pin front_obstacle_history_reg[2]/CK 
Endpoint:   front_obstacle_history_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: front_obstacle_history_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
= Required Time                -0.021
  Arrival Time                  0.339
  Slack Time                    0.360
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      front_obstacle_history_reg[1]  CK ^         -         -      0.000    -0.360  
      front_obstacle_history_reg[1]  CK ^ -> Q ^  DFFRHQX1  0.339  0.339    -0.021  
      front_obstacle_history_reg[2]  D ^          DFFRHQX1  0.000  0.339    -0.021  
      ------------------------------------------------------------------------------
Path 100: MET Hold Check with Pin front_obstacle_history_reg[1]/CK 
Endpoint:   front_obstacle_history_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: front_obstacle_history_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                  0.340
  Slack Time                    0.363
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      front_obstacle_history_reg[0]  CK ^         -         -      0.000    -0.363  
      front_obstacle_history_reg[0]  CK ^ -> Q ^  DFFRHQX1  0.340  0.340    -0.023  
      front_obstacle_history_reg[1]  D ^          DFFRHQX1  0.000  0.340    -0.023  
      ------------------------------------------------------------------------------

