// Seed: 3326796428
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd11
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire _id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  module_0 modCall_1 (id_1);
  assign id_2[-1] = -1;
  wire id_9;
  assign id_2[id_3 :-1] = -1'b0;
  wire id_10;
  ;
endmodule
