Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Nov 21 15:51:45 2024
| Host         : eecs-digital-37 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : ray_intersect
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 quad/div/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t_axis_tdata[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.693ns  (logic 3.443ns (60.481%)  route 2.250ns (39.519%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  quad/div/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]/C
                         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  quad/div/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]/Q
                         net (fo=3, unplaced)         0.983     1.439    quad/quad_result[26]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.734 r  quad/t_axis_tdata_OBUF[30]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     2.201    quad/t_axis_tdata_OBUF[30]_inst_i_2_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     2.325 r  quad/t_axis_tdata_OBUF[28]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.125    t_axis_tdata_OBUF[28]
                         OBUF (Prop_obuf_I_O)         2.568     5.693 r  t_axis_tdata_OBUF[28]_inst/O
                         net (fo=0)                   0.000     5.693    t_axis_tdata[28]
                                                                      r  t_axis_tdata[28] (OUT)
  -------------------------------------------------------------------    -------------------




