<profile>

<section name = "Vitis HLS Report for 'ddrBenchmark'" level="0">
<item name = "Date">Mon Jan  9 22:05:46 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">ddrBench</item>
<item name = "Solution">ddrbench_sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="entry_proc_U0">entry_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="runBench_U0">runBench, 2, ?, 20.000 ns, ?, 2, ?, no</column>
<column name="countCycles_U0">countCycles, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 14, -</column>
<column name="FIFO">-, -, 198, 136, -</column>
<column name="Instance">0, -, 3673, 5403, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 18, -</column>
<column name="Register">-, -, 2, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 3, 10, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 221, 362, 0</column>
<column name="countCycles_U0">countCycles, 0, 0, 203, 225, 0</column>
<column name="entry_proc_U0">entry_proc, 0, 0, 3, 29, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 1621, 2323, 0</column>
<column name="results_m_axi_U">results_m_axi, 0, 0, 772, 1504, 0</column>
<column name="runBench_U0">runBench, 0, 0, 853, 960, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="counterCmd_U">0, 99, 0, -, 2, 64, 128</column>
<column name="res_c_U">0, 99, 0, -, 3, 64, 192</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="entry_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="runBench_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_entry_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_runBench_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_entry_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_runBench_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_entry_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_runBench_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, ddrBenchmark, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, ddrBenchmark, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, ddrBenchmark, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_results_AWVALID">out, 1, m_axi, results, pointer</column>
<column name="m_axi_results_AWREADY">in, 1, m_axi, results, pointer</column>
<column name="m_axi_results_AWADDR">out, 64, m_axi, results, pointer</column>
<column name="m_axi_results_AWID">out, 1, m_axi, results, pointer</column>
<column name="m_axi_results_AWLEN">out, 8, m_axi, results, pointer</column>
<column name="m_axi_results_AWSIZE">out, 3, m_axi, results, pointer</column>
<column name="m_axi_results_AWBURST">out, 2, m_axi, results, pointer</column>
<column name="m_axi_results_AWLOCK">out, 2, m_axi, results, pointer</column>
<column name="m_axi_results_AWCACHE">out, 4, m_axi, results, pointer</column>
<column name="m_axi_results_AWPROT">out, 3, m_axi, results, pointer</column>
<column name="m_axi_results_AWQOS">out, 4, m_axi, results, pointer</column>
<column name="m_axi_results_AWREGION">out, 4, m_axi, results, pointer</column>
<column name="m_axi_results_AWUSER">out, 1, m_axi, results, pointer</column>
<column name="m_axi_results_WVALID">out, 1, m_axi, results, pointer</column>
<column name="m_axi_results_WREADY">in, 1, m_axi, results, pointer</column>
<column name="m_axi_results_WDATA">out, 64, m_axi, results, pointer</column>
<column name="m_axi_results_WSTRB">out, 8, m_axi, results, pointer</column>
<column name="m_axi_results_WLAST">out, 1, m_axi, results, pointer</column>
<column name="m_axi_results_WID">out, 1, m_axi, results, pointer</column>
<column name="m_axi_results_WUSER">out, 1, m_axi, results, pointer</column>
<column name="m_axi_results_ARVALID">out, 1, m_axi, results, pointer</column>
<column name="m_axi_results_ARREADY">in, 1, m_axi, results, pointer</column>
<column name="m_axi_results_ARADDR">out, 64, m_axi, results, pointer</column>
<column name="m_axi_results_ARID">out, 1, m_axi, results, pointer</column>
<column name="m_axi_results_ARLEN">out, 8, m_axi, results, pointer</column>
<column name="m_axi_results_ARSIZE">out, 3, m_axi, results, pointer</column>
<column name="m_axi_results_ARBURST">out, 2, m_axi, results, pointer</column>
<column name="m_axi_results_ARLOCK">out, 2, m_axi, results, pointer</column>
<column name="m_axi_results_ARCACHE">out, 4, m_axi, results, pointer</column>
<column name="m_axi_results_ARPROT">out, 3, m_axi, results, pointer</column>
<column name="m_axi_results_ARQOS">out, 4, m_axi, results, pointer</column>
<column name="m_axi_results_ARREGION">out, 4, m_axi, results, pointer</column>
<column name="m_axi_results_ARUSER">out, 1, m_axi, results, pointer</column>
<column name="m_axi_results_RVALID">in, 1, m_axi, results, pointer</column>
<column name="m_axi_results_RREADY">out, 1, m_axi, results, pointer</column>
<column name="m_axi_results_RDATA">in, 64, m_axi, results, pointer</column>
<column name="m_axi_results_RLAST">in, 1, m_axi, results, pointer</column>
<column name="m_axi_results_RID">in, 1, m_axi, results, pointer</column>
<column name="m_axi_results_RUSER">in, 1, m_axi, results, pointer</column>
<column name="m_axi_results_RRESP">in, 2, m_axi, results, pointer</column>
<column name="m_axi_results_BVALID">in, 1, m_axi, results, pointer</column>
<column name="m_axi_results_BREADY">out, 1, m_axi, results, pointer</column>
<column name="m_axi_results_BRESP">in, 2, m_axi, results, pointer</column>
<column name="m_axi_results_BID">in, 1, m_axi, results, pointer</column>
<column name="m_axi_results_BUSER">in, 1, m_axi, results, pointer</column>
</table>
</item>
</section>
</profile>
