{
  "Top": "uint8_to_pwm",
  "RtlTop": "uint8_to_pwm",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10000",
    "IsCombLogic": "0",
    "II": "1",
    "Latency": "0",
    "Uncertainty": "1250"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10000.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "uint8_to_pwm",
    "Version": "1.0",
    "DisplayName": "Uint8_to_pwm",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/uint8_to_pwm.cpp"],
    "Vhdl": ["impl\/vhdl\/uint8_to_pwm.vhd"],
    "Verilog": ["impl\/verilog\/uint8_to_pwm.v"],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "m0_V": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "m1_V": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "m2_V": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "m3_V": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "m4_V": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "m5_V": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "out_V": {
      "type": "data",
      "dir": "out",
      "width": "6",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "6"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "m0_V": {
      "dir": "in",
      "width": "8"
    },
    "m1_V": {
      "dir": "in",
      "width": "8"
    },
    "m2_V": {
      "dir": "in",
      "width": "8"
    },
    "m3_V": {
      "dir": "in",
      "width": "8"
    },
    "m4_V": {
      "dir": "in",
      "width": "8"
    },
    "m5_V": {
      "dir": "in",
      "width": "8"
    },
    "out_V": {
      "dir": "out",
      "width": "6"
    }
  },
  "CPorts": {
    "m0_V": {
      "interfaceRef": "m0_V",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "m1_V": {
      "interfaceRef": "m1_V",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "m2_V": {
      "interfaceRef": "m2_V",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "m3_V": {
      "interfaceRef": "m3_V",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "m4_V": {
      "interfaceRef": "m4_V",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "m5_V": {
      "interfaceRef": "m5_V",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "out_V": {
      "interfaceRef": "out_V",
      "dir": "out",
      "dataWidth": "6",
      "handshakeRef": "ap_none",
      "firstOutLatency": "0"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "uint8_to_pwm"},
    "Metrics": {"uint8_to_pwm": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10000.00",
          "Uncertainty": "1250.00",
          "Estimate": "2.92"
        },
        "Area": {
          "FF": "15",
          "LUT": "150",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-07-13 12:13:05 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
