--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml divisore_board.twx divisore_board.ncd -o divisore_board.twr
divisore_board.pcf -ucf Nexys2_1200K.ucf

Design file:              divisore_board.ncd
Physical constraint file: divisore_board.pcf
Device,package,speed:     xc3s1200e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RST         |    0.548(R)|    0.733(R)|CLK_BUFGP         |   0.000|
dividendo<0>|    1.146(R)|    0.245(R)|CLK_BUFGP         |   0.000|
dividendo<1>|    0.787(R)|    0.532(R)|CLK_BUFGP         |   0.000|
dividendo<2>|    1.335(R)|    0.094(R)|CLK_BUFGP         |   0.000|
dividendo<3>|    1.668(R)|   -0.172(R)|CLK_BUFGP         |   0.000|
divisore<0> |   -0.039(R)|    1.194(R)|CLK_BUFGP         |   0.000|
divisore<1> |   -0.515(R)|    1.575(R)|CLK_BUFGP         |   0.000|
divisore<2> |    0.029(R)|    1.140(R)|CLK_BUFGP         |   0.000|
divisore<3> |    0.472(R)|    0.785(R)|CLK_BUFGP         |   0.000|
start       |    0.804(R)|    0.524(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
anodes<0>   |    8.426(R)|CLK_BUFGP         |   0.000|
anodes<1>   |    8.757(R)|CLK_BUFGP         |   0.000|
anodes<2>   |    8.770(R)|CLK_BUFGP         |   0.000|
anodes<3>   |    7.937(R)|CLK_BUFGP         |   0.000|
cathodes<0> |   12.269(R)|CLK_BUFGP         |   0.000|
cathodes<1> |   11.666(R)|CLK_BUFGP         |   0.000|
cathodes<2> |   12.164(R)|CLK_BUFGP         |   0.000|
cathodes<3> |   11.818(R)|CLK_BUFGP         |   0.000|
cathodes<4> |   10.954(R)|CLK_BUFGP         |   0.000|
cathodes<5> |   10.735(R)|CLK_BUFGP         |   0.000|
cathodes<6> |   11.223(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.328|    2.663|    1.972|         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Sep  8 03:58:56 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 361 MB



