# Cache
Design and Simulation of Cache Line and CMU
