--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml impl_top_level.twx impl_top_level.ncd -o
impl_top_level.twr impl_top_level.pcf -ucf impl_top_level.ucf

Design file:              impl_top_level.ncd
Physical constraint file: impl_top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    9.351(R)|      SLOW  |   -1.997(R)|      FAST  |clk_BUFGP         |   0.000|
            |    5.021(F)|      SLOW  |   -2.866(F)|      FAST  |clk_BUFGP         |   0.000|
sel<0>      |    6.310(R)|      SLOW  |   -2.746(R)|      FAST  |clk_BUFGP         |   0.000|
sel<1>      |    6.412(R)|      SLOW  |   -2.698(R)|      FAST  |clk_BUFGP         |   0.000|
sel<2>      |    5.091(R)|      SLOW  |   -2.426(R)|      FAST  |clk_BUFGP         |   0.000|
sel<3>      |    4.948(R)|      SLOW  |   -2.264(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
led_display<0>|         8.969(R)|      SLOW  |         4.834(R)|      FAST  |clk_BUFGP         |   0.000|
led_display<1>|         9.129(R)|      SLOW  |         4.930(R)|      FAST  |clk_BUFGP         |   0.000|
led_display<2>|         8.907(R)|      SLOW  |         4.792(R)|      FAST  |clk_BUFGP         |   0.000|
led_display<3>|         9.312(R)|      SLOW  |         5.040(R)|      FAST  |clk_BUFGP         |   0.000|
led_display<4>|         9.420(R)|      SLOW  |         5.109(R)|      FAST  |clk_BUFGP         |   0.000|
led_display<5>|        12.372(R)|      SLOW  |         7.005(R)|      FAST  |clk_BUFGP         |   0.000|
led_display<6>|        10.678(R)|      SLOW  |         5.823(R)|      FAST  |clk_BUFGP         |   0.000|
led_display<7>|        10.279(R)|      SLOW  |         5.582(R)|      FAST  |clk_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.213|    6.939|    9.159|    9.734|
---------------+---------+---------+---------+---------+


Analysis completed Thu Apr 02 14:01:40 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 293 MB



