Source Block: oh/common/hdl/oh_memory.v@40:89@HdlStmIf
    input [7:0]     memconfig, // generic memory config      
    input [7:0]     memrepair // repair vector
    );
   
   generate
      if(TYPE=="soft") begin: ram_soft
	 oh_ram #(.DW(DW),
		  .DEPTH(DEPTH),
		  .REG(REG),
		  .DUALPORT(DUALPORT))
	 oh_ram(/*AUTOINST*/
		// Outputs
		.rd_dout		(rd_dout[DW-1:0]),
		// Inputs
		.rd_clk			(rd_clk),
		.rd_en			(rd_en),
		.rd_addr		(rd_addr[AW-1:0]),
		.wr_clk			(wr_clk),
		.wr_en			(wr_en),
		.wr_addr		(wr_addr[AW-1:0]),
		.wr_wem			(wr_wem[DW-1:0]),
		.wr_din			(wr_din[DW-1:0]));
      end // block: soft
      else begin: ram_hard
	 //#########################################
	 // Hard coded RAM Macros
	 //#########################################
	 asic_ram #(.DW(DW),
		    .DEPTH(DEPTH),
		    .REG(REG),
		    .DUALPORT(DUALPORT),
		    .CONFIG(CONFIG),
		    .SHAPE(SHAPE))
	 asic_ram(// Outputs
		  .rd_dout   (rd_dout[DW-1:0]),
		  // Inputs
		  .rd_clk    (rd_clk),
		  .rd_en     (rd_en),
		  .rd_addr   (rd_addr[AW-1:0]),
		  .wr_clk    (wr_clk),
		  .wr_en     (wr_en),
		  .wr_addr   (wr_addr[AW-1:0]),
		  .wr_wem    (wr_wem[DW-1:0]),
		  .wr_din    (wr_din[DW-1:0]));
      end // block: hard
   endgenerate
   
endmodule // oh_memory_dp



Diff Content:
- 61 		.wr_din			(wr_din[DW-1:0]));
- 73 	 asic_ram(// Outputs
- 74 		  .rd_dout   (rd_dout[DW-1:0]),
- 76 		  .rd_clk    (rd_clk),
- 77 		  .rd_en     (rd_en),
- 78 		  .rd_addr   (rd_addr[AW-1:0]),
- 79 		  .wr_clk    (wr_clk),
- 80 		  .wr_en     (wr_en),
- 81 		  .wr_addr   (wr_addr[AW-1:0]),
- 82 		  .wr_wem    (wr_wem[DW-1:0]),
- 83 		  .wr_din    (wr_din[DW-1:0]));
+ 61 		.wr_din			(wr_din[DW-1:0]),
+ 61 		.bist_en		(bist_en),
+ 61 		.bist_we		(bist_we),
+ 61 		.bist_wem		(bist_wem[DW-1:0]),
+ 61 		.bist_addr		(bist_addr[AW-1:0]),
+ 61 		.bist_din		(bist_din[DW-1:0]),
+ 61 		.bist_dout		(bist_dout[DW-1:0]),
+ 61 		.shutdown		(shutdown),
+ 61 		.vss			(vss),
+ 61 		.vdd			(vdd),
+ 61 		.vddio			(vddio),
+ 61 		.memconfig		(memconfig[7:0]),
+ 61 		.memrepair		(memrepair[7:0]));
+ 74 	 asic_ram(
+ 74 		  .rd_dout		(rd_dout[DW-1:0]),
+ 83 		  .rd_clk		(rd_clk),
+ 83 		  .rd_en		(rd_en),
+ 83 		  .rd_addr		(rd_addr[AW-1:0]),
+ 83 		  .wr_clk		(wr_clk),
+ 83 		  .wr_en		(wr_en),
+ 83 		  .wr_addr		(wr_addr[AW-1:0]),
+ 83 		  .wr_wem		(wr_wem[DW-1:0]),
+ 83 		  .wr_din		(wr_din[DW-1:0]),
+ 83 		  .bist_en		(bist_en),
+ 83 		  .bist_we		(bist_we),
+ 83 		  .bist_wem		(bist_wem[DW-1:0]),
+ 83 		  .bist_addr		(bist_addr[AW-1:0]),
+ 83 		  .bist_din		(bist_din[DW-1:0]),
+ 83 		  .bist_dout		(bist_dout[DW-1:0]),
+ 83 		  .shutdown		(shutdown),
+ 83 		  .vss			(vss),
+ 83 		  .vdd			(vdd),
+ 83 		  .vddio		(vddio),
+ 83 		  .memconfig		(memconfig[7:0]),
+ 83 		  .memrepair		(memrepair[7:0]));

Clone Blocks:
